
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ICer/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module cv32e40p_top
cv32e40p_top
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set rtl       "/home/ICer/ITI/PnR_Grad/rtl"
/home/ICer/ITI/PnR_Grad/rtl
set LIB_PATH  "/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs"
/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs
lappend search_path $LIB_PATH
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs
lappend search_path $rtl
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs /home/ICer/ITI/PnR_Grad/rtl
lappend search_path "/home/ICer/ITI/PnR_Grad/rtl/include"
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs /home/ICer/ITI/PnR_Grad/rtl /home/ICer/ITI/PnR_Grad/rtl/include
lappend search_path "/home/ICer/ITI/PnR_Grad/rtl/dft_top"
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs /home/ICer/ITI/PnR_Grad/rtl /home/ICer/ITI/PnR_Grad/rtl/include /home/ICer/ITI/PnR_Grad/rtl/dft_top
lappend search_path "/home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src"
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs /home/ICer/ITI/PnR_Grad/rtl /home/ICer/ITI/PnR_Grad/rtl/include /home/ICer/ITI/PnR_Grad/rtl/dft_top /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src
set SSLIB "saed14rvt_ss0p6v125c.db" 
saed14rvt_ss0p6v125c.db
set TTLIB "saed14rvt_tt0p6v25c.db"
saed14rvt_tt0p6v25c.db
set FFLIB "saed14rvt_ff0p88v125c.db" 
saed14rvt_ff0p88v125c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
saed14rvt_ss0p6v125c.db saed14rvt_tt0p6v25c.db saed14rvt_ff0p88v125c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* saed14rvt_ss0p6v125c.db saed14rvt_tt0p6v25c.db saed14rvt_ff0p88v125c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format sverilog
sverilog
analyze -format $file_format cv32e40p_pkg.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_pkg.sv
Warning:  /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_pkg.sv:26: The package cv32e40p_pkg has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_pkg.sv:37: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Loading db file '/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_tt0p6v25c.db'
Loading db file '/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ff0p88v125c.db'
1
analyze -format $file_format cv32e40p_fpu_pkg.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_fpu_pkg.sv
Warning:  /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_fpu_pkg.sv:38: The package cv32e40p_fpu_pkg has already been analyzed. It is being replaced. (VER-26)
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_apu_core_pkg.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_apu_core_pkg.sv
Warning:  /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_apu_core_pkg.sv:22: The package cv32e40p_apu_core_pkg has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_apu_core_pkg.sv:25: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
1
analyze -format $file_format fpnew_pkg.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
Warning:  /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:16: The package fpnew_pkg has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:360: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_aligner.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_aligner.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_alu.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_alu_div.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_apu_disp.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_apu_disp.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_compressed_decoder.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_compressed_decoder.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_controller.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_core.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_core.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_cs_registers.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_decoder.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_ex_stage.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_ex_stage.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_ff_one.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_ff_one.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_fifo.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_fifo.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_fp_wrapper.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_fp_wrapper.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_hwloop_regs.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_hwloop_regs.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_id_stage.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_if_stage.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_if_stage.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_int_controller.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_int_controller.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_load_store_unit.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_mult.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_obi_interface.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_obi_interface.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_popcnt.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_popcnt.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_prefetch_buffer.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_prefetch_buffer.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_prefetch_controller.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_prefetch_controller.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_register_file_ff.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_register_file_ff.sv
Presto compilation completed successfully.
1
#analyze -format $file_format cv32e40p_register_file_latch.sv
analyze -format $file_format cv32e40p_clock_gate.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_clock_gate.sv
Presto compilation completed successfully.
1
analyze -format $file_format cv32e40p_sleep_unit.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_sleep_unit.sv
Presto compilation completed successfully.
1
analyze -format $file_format mux2X1.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/mux2X1.sv
Presto compilation completed successfully.
1
analyze -format $file_format "/home/ICer/ITI/PnR_Grad/rtl/dft_top/cv32e40p_top.sv"
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/dft_top/cv32e40p_top.sv
Presto compilation completed successfully.
1
elaborate -lib WORK cv32e40p_top
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'saed14rvt_ss0p6v125c'
  Loading link library 'saed14rvt_tt0p6v25c'
  Loading link library 'saed14rvt_ff0p88v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'cv32e40p_top'.
Information: Building the design 'mux2X1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_core' instantiated from design 'cv32e40p_top' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,NUM_MHPMCOUNTERS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_sleep_unit' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_CLUSTER=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_sleep_unit_COREV_CLUSTER0 line 138 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_sleep_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fetch_enable_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_if_stage' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_PULP=0,PULP_OBI=0,PULP_SECURE=0,FPU=0,ZFINX=0". (HDL-193)

Statistics for case statements in always block at line 131 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    user/user     |
|           138            |    user/user     |
|           144            |    user/user     |
===============================================

Statistics for case statements in always block at line 155 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           159            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 line 230 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_if_stage.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| illegal_c_insn_id_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_valid_id_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_rdata_id_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  is_fetch_failed_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       pc_id_o_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| is_compressed_id_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_id_stage' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,N_HWLP=2,PULP_SECURE=0,USE_PMP=0,A_EXTENSION=0,APU=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5,DEBUG_TRIGGER_EN=1". (HDL-193)

Statistics for case statements in always block at line 524 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           525            |    user/user     |
===============================================

Statistics for case statements in always block at line 573 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           574            |    user/user     |
===============================================

Statistics for case statements in always block at line 597 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           598            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 609 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           610            |    user/user     |
===============================================

Statistics for case statements in always block at line 617 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           618            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 637 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           638            |    user/user     |
===============================================

Statistics for case statements in always block at line 655 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           656            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 683 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           684            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 704 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           705            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 728 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           729            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 748 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           749            |    user/user     |
===============================================

Statistics for case statements in always block at line 754 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           755            |    user/user     |
===============================================

Statistics for case statements in always block at line 763 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           764            |    user/user     |
===============================================

Statistics for case statements in always block at line 769 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           770            |    user/user     |
===============================================

Statistics for case statements in always block at line 784 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           785            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 line 1426 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|     branch_in_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      alu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   alu_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_a_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_b_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    imm_vec_ext_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_vec_mode_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  alu_clpx_shift_ex_o_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    alu_is_clpx_ex_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_is_subrot_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mult_operator_ex_o_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mult_en_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_sel_subword_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_signed_mode_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mult_imm_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_dot_signed_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_is_clpx_ex_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mult_clpx_shift_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_clpx_img_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      apu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      apu_op_ex_o_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      apu_lat_ex_o_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   apu_operands_ex_o_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_flags_ex_o_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_waddr_ex_o_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   regfile_waddr_ex_o_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    regfile_we_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_alu_waddr_ex_o_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  regfile_alu_we_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  prepost_useincr_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    csr_access_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      csr_op_ex_o_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      data_we_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     data_type_ex_o_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_sign_ext_ex_o_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_reg_offset_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     data_req_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  data_load_event_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       atop_ex_o_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_misaligned_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        pc_ex_o_reg         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 line 1641 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|  mhpmevent_pipe_stall_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        id_valid_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_minstret_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mhpmevent_load_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_store_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mhpmevent_jump_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_branch_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mhpmevent_compressed_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mhpmevent_branch_taken_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_jr_stall_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_imiss_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_ld_stall_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_ex_stage' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_PULP=0,FPU=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 line 452 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_ex_stage.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  regfile_we_lsu_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_waddr_lsu_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_load_store_unit' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "PULP_OBI=0". (HDL-193)

Statistics for case statements in always block at line 119 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           120            |    auto/auto     |
|           123            |    auto/auto     |
|           131            |    auto/auto     |
|           143            |    auto/auto     |
|           156            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 172 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 222 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           223            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 232 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           233            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 262 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           263            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 291 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           292            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 328 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           332            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 418 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           419            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit_PULP_OBI0 line 184 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| data_load_event_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_type_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  rdata_offset_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_sign_ext_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     data_we_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit_PULP_OBI0 line 299 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit_PULP_OBI0 line 442 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_q_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_cs_registers' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "N_HWLP=2,A_EXTENSION=0,FPU=0,ZFINX=0,APU=0,PULP_SECURE=0,USE_PMP=0,N_PMP_ENTRIES=16,NUM_MHPMCOUNTERS=1,COREV_PULP=0,COREV_CLUSTER=0,DEBUG_TRIGGER_EN=1". (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:177: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:177: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1278: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:886: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:923: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:932: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:941: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:962: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1027: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1180: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1213: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1220: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1399: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 258 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           262            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 458 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           460            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 885 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           920            |     no/auto      |
|           1041           |    user/user     |
|           1044           |    user/user     |
===============================================

Statistics for case statements in always block at line 1085 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1089           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1178 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mtvec_mode_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mtvec_mode_q_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     mepc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mcause_q_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     depc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   dscratch0_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dscratch1_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mscratch_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mie_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mtvec_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1267 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
|    gen_trigger_regs.tmatch_value_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| gen_trigger_regs.tmatch_control_exec_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1464 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mhpmcounter_q_reg  | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1495 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mhpmevent_q_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1528 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================================================================================================================================
|                                                                           block name/line                                                                            | Inputs | Outputs | # sel inputs |
==========================================================================================================================================================================================================
| cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1/549 |   32   |   81    |      5       |
==========================================================================================================================================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_clock_gate'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_prefetch_buffer' instantiated from design 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0' with
	the parameters "PULP_OBI=0,COREV_PULP=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_aligner'. (HDL-193)

Statistics for case statements in always block at line 91 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_aligner.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_aligner line 66 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_aligner.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| hwlp_update_pc_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_instr_h_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   hwlp_addr_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       pc_q_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| aligner_ready_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_compressed_decoder' instantiated from design 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0' with
	the parameters "FPU=0,ZFINX=0". (HDL-193)

Statistics for case statements in always block at line 48 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_compressed_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    user/user     |
|            55            |    user/user     |
|           195            |    user/user     |
|           272            |    user/user     |
|           339            |    user/user     |
|           436            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_register_file' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "ADDR_WIDTH=6,DATA_WIDTH=32,FPU=0,ZFINX=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 line 116 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_register_file_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 line 129 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_register_file_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  992  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================================
|                        block name/line                         | Inputs | Outputs | # sel inputs |
====================================================================================================
| cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0/89 |   32   |   33    |      5       |
| cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0/90 |   32   |   33    |      5       |
| cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0/91 |   32   |   33    |      5       |
====================================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_decoder' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,A_EXTENSION=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,PULP_SECURE=0,USE_PMP=0,APU_WOP_CPU=6,DEBUG_TRIGGER_EN=1". (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:892: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:902: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:904: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1348: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1359: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1361: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1478: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:731: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:843: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1094: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1114: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1191: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1216: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1310: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1013: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1444: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1379: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1514: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1517: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1523: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1496: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1557: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1560: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1566: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1540: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1577: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:2914: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:533: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 198 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           293            |    user/user     |
|           342            |    user/user     |
|           376            |    user/user     |
|           401            |    user/user     |
|           487            |    user/user     |
|           925            |    user/user     |
|           2683           |    user/user     |
|           2704           |    user/user     |
|           2775           |    user/user     |
|           2788           |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_controller' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "COREV_CLUSTER=0,COREV_PULP=0,FPU=0". (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv:952: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv:992: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 256 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           330            |    user/user     |
|           541            |    user/user     |
|           677            |    user/user     |
|           932            |    user/user     |
|           1054           |    user/user     |
|           1122           |    user/user     |
===============================================

Statistics for case statements in always block at line 1508 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1512           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 line 1433 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| debug_force_wakeup_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ctrl_fsm_cs_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     jump_done_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      data_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     debug_mode_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    illegal_insn_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  debug_req_entry_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 line 1486 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   debug_req_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 line 1496 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  debug_fsm_cs_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  debug_fsm_cs_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_int_controller' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "PULP_SECURE=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_int_controller_PULP_SECURE0 line 59 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_int_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    irq_sec_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      irq_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_alu'. (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:168: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:266: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:275: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:278: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:284: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:287: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:290: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:293: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 116 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           139            |    auto/auto     |
|           153            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 216 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 272 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           273            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 345 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           348            |    user/user     |
|           360            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 387 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           394            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 414 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           416            |    user/user     |
===============================================

Statistics for case statements in always block at line 493 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           499            |    user/user     |
|           535            |    user/user     |
|           554            |    user/user     |
|           557            |    user/user     |
===============================================

Statistics for case statements in always block at line 587 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           591            |    user/user     |
|           593            |    user/user     |
|           613            |    user/user     |
|           633            |    user/user     |
|           653            |    user/user     |
===============================================

Statistics for case statements in always block at line 749 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           752            |     no/auto      |
===============================================

Statistics for case statements in always block at line 775 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           777            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 860 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           863            |    user/user     |
===============================================

Statistics for case statements in always block at line 928 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           931            |    user/user     |
===============================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| cv32e40p_alu/819 |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_mult'. (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:108: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:110: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:111: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:114: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:224: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:266: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:267: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:268: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:269: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:271: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:299: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:300: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:302: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:303: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:305: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:312: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 128 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |     no/auto      |
===============================================

Statistics for case statements in always block at line 323 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_mult line 199 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mulh_carry_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mulh_CS_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_obi_interface' instantiated from design 'cv32e40p_load_store_unit_PULP_OBI0' with
	the parameters "TRANS_STABLE=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_prefetch_controller' instantiated from design 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0' with
	the parameters "DEPTH=2,PULP_OBI=0,COREV_PULP=0". (HDL-193)

Statistics for case statements in always block at line 164 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_prefetch_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 226 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_prefetch_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           227            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 line 347 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_prefetch_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  trans_addr_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   flush_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_fifo' instantiated from design 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0' with
	the parameters "FALL_THROUGH=1'h0,DATA_WIDTH=32,DEPTH=2". (HDL-193)

Statistics for case statements in always block at line 111 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_fifo.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_fifo_0_32_2 line 111 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_fifo_0_32_2 line 140 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_obi_interface' instantiated from design 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0' with
	the parameters "TRANS_STABLE=0". (HDL-193)

Statistics for case statements in always block at line 129 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_obi_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_obi_interface_TRANS_STABLE0 line 177 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_obi_interface.sv'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| gen_no_trans_stable.obi_atop_q_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|             state_q_reg             | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| gen_no_trans_stable.obi_addr_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  gen_no_trans_stable.obi_we_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  gen_no_trans_stable.obi_be_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| gen_no_trans_stable.obi_wdata_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_popcnt'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_ff_one'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_alu_div'. (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv:102: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv:109: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 123 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_alu_div line 193 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ResInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     AReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     BReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ResReg_DP_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Cnt_DP_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RemSel_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CompInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'cv32e40p_top'.
{cv32e40p_top}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'cv32e40p_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (26 designs)              /home/ICer/ITI/PnR_Grad/Backend/DFT/cv32e40p_top.db, etc
  saed14rvt_ss0p6v125c (library) /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db
  saed14rvt_tt0p6v25c (library) /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_tt0p6v25c.db
  saed14rvt_ff0p88v125c (library) /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ff0p88v125c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo -v cons/cv32e40p_core.sdc
# Copyright 2020 Silicon Labs, Inc.
#
# This file, and derivatives thereof are licensed under the
# Solderpad License, Version 2.0 (the "License").
#
# Use of this file means you agree to the terms and conditions
# of the license and are in full compliance with the License.
#
# You may obtain a copy of the License at:
#
#     https://solderpad.org/licenses/SHL-2.0/
#
# Unless required by applicable law or agreed to in writing, software
# and hardware implementations thereof distributed under the License
# is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS
# OF ANY KIND, EITHER EXPRESSED OR IMPLIED.
#
# See the License for the specific language governing permissions and
# limitations under the License.
#//////////////////////////////////////////////////////////////////////////////
# Engineer:       Arjan Bink - arjan.bink@silabs.com                         //
#                                                                            //
# Project Name:   CV32E40P                                                   //
#                                                                            //
# Description:    Example synthesis constraints.                             //
#                                                                            //
#                 The clock period and input/output delays are technology    //
#                 and project dependent and are expected to be adjusted as   //
#                 needed.                                                    //
#                                                                            //
#                 OBI related bus inputs arrive late on purpose and OBI      //
#                 related outputs are available earlier (as they shall not   //
#                 combinatorially depend on the OBI inputs)                  //
#                                                                            //
#//////////////////////////////////////////////////////////////////////////////
# 200MHz
set clock_period 5.0
5.0
# Input delays for interrupts
set in_delay_irq          [expr $clock_period * 0.50] 
2.5
# Output delays for interrupt related signals
set out_delay_irq         [expr $clock_period * 0.25] 
1.25
# Input delays for early signals
set in_delay_early [expr $clock_period * 0.10] 
0.5
# OBI inputs delays
set in_delay_instr_gnt    [expr $clock_period * 0.80]
4.0
set in_delay_instr_rvalid [expr $clock_period * 0.80]
4.0
set in_delay_instr_rdata  [expr $clock_period * 0.80]
4.0
set in_delay_data_gnt     [expr $clock_period * 0.80]
4.0
set in_delay_data_rvalid  [expr $clock_period * 0.80]
4.0
set in_delay_data_rdata   [expr $clock_period * 0.80]
4.0
# OBI outputs delays
set out_delay_instr_req  [expr $clock_period * 0.60]
3.0
set out_delay_instr_addr [expr $clock_period * 0.60]
3.0
set out_delay_data_req   [expr $clock_period * 0.60]
3.0
set out_delay_data_we    [expr $clock_period * 0.60]
3.0
set out_delay_data_be    [expr $clock_period * 0.60]
3.0
set out_delay_data_addr  [expr $clock_period * 0.60]
3.0
set out_delay_data_wdata [expr $clock_period * 0.60]
3.0
# I/O delays for non RISC-V Bus Interface ports
set in_delay_other       [expr $clock_period * 0.10]
0.5
set out_delay_other      [expr $clock_period * 0.60]
3.0
# core_sleep_o output delay
set out_delay_core_sleep [expr $clock_period * 0.25]
1.25
# All clocks
set clock_ports [list     clk_i ]
clk_i
# IRQ Input ports
set irq_input_ports [remove_from_collection [get_ports irq_i*] [get_ports irq_id_o*]]
{irq_i[31] irq_i[30] irq_i[29] irq_i[28] irq_i[27] irq_i[26] irq_i[25] irq_i[24] irq_i[23] irq_i[22] irq_i[21] irq_i[20] irq_i[19] irq_i[18] irq_i[17] irq_i[16] irq_i[15] irq_i[14] irq_i[13] irq_i[12] irq_i[11] irq_i[10] irq_i[9] irq_i[8] irq_i[7] irq_i[6] irq_i[5] irq_i[4] irq_i[3] irq_i[2] irq_i[1] irq_i[0]}
# IRQ Output ports
set irq_output_ports [list     irq_ack_o     irq_id_o* ]
irq_ack_o irq_id_o*
# Early Input ports (ideally from register)
set early_input_ports [list     debug_req_i     boot_addr_i*     mtvec_addr_i*     dm_halt_addr_i*     hart_id_i*     dm_exception_addr_i* ]
debug_req_i boot_addr_i* mtvec_addr_i* dm_halt_addr_i* hart_id_i* dm_exception_addr_i*
# RISC-V OBI Input ports
set obi_input_ports [list     instr_gnt_i     instr_rvalid_i     instr_rdata_i*     data_gnt_i     data_rvalid_i     data_rdata_i* ]
instr_gnt_i instr_rvalid_i instr_rdata_i* data_gnt_i data_rvalid_i data_rdata_i*
# RISC-V OBI Output ports
set obi_output_ports [list     instr_req_o     instr_addr_o*     data_req_o     data_we_o     data_be_o*     data_addr_o*     data_wdata_o* ]
instr_req_o instr_addr_o* data_req_o data_we_o data_be_o* data_addr_o* data_wdata_o*
# RISC-V Sleep Output ports
set sleep_output_ports [list     core_sleep_o ]
core_sleep_o
############## Defining default clock definitions ##############
create_clock       -name clk_i       -period $clock_period       [get_ports clk_i] 
1
########### Defining Default I/O constraints ###################
set all_clock_ports $clock_ports
clk_i
set all_other_input_ports  [remove_from_collection [all_inputs]  [get_ports [list $all_clock_ports $obi_input_ports $irq_input_ports $early_input_ports]]]
Warning: Can't find ports matching 'instr_gnt_i instr_rvalid_i instr_rdata_i* data_gnt_i data_rvalid_i data_rdata_i*' in design 'cv32e40p_top'. (UID-95)
Warning: Can't find ports matching 'debug_req_i boot_addr_i* mtvec_addr_i* dm_halt_addr_i* hart_id_i* dm_exception_addr_i*' in design 'cv32e40p_top'. (UID-95)
{rst_ni pulp_clock_en_i boot_addr_i[31] boot_addr_i[30] boot_addr_i[29] boot_addr_i[28] boot_addr_i[27] boot_addr_i[26] boot_addr_i[25] boot_addr_i[24] boot_addr_i[23] boot_addr_i[22] boot_addr_i[21] boot_addr_i[20] boot_addr_i[19] boot_addr_i[18] boot_addr_i[17] boot_addr_i[16] boot_addr_i[15] boot_addr_i[14] boot_addr_i[13] boot_addr_i[12] boot_addr_i[11] boot_addr_i[10] boot_addr_i[9] boot_addr_i[8] boot_addr_i[7] boot_addr_i[6] boot_addr_i[5] boot_addr_i[4] boot_addr_i[3] boot_addr_i[2] boot_addr_i[1] boot_addr_i[0] mtvec_addr_i[31] mtvec_addr_i[30] mtvec_addr_i[29] mtvec_addr_i[28] mtvec_addr_i[27] mtvec_addr_i[26] mtvec_addr_i[25] mtvec_addr_i[24] mtvec_addr_i[23] mtvec_addr_i[22] mtvec_addr_i[21] mtvec_addr_i[20] mtvec_addr_i[19] mtvec_addr_i[18] mtvec_addr_i[17] mtvec_addr_i[16] mtvec_addr_i[15] mtvec_addr_i[14] mtvec_addr_i[13] mtvec_addr_i[12] mtvec_addr_i[11] mtvec_addr_i[10] mtvec_addr_i[9] mtvec_addr_i[8] mtvec_addr_i[7] mtvec_addr_i[6] mtvec_addr_i[5] mtvec_addr_i[4] mtvec_addr_i[3] mtvec_addr_i[2] mtvec_addr_i[1] mtvec_addr_i[0] dm_halt_addr_i[31] dm_halt_addr_i[30] dm_halt_addr_i[29] dm_halt_addr_i[28] dm_halt_addr_i[27] dm_halt_addr_i[26] dm_halt_addr_i[25] dm_halt_addr_i[24] dm_halt_addr_i[23] dm_halt_addr_i[22] dm_halt_addr_i[21] dm_halt_addr_i[20] dm_halt_addr_i[19] dm_halt_addr_i[18] dm_halt_addr_i[17] dm_halt_addr_i[16] dm_halt_addr_i[15] dm_halt_addr_i[14] dm_halt_addr_i[13] dm_halt_addr_i[12] dm_halt_addr_i[11] dm_halt_addr_i[10] dm_halt_addr_i[9] dm_halt_addr_i[8] dm_halt_addr_i[7] dm_halt_addr_i[6] dm_halt_addr_i[5] dm_halt_addr_i[4] dm_halt_addr_i[3] dm_halt_addr_i[2] dm_halt_addr_i[1] dm_halt_addr_i[0] hart_id_i[31] hart_id_i[30] ...}
set all_other_output_ports [remove_from_collection [all_outputs] [get_ports [list $all_clock_ports $obi_output_ports $sleep_output_ports $irq_output_ports]]]
Warning: Can't find ports matching 'instr_req_o instr_addr_o* data_req_o data_we_o data_be_o* data_addr_o* data_wdata_o*' in design 'cv32e40p_top'. (UID-95)
Warning: Can't find ports matching 'irq_ack_o irq_id_o*' in design 'cv32e40p_top'. (UID-95)
{instr_req_o instr_addr_o[31] instr_addr_o[30] instr_addr_o[29] instr_addr_o[28] instr_addr_o[27] instr_addr_o[26] instr_addr_o[25] instr_addr_o[24] instr_addr_o[23] instr_addr_o[22] instr_addr_o[21] instr_addr_o[20] instr_addr_o[19] instr_addr_o[18] instr_addr_o[17] instr_addr_o[16] instr_addr_o[15] instr_addr_o[14] instr_addr_o[13] instr_addr_o[12] instr_addr_o[11] instr_addr_o[10] instr_addr_o[9] instr_addr_o[8] instr_addr_o[7] instr_addr_o[6] instr_addr_o[5] instr_addr_o[4] instr_addr_o[3] instr_addr_o[2] instr_addr_o[1] instr_addr_o[0] data_req_o data_we_o data_be_o[3] data_be_o[2] data_be_o[1] data_be_o[0] data_addr_o[31] data_addr_o[30] data_addr_o[29] data_addr_o[28] data_addr_o[27] data_addr_o[26] data_addr_o[25] data_addr_o[24] data_addr_o[23] data_addr_o[22] data_addr_o[21] data_addr_o[20] data_addr_o[19] data_addr_o[18] data_addr_o[17] data_addr_o[16] data_addr_o[15] data_addr_o[14] data_addr_o[13] data_addr_o[12] data_addr_o[11] data_addr_o[10] data_addr_o[9] data_addr_o[8] data_addr_o[7] data_addr_o[6] data_addr_o[5] data_addr_o[4] data_addr_o[3] data_addr_o[2] data_addr_o[1] data_addr_o[0] data_wdata_o[31] data_wdata_o[30] data_wdata_o[29] data_wdata_o[28] data_wdata_o[27] data_wdata_o[26] data_wdata_o[25] data_wdata_o[24] data_wdata_o[23] data_wdata_o[22] data_wdata_o[21] data_wdata_o[20] data_wdata_o[19] data_wdata_o[18] data_wdata_o[17] data_wdata_o[16] data_wdata_o[15] data_wdata_o[14] data_wdata_o[13] data_wdata_o[12] data_wdata_o[11] data_wdata_o[10] data_wdata_o[9] data_wdata_o[8] data_wdata_o[7] data_wdata_o[6] data_wdata_o[5] data_wdata_o[4] data_wdata_o[3] ...}
# IRQs
set_input_delay  $in_delay_irq          [get_ports $irq_input_ports        ] -clock clk_i
1
set_output_delay $out_delay_irq         [get_ports $irq_output_ports       ] -clock clk_i
1
# OBI input/output delays
set_input_delay  $in_delay_instr_gnt    [ get_ports instr_gnt_i            ] -clock clk_i
1
set_input_delay  $in_delay_instr_rvalid [ get_ports instr_rvalid_i         ] -clock clk_i
1
set_input_delay  $in_delay_instr_rdata  [ get_ports instr_rdata_i*         ] -clock clk_i
1
set_input_delay  $in_delay_data_gnt     [ get_ports data_gnt_i             ] -clock clk_i
1
set_input_delay  $in_delay_data_rvalid  [ get_ports data_rvalid_i          ] -clock clk_i
1
set_input_delay  $in_delay_data_rdata   [ get_ports data_rdata_i*          ] -clock clk_i
1
set_output_delay $out_delay_instr_req   [ get_ports instr_req_o            ] -clock clk_i
1
set_output_delay $out_delay_instr_addr  [ get_ports instr_addr_o*          ] -clock clk_i
1
set_output_delay $out_delay_data_req    [ get_ports data_req_o             ] -clock clk_i
1
set_output_delay $out_delay_data_we     [ get_ports data_we_o              ] -clock clk_i
1
set_output_delay $out_delay_data_be     [ get_ports data_be_o*             ] -clock clk_i
1
set_output_delay $out_delay_data_addr   [ get_ports data_addr_o*           ] -clock clk_i
1
set_output_delay $out_delay_data_wdata  [ get_ports data_wdata_o*          ] -clock clk_i
1
# Misc
set_input_delay  $in_delay_early        [get_ports $early_input_ports      ] -clock clk_i
1
set_input_delay  $in_delay_other        [get_ports $all_other_input_ports  ] -clock clk_i
1
set_output_delay $out_delay_other       [get_ports $all_other_output_ports ] -clock clk_i
1
set_output_delay $out_delay_core_sleep  [ get_ports core_sleep_o           ] -clock clk_i
1
1
source -echo -v cons/cons.tcl
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
1
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
set scan_clock_period 100
100
create_clock       -name scan_clk       -period 100       [get_ports scan_clk] 
1
#set_input_transition 0.1 [remove_from_collection [all_inputs] [get_ports clk_i]]
set_clock_uncertainty [expr 0.01 * $clock_period] [get_clocks clk_i]
1
set_clock_uncertainty [expr 0.01 * $scan_clock_period] [get_clocks scan_clk]
1
set_clock_groups -physically_exclusive -group {scan_clk} -group {clk_i}
1
# Clocks
set_dont_touch_network [get_clocks clk_i]
1
set_dont_touch_network [get_ports scan_clk]
1
# Resets
set_dont_touch_network [get_ports rst_ni]
1
set_dont_touch_network [get_ports scan_rst]
1
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
#set_driving_cell -library saed14hvt_ff0p88v125c -lib_cell SAEDHVT14_BUF_1 -pin X [remove_from_collection [all_inputs] [get_ports clk_i]]
#set_driving_cell -library saed14hvt_tt0p6v25c -lib_cell SAEDHVT14_BUF_1 -pin X [all_inputs]
set_driving_cell -library saed14rvt_ss0p6v125c -lib_cell SAEDRVT14_BUF_1 -pin X [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.3956 [all_outputs] 
1
#set_load 10 [all_outputs]
set_max_fanout 4 [current_design]
Current design is 'cv32e40p_top'.
1
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "saed14rvt_ff0p88v125c" -min "ff0p88v125c" -max_library "saed14rvt_ss0p6v125c" -max "ss0p6v125c"
Using operating conditions 'ss0p6v125c' found in library 'saed14rvt_ss0p6v125c'.
Using operating conditions 'ff0p88v125c' found in library 'saed14rvt_ff0p88v125c'.
1
#ungroup -flatten -all
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix                         -style multiplexed_flip_flop                        -replace true -max_length 452
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 4232 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_0P5'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_0P5'. (OPT-914)
Warning: Operating condition ss0p6v125c set on design cv32e40p_top has different process,
voltage and temperatures parameters than the parameters at which target library 
saed14rvt_tt0p6v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1'
Information: The register 'mtvec_mode_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[uie]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[upie]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mpp][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mpp][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mprv]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[ebreaks]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[ebreaku]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[stopcount]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[stoptime]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[mprven]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[nmip]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[prv][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[prv][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_obi_interface_TRANS_STABLE1'
  Processing 'cv32e40p_load_store_unit_PULP_OBI0'
  Processing 'cv32e40p_mult'
  Processing 'cv32e40p_alu_div'
  Processing 'cv32e40p_ff_one'
  Processing 'cv32e40p_popcnt'
  Processing 'cv32e40p_alu'
  Processing 'cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'
  Processing 'cv32e40p_int_controller_PULP_SECURE0'
Information: The register 'irq_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0'
Information: The register 'ctrl_fsm_cs_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1'
  Processing 'cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0'
Information: The register 'mem_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][0]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1'
Information: The register 'apu_waddr_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][0]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_compressed_decoder_FPU0_ZFINX0'
  Processing 'cv32e40p_aligner'
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_obi_interface_TRANS_STABLE0'
  Processing 'cv32e40p_fifo_0_32_2'
  Processing 'cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2'
  Processing 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0'
  Processing 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0'
Information: The register 'is_fetch_failed_o_reg' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_clock_gate'
  Processing 'cv32e40p_sleep_unit_COREV_CLUSTER0'
  Processing 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1'
  Processing 'mux2X1_0'
  Processing 'cv32e40p_top'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Information: There are 2400 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0'
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1'
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2'
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0'
  Processing 'cv32e40p_mult_DW_rash_0'
  Processing 'cv32e40p_mult_DW_rash_1'
  Processing 'cv32e40p_mult_DW01_ash_0'
  Processing 'cv32e40p_alu_DW01_sub_0'
  Processing 'cv32e40p_alu_DW01_cmp2_0'
  Processing 'cv32e40p_alu_DW01_cmp6_0'
  Processing 'cv32e40p_alu_DW01_cmp2_1'
  Processing 'cv32e40p_alu_DW01_cmp6_1'
  Processing 'cv32e40p_alu_DW01_cmp2_2'
  Processing 'cv32e40p_alu_DW01_cmp6_2'
  Processing 'cv32e40p_alu_DW01_cmp2_3'
  Processing 'cv32e40p_alu_DW01_cmp6_3'
  Processing 'cv32e40p_alu_DW01_cmp6_4'
  Processing 'cv32e40p_alu_DW_rash_0'
  Processing 'cv32e40p_alu_DW_rash_1'
  Processing 'cv32e40p_alu_DW_rash_2'
  Processing 'cv32e40p_alu_DW_rash_3'
  Processing 'cv32e40p_alu_DW_rash_4'
  Processing 'cv32e40p_alu_DW_rash_5'
  Processing 'cv32e40p_alu_DW_rash_6'
  Processing 'cv32e40p_alu_DW01_add_0'
  Processing 'cv32e40p_alu_DW01_dec_0'
  Processing 'cv32e40p_alu_DW01_add_1'
  Processing 'cv32e40p_alu_DW01_ash_0'
  Processing 'cv32e40p_alu_DW01_ash_1'
  Processing 'cv32e40p_alu_DW01_add_2'
  Processing 'cv32e40p_alu_div_DW01_dec_0'
  Processing 'cv32e40p_alu_div_DW01_sub_0'
  Processing 'cv32e40p_alu_div_DW01_add_0'
  Processing 'cv32e40p_alu_div_DW01_sub_1'
  Processing 'cv32e40p_alu_div_DW01_cmp6_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_1'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_1'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_2'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_3'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_4'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_5'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_6'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_7'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_8'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_dec_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_ash_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2'
  Processing 'cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_DW01_cmp6_0'
  Processing 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_0'
  Processing 'cv32e40p_aligner_DW01_add_0'
  Processing 'cv32e40p_aligner_DW01_add_1'
  Processing 'cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0'
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
  Processing 'cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0'
  Processing 'cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0'
  Processing 'cv32e40p_popcnt_DW01_add_0'
  Processing 'cv32e40p_popcnt_DW01_add_1'
  Processing 'cv32e40p_popcnt_DW01_add_2'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'cv32e40p_popcnt_DW01_add_3'
  Processing 'cv32e40p_popcnt_DW01_add_4'
  Processing 'cv32e40p_popcnt_DW01_add_5'
  Processing 'cv32e40p_popcnt_DW01_add_6'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'cv32e40p_mult_DW01_add_0'
  Processing 'cv32e40p_mult_DW01_add_1'
  Processing 'cv32e40p_mult_DW01_add_2'
  Processing 'cv32e40p_mult_DW01_add_3'
  Processing 'cv32e40p_mult_DW02_mult_0'
  Processing 'cv32e40p_mult_DW01_add_4'
  Processing 'cv32e40p_mult_DW02_mult_1'
  Processing 'cv32e40p_mult_DW01_add_5'
  Processing 'cv32e40p_mult_DW02_mult_2'
  Processing 'cv32e40p_mult_DW01_add_6'
  Processing 'cv32e40p_mult_DW02_mult_3'
  Processing 'cv32e40p_mult_DW01_add_7'
  Processing 'cv32e40p_mult_DW01_add_8'
  Processing 'cv32e40p_mult_DW02_mult_4'
  Processing 'cv32e40p_mult_DW01_add_9'
  Processing 'cv32e40p_mult_DW01_add_10'
  Processing 'cv32e40p_mult_DW01_add_11'
  Processing 'cv32e40p_mult_DW01_add_12'
  Processing 'cv32e40p_mult_DW02_mult_5'
  Processing 'cv32e40p_mult_DW01_add_13'
  Processing 'cv32e40p_mult_DW02_mult_6'
  Processing 'cv32e40p_mult_DW01_add_14'
  Processing 'cv32e40p_mult_DW01_add_15'
  Processing 'cv32e40p_mult_DW01_add_16'
  Processing 'cv32e40p_mult_DW02_mult_7'
  Processing 'cv32e40p_mult_DW01_add_17'
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Information: There are 2400 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:05   14868.7      3.72     209.4   20855.3                          
    0:02:05   14868.7      3.72     209.4   20855.3                          
    0:02:11   16621.1      0.45       0.5   12459.2                          
    0:02:30   19155.4      0.00       0.0    9638.2                          
    0:02:31   19155.4      0.00       0.0    9638.2                          
    0:02:31   19155.4      0.00       0.0    9638.2                          
    0:02:31   19155.4      0.00       0.0    9638.2                          
    0:02:31   19155.4      0.00       0.0    9638.2                          
    0:03:06   14331.1      2.63    2776.9    9638.2                          
    0:03:15   14376.1      0.51     291.3    9661.8                          
    0:03:26   14337.3      1.16    1048.4    9661.8                          
    0:03:28   14344.4      1.11    1003.3    9661.8                          
    0:03:29   14345.0      1.04     917.1    9661.8                          
    0:03:30   14345.5      0.96     827.3    9661.8                          
    0:03:31   14345.8      0.93     787.9    9661.8                          
    0:03:32   14346.1      0.91     770.8    9661.8                          
    0:03:33   14347.1      0.87     708.9    9661.8                          
    0:03:33   14347.5      0.85     703.8    9661.8                          
    0:03:34   14350.8      0.81     654.4    9661.8                          
    0:03:35   14351.5      0.80     653.4    9661.8                          
    0:03:36   14351.5      0.80     653.4    9661.8                          
    0:03:37   14340.7      0.80     653.4    9661.8                          
    0:03:37   14340.7      0.80     653.4    9661.8                          
    0:04:23   14386.3      0.57     371.1    9108.8                          
    0:05:19   14426.4      0.00       0.0    8643.8                          
    0:05:50   14451.8      0.00       0.0    8374.8                          
    0:06:06   14471.5      0.00       0.0    8183.8                          
    0:06:16   14482.5      0.00       0.0    8086.8                          
    0:06:23   14486.7      0.00       0.0    8048.8                          
    0:06:25   14490.6      0.00       0.0    8019.8                          
    0:06:26   14491.3      0.00       0.0    8011.8                          
    0:06:27   14491.6      0.00       0.0    8005.8                          
    0:06:27   14491.6      0.00       0.0    8005.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:27   14491.6      0.00       0.0    8005.8                          
    0:06:27   14491.6      0.00       0.0    8005.8                          
    0:06:27   14491.6      0.00       0.0    8005.8                          


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:27   14491.6      0.00       0.0    8005.8                          
    0:06:28   14504.5      0.00       0.0    7845.8 core_i/cs_registers_i/n346
    0:06:29   14517.8      0.00       0.0    7665.8 core_i/ex_stage_i/alu_i/srl_300/net83786
    0:06:29   14532.0      0.00       0.0    7473.8 core_i/ex_stage_i/mult_i/mult_110/net95074
    0:06:30   14546.2      0.00       0.0    7281.8 core_i/ex_stage_i/mult_i/mult_110/net95096
    0:06:31   14560.4      0.00       0.0    7089.8 core_i/ex_stage_i/mult_i/mult_300/net95046
    0:06:31   14574.7      0.00       0.0    6897.8 core_i/ex_stage_i/mult_i/mult_300/net95034
    0:06:31   14588.9      0.00       0.0    6705.8 core_i/ex_stage_i/mult_i/mult_299/net94987
    0:06:32   14603.1      0.00       0.0    6513.8 core_i/ex_stage_i/mult_i/mult_299/net95003
    0:06:32   14617.3      0.00       0.0    6321.8 core_i/ex_stage_i/alu_i/srl_300/net83645
    0:06:34   14628.8      0.00       0.0    6173.8 core_i/ex_stage_i/mult_i/mult_224/net94937
    0:06:34   14643.9      0.00       0.0    6003.8 core_i/cs_registers_i/net92541
    0:06:36   14654.4      0.00       0.0    5893.8 core_i/ex_stage_i/mult_i/mult_224/net94935
    0:07:02   14664.7      0.00       0.0    5787.8 core_i/if_stage_i/instr_rdata_id_o[30]
    0:07:04   14709.1      0.00       0.0    5704.8 core_i/id_stage_i/net139207
    0:07:06   14748.3      0.00       0.0    5638.8 core_i/if_stage_i/instr_rdata_id_o[26]
    0:07:07   14796.1      0.00       0.0    5555.8 core_i/id_stage_i/net139562
    0:07:08   14846.2      0.00       0.0    5447.8 core_i/cs_registers_i/net92574
    0:07:09   14864.7      0.00       0.0    5343.8 core_i/cs_registers_i/n713
    0:07:10   14880.5      0.00       0.0    5262.8 core_i/if_stage_i/instr_rdata_id_o[12]
    0:07:10   14898.8      0.00       0.0    5169.8 core_i/ex_stage_i/alu_i/net100987
    0:07:11   14913.9      0.00       0.0    5093.8 core_i/if_stage_i/instr_rdata_id_o[14]
    0:07:12   14953.0      0.00       0.0    5018.8 core_i/id_stage_i/net140391
    0:07:13   14966.3      0.00       0.0    4937.8 core_i/ex_stage_i/alu_i/net113712
    0:07:14   14976.9      0.00       0.0    4857.8 core_i/ex_stage_i/mult_i/mult_266/net94840
    0:07:14   14987.6      0.00       0.0    4777.8 core_i/ex_stage_i/mult_i/mult_267/net94855
    0:07:14   14998.2      0.00       0.0    4697.8 core_i/ex_stage_i/mult_i/mult_268/net94873
    0:07:15   15008.9      0.00       0.0    4617.8 core_i/ex_stage_i/alu_i/shift_op_a[29]
    0:07:16   15024.9      0.00       0.0    4524.8 core_i/if_stage_i/pc_id_o[10]
    0:07:17   15048.3      0.00       0.0    4453.8 core_i/id_stage_i/net140784
    0:07:18   15073.4      0.00       0.0    4396.8 core_i/id_stage_i/controller_i/n110
    0:07:18   15081.7      0.00       0.0    4339.8 core_i/ex_stage_i/alu_i/net113673
    0:07:19   15091.3      0.00       0.0    4279.8 core_i/ex_stage_i/mult_i/sll_98/net94420
    0:07:20   15109.6      0.00       0.0    4230.8 core_i/id_stage_i/bmask_a_ex_o[0]
    0:07:21   15144.0      0.00       0.0    4184.8 core_i/id_stage_i/net141864
    0:07:22   15160.1      0.00       0.0    4137.8 core_i/ex_stage_i/alu_i/net101665
    0:07:22   15170.8      0.00       0.0    4097.8 core_i/ex_stage_i/mult_i/sra_114/net82631
    0:07:23   15181.4      0.00       0.0    4057.8 core_i/ex_stage_i/alu_i/net139330
    0:07:23   15192.1      0.00       0.0    4012.8 core_i/ex_stage_i/alu_i/net101891
    0:07:24   15203.8      0.00       0.0    3968.8 core_i/ex_stage_i/alu_i/net101275
    0:07:24   15212.3      0.00       0.0    3924.8 core_i/ex_stage_i/alu_i/shift_op_a[18]
    0:07:25   15234.4      0.00       0.0    3878.8 core_i/if_stage_i/aligner_i/instr_aligned_o[15]
    0:07:26   15274.8      0.00       0.0    3842.8 core_i/id_stage_i/net142434
    0:07:27   15300.5      0.00       0.0    3819.8 core_i/if_stage_i/net142518
    0:07:27   15312.4      0.00       0.0    3797.8 core_i/ex_stage_i/alu_i/net101871
    0:07:28   15324.1      0.00       0.0    3775.8 core_i/id_stage_i/decoder_i/n246
    0:07:28   15335.3      0.00       0.0    3753.8 core_i/cs_registers_i/net132474
    0:07:29   15341.7      0.00       0.0    3722.8 core_i/id_stage_i/controller_i/net92938
    0:07:29   15350.8      0.00       0.0    3699.8 core_i/ex_stage_i/alu_i/net131217
    0:07:30   15359.8      0.00       0.0    3677.8 core_i/ex_stage_i/alu_i/net100789
    0:07:30   15371.5      0.00       0.0    3655.8 core_i/ex_stage_i/alu_i/net101895
    0:07:31   15377.4      0.00       0.0    3633.8 core_i/ex_stage_i/mult_i/mult_224/net132393
    0:07:31   15382.7      0.00       0.0    3604.8 core_i/ex_stage_i/mult_i/mult_300/net130753
    0:07:32   15395.2      0.00       0.0    3577.8 core_i/id_stage_i/mult_dot_op_a_ex_o[9]
    0:07:33   15410.8      0.00       0.0    3553.8 core_i/if_stage_i/aligner_i/instr_aligned_o[7]
    0:07:33   15433.7      0.00       0.0    3535.8 core_i/id_stage_i/net143503
    0:07:34   15454.0      0.00       0.0    3519.8 core_i/if_stage_i/net141828
    0:07:34   15472.6      0.00       0.0    3505.8 core_i/if_stage_i/net141742
    0:07:36   15486.6      0.00       0.0    3482.8 core_i/id_stage_i/instr_rdata_i[15]
    0:07:36   15492.5      0.00       0.0    3436.8                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:07:36   15492.5      0.00       0.0    3436.8                          
    0:07:37   15492.5      0.00       0.0    3436.8                          
    0:07:52   15385.3      0.00       0.0    3436.8                          
    0:07:58   15332.7      0.00       0.0    3436.8                          
    0:07:59   15315.2      0.00       0.0    3436.8                          
    0:08:00   15308.4      0.00       0.0    3436.8                          
    0:08:00   15306.4      0.00       0.0    3436.8                          
    0:08:00   15306.4      0.00       0.0    3436.8                          
    0:08:01   15306.4      0.00       0.0    3436.8                          
    0:08:02   15286.8      0.01       0.0    3436.8                          
    0:08:02   15286.8      0.01       0.0    3436.8                          
    0:08:02   15286.8      0.01       0.0    3436.8                          
    0:08:02   15286.8      0.01       0.0    3436.8                          
    0:08:02   15286.8      0.01       0.0    3436.8                          
    0:08:02   15286.8      0.01       0.0    3436.8                          
    0:08:07   13987.4      0.00       0.0    3436.8                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cv32e40p_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'core_i/id_stage_i/register_file_i/n992': 1984 load(s), 1 driver(s)
     Net 'core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/rst_n': 2402 load(s), 1 driver(s)
     Net 'core_i/ex_stage_i/alu_i/alu_div_i/Clk_CI': 2399 load(s), 1 driver(s)
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view existing_dft  -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view existing_dft 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view existing_dft  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled
Warning: Design 'cv32e40p_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Information: There are 2400 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 2403 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell is a clock gating cell
         core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *2402 cells are valid scan cells
         core_i/sleep_unit_i/fetch_enable_q_reg
         core_i/sleep_unit_i/core_busy_q_reg
         core_i/if_stage_i/is_compressed_id_o_reg
         core_i/if_stage_i/pc_id_o_reg[0]
         core_i/if_stage_i/instr_rdata_id_o_reg[2]
         core_i/if_stage_i/instr_rdata_id_o_reg[0]
         core_i/if_stage_i/pc_id_o_reg[15]
         core_i/if_stage_i/pc_id_o_reg[17]
         core_i/if_stage_i/pc_id_o_reg[27]
         core_i/if_stage_i/pc_id_o_reg[29]
         core_i/if_stage_i/pc_id_o_reg[30]
         core_i/if_stage_i/pc_id_o_reg[16]
         core_i/if_stage_i/pc_id_o_reg[18]
         core_i/if_stage_i/pc_id_o_reg[19]
         core_i/if_stage_i/pc_id_o_reg[20]
         core_i/if_stage_i/pc_id_o_reg[21]
         core_i/if_stage_i/pc_id_o_reg[22]
         core_i/if_stage_i/pc_id_o_reg[23]
         core_i/if_stage_i/pc_id_o_reg[24]
         core_i/if_stage_i/pc_id_o_reg[25]
         core_i/if_stage_i/pc_id_o_reg[26]
         core_i/if_stage_i/pc_id_o_reg[28]
         core_i/if_stage_i/pc_id_o_reg[31]
         core_i/if_stage_i/instr_rdata_id_o_reg[1]
         core_i/if_stage_i/instr_rdata_id_o_reg[4]
         core_i/if_stage_i/instr_rdata_id_o_reg[6]
         core_i/if_stage_i/instr_rdata_id_o_reg[3]
         core_i/if_stage_i/instr_rdata_id_o_reg[5]
         core_i/if_stage_i/illegal_c_insn_id_o_reg
         core_i/if_stage_i/instr_valid_id_o_reg
         core_i/if_stage_i/instr_rdata_id_o_reg[26]
         core_i/if_stage_i/instr_rdata_id_o_reg[28]
         core_i/if_stage_i/instr_rdata_id_o_reg[25]
         core_i/if_stage_i/instr_rdata_id_o_reg[12]
         core_i/if_stage_i/instr_rdata_id_o_reg[30]
         core_i/if_stage_i/instr_rdata_id_o_reg[13]
         core_i/if_stage_i/instr_rdata_id_o_reg[27]
         core_i/if_stage_i/pc_id_o_reg[1]
         core_i/if_stage_i/instr_rdata_id_o_reg[18]
         core_i/if_stage_i/instr_rdata_id_o_reg[29]
         core_i/if_stage_i/instr_rdata_id_o_reg[14]
         core_i/if_stage_i/instr_rdata_id_o_reg[31]
         core_i/if_stage_i/pc_id_o_reg[3]
         core_i/if_stage_i/pc_id_o_reg[6]
         core_i/if_stage_i/pc_id_o_reg[7]
         core_i/if_stage_i/pc_id_o_reg[12]
         core_i/if_stage_i/pc_id_o_reg[13]
         core_i/if_stage_i/pc_id_o_reg[14]
         core_i/if_stage_i/pc_id_o_reg[4]
         core_i/if_stage_i/pc_id_o_reg[5]
         core_i/if_stage_i/pc_id_o_reg[8]
         core_i/if_stage_i/pc_id_o_reg[9]
         core_i/if_stage_i/pc_id_o_reg[10]
         core_i/if_stage_i/pc_id_o_reg[11]
         core_i/if_stage_i/instr_rdata_id_o_reg[8]
         core_i/if_stage_i/instr_rdata_id_o_reg[7]
         core_i/if_stage_i/instr_rdata_id_o_reg[9]
         core_i/if_stage_i/instr_rdata_id_o_reg[10]
         core_i/if_stage_i/instr_rdata_id_o_reg[11]
         core_i/if_stage_i/instr_rdata_id_o_reg[21]
         core_i/if_stage_i/instr_rdata_id_o_reg[20]
         core_i/if_stage_i/instr_rdata_id_o_reg[19]
         core_i/if_stage_i/pc_id_o_reg[2]
         core_i/if_stage_i/instr_rdata_id_o_reg[24]
         core_i/if_stage_i/instr_rdata_id_o_reg[23]
         core_i/if_stage_i/instr_rdata_id_o_reg[22]
         core_i/if_stage_i/instr_rdata_id_o_reg[16]
         core_i/if_stage_i/instr_rdata_id_o_reg[15]
         core_i/if_stage_i/instr_rdata_id_o_reg[17]
         core_i/id_stage_i/alu_operator_ex_o_reg[1]
         core_i/id_stage_i/alu_operator_ex_o_reg[0]
         core_i/id_stage_i/data_sign_ext_ex_o_reg[0]
         core_i/id_stage_i/mult_clpx_shift_ex_o_reg[1]
         core_i/id_stage_i/mult_en_ex_o_reg
         core_i/id_stage_i/mult_clpx_shift_ex_o_reg[0]
         core_i/id_stage_i/data_load_event_ex_o_reg
         core_i/id_stage_i/mult_operand_c_ex_o_reg[31]
         core_i/id_stage_i/atop_ex_o_reg[5]
         core_i/id_stage_i/atop_ex_o_reg[4]
         core_i/id_stage_i/atop_ex_o_reg[3]
         core_i/id_stage_i/atop_ex_o_reg[2]
         core_i/id_stage_i/atop_ex_o_reg[1]
         core_i/id_stage_i/atop_ex_o_reg[0]
         core_i/id_stage_i/mhpmevent_branch_taken_o_reg
         core_i/id_stage_i/mult_operand_c_ex_o_reg[30]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[26]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[27]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[28]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[29]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[30]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[31]
         core_i/id_stage_i/imm_vec_ext_ex_o_reg[0]
         core_i/id_stage_i/mhpmevent_branch_o_reg
         core_i/id_stage_i/mhpmevent_minstret_o_reg
         core_i/id_stage_i/apu_lat_ex_o_reg[1]
         core_i/id_stage_i/data_sign_ext_ex_o_reg[1]
         core_i/id_stage_i/pc_ex_o_reg[31]
         core_i/id_stage_i/pc_ex_o_reg[30]
         core_i/id_stage_i/pc_ex_o_reg[29]
         core_i/id_stage_i/pc_ex_o_reg[27]
         core_i/id_stage_i/pc_ex_o_reg[17]
         core_i/id_stage_i/pc_ex_o_reg[15]
         core_i/id_stage_i/pc_ex_o_reg[14]
         core_i/id_stage_i/pc_ex_o_reg[13]
         core_i/id_stage_i/pc_ex_o_reg[12]
         core_i/id_stage_i/pc_ex_o_reg[7]
         core_i/id_stage_i/pc_ex_o_reg[6]
         core_i/id_stage_i/pc_ex_o_reg[3]
         core_i/id_stage_i/pc_ex_o_reg[1]
         core_i/id_stage_i/pc_ex_o_reg[0]
         core_i/id_stage_i/imm_vec_ext_ex_o_reg[1]
         core_i/id_stage_i/pc_ex_o_reg[28]
         core_i/id_stage_i/pc_ex_o_reg[26]
         core_i/id_stage_i/pc_ex_o_reg[25]
         core_i/id_stage_i/pc_ex_o_reg[24]
         core_i/id_stage_i/pc_ex_o_reg[23]
         core_i/id_stage_i/pc_ex_o_reg[22]
         core_i/id_stage_i/pc_ex_o_reg[21]
         core_i/id_stage_i/pc_ex_o_reg[20]
         core_i/id_stage_i/pc_ex_o_reg[19]
         core_i/id_stage_i/pc_ex_o_reg[18]
         core_i/id_stage_i/pc_ex_o_reg[16]
         core_i/id_stage_i/pc_ex_o_reg[11]
         core_i/id_stage_i/pc_ex_o_reg[10]
         core_i/id_stage_i/pc_ex_o_reg[9]
         core_i/id_stage_i/pc_ex_o_reg[8]
         core_i/id_stage_i/pc_ex_o_reg[5]
         core_i/id_stage_i/pc_ex_o_reg[4]
         core_i/id_stage_i/pc_ex_o_reg[2]
         core_i/id_stage_i/mhpmevent_jr_stall_o_reg
         core_i/id_stage_i/mhpmevent_ld_stall_o_reg
         core_i/id_stage_i/id_valid_q_reg
         core_i/id_stage_i/mhpmevent_load_o_reg
         core_i/id_stage_i/mhpmevent_jump_o_reg
         core_i/id_stage_i/mhpmevent_imiss_o_reg
         core_i/id_stage_i/mhpmevent_store_o_reg
         core_i/id_stage_i/mhpmevent_compressed_o_reg
         core_i/id_stage_i/mult_signed_mode_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[12]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[13]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[14]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[7]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[15]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[31]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[23]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[27]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[28]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[29]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[30]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[1]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[2]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[3]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[4]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[5]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[6]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[7]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[8]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[9]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[10]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[11]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[12]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[13]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[14]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[15]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[16]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[17]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[18]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[19]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[20]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[21]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[22]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[23]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[24]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[25]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[26]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[27]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[28]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[29]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[1]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[2]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[3]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[4]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[5]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[6]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[7]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[8]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[9]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[10]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[11]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[12]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[13]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[14]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[15]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[16]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[17]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[18]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[19]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[20]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[21]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[22]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[23]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[24]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[25]
         core_i/id_stage_i/alu_is_clpx_ex_o_reg
         core_i/id_stage_i/alu_en_ex_o_reg
         core_i/id_stage_i/mult_operand_a_ex_o_reg[11]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[12]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[13]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[14]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[15]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[26]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[27]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[28]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[29]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[30]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[31]
         core_i/id_stage_i/alu_clpx_shift_ex_o_reg[1]
         core_i/id_stage_i/alu_clpx_shift_ex_o_reg[0]
         core_i/id_stage_i/bmask_a_ex_o_reg[3]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[1]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[2]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[3]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[4]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[5]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[6]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[8]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[9]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[10]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[11]
         core_i/id_stage_i/mult_operator_ex_o_reg[1]
         core_i/id_stage_i/bmask_a_ex_o_reg[2]
         core_i/id_stage_i/bmask_a_ex_o_reg[1]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[31]
         core_i/id_stage_i/mult_operator_ex_o_reg[2]
         core_i/id_stage_i/mult_imm_ex_o_reg[2]
         core_i/id_stage_i/mult_operator_ex_o_reg[0]
         core_i/id_stage_i/mult_imm_ex_o_reg[1]
         core_i/id_stage_i/mult_imm_ex_o_reg[0]
         core_i/id_stage_i/bmask_a_ex_o_reg[0]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[17]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[18]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[19]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[20]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[21]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[22]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[23]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[16]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[9]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[10]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[11]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[12]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[13]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[14]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[15]
         core_i/id_stage_i/mult_imm_ex_o_reg[3]
         core_i/id_stage_i/mult_signed_mode_ex_o_reg[1]
         core_i/id_stage_i/mult_clpx_img_ex_o_reg
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[7]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[6]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[5]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[4]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[3]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[2]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[1]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[0]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[17]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[18]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[19]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[20]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[21]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[22]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[23]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[16]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[8]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[9]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[10]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[11]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[12]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[13]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[14]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[15]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[31]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[30]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[29]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[28]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[27]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[26]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[25]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[24]
         core_i/id_stage_i/mult_dot_signed_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[16]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[17]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[18]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[19]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[20]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[22]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[24]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[25]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[26]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[8]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[30]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[29]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[28]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[27]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[26]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[25]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[24]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[7]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[6]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[5]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[4]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[3]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[2]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[1]
         core_i/id_stage_i/mult_is_clpx_ex_o_reg
         core_i/id_stage_i/mult_sel_subword_ex_o_reg
         core_i/id_stage_i/mult_operand_a_ex_o_reg[0]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[2]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[3]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[4]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[5]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[6]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[7]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[8]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[9]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[10]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[16]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[17]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[18]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[19]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[20]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[21]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[22]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[23]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[24]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[25]
         core_i/id_stage_i/mult_imm_ex_o_reg[4]
         core_i/id_stage_i/bmask_b_ex_o_reg[0]
         core_i/id_stage_i/bmask_b_ex_o_reg[1]
         core_i/id_stage_i/bmask_b_ex_o_reg[2]
         core_i/id_stage_i/bmask_b_ex_o_reg[3]
         core_i/id_stage_i/bmask_b_ex_o_reg[4]
         core_i/id_stage_i/bmask_a_ex_o_reg[4]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[25]
         core_i/id_stage_i/data_reg_offset_ex_o_reg[0]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[17]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[1]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[5]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[10]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[13]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[16]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[19]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[28]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[2]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[3]
         core_i/id_stage_i/data_we_ex_o_reg
         core_i/id_stage_i/alu_operand_c_ex_o_reg[22]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[30]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[31]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[0]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[4]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[7]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[18]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[20]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[24]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[26]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[27]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[6]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[8]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[9]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[11]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[12]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[14]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[15]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[21]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[23]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[29]
         core_i/id_stage_i/data_misaligned_ex_o_reg
         core_i/id_stage_i/data_req_ex_o_reg
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[4]
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[3]
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[2]
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[1]
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[0]
         core_i/id_stage_i/regfile_waddr_ex_o_reg[1]
         core_i/id_stage_i/regfile_waddr_ex_o_reg[4]
         core_i/id_stage_i/regfile_waddr_ex_o_reg[3]
         core_i/id_stage_i/regfile_waddr_ex_o_reg[2]
         core_i/id_stage_i/regfile_we_ex_o_reg
         core_i/id_stage_i/regfile_waddr_ex_o_reg[5]
         core_i/id_stage_i/regfile_waddr_ex_o_reg[0]
         core_i/id_stage_i/alu_is_subrot_ex_o_reg
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[5]
         core_i/id_stage_i/data_type_ex_o_reg[0]
         core_i/id_stage_i/data_type_ex_o_reg[1]
         core_i/id_stage_i/branch_in_ex_o_reg
         core_i/id_stage_i/apu_en_ex_o_reg
         core_i/id_stage_i/data_reg_offset_ex_o_reg[1]
         core_i/id_stage_i/regfile_alu_we_ex_o_reg
         core_i/id_stage_i/alu_operand_a_ex_o_reg[7]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[23]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[0]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[1]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[3]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[15]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[2]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[22]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[30]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[16]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[31]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[10]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[2]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[8]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[3]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
         core_i/id_stage_i/csr_op_ex_o_reg[0]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[1]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[7]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[6]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[11]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[6]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[5]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[23]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[4]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[15]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[17]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[19]
         core_i/id_stage_i/alu_operator_ex_o_reg[3]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[26]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[18]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[16]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[25]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[24]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[27]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[21]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[22]
         core_i/id_stage_i/prepost_useincr_ex_o_reg
         core_i/id_stage_i/alu_operand_b_ex_o_reg[14]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[29]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[20]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[13]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[30]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[31]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[28]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[12]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[5]
         core_i/id_stage_i/alu_operator_ex_o_reg[2]
         core_i/id_stage_i/alu_vec_mode_ex_o_reg[1]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[19]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[25]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[4]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[21]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[9]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[27]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[18]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[11]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[14]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[8]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[10]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[12]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[24]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[29]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[20]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[28]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[17]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[26]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[13]
         core_i/id_stage_i/alu_operator_ex_o_reg[4]
         core_i/id_stage_i/alu_vec_mode_ex_o_reg[0]
         core_i/id_stage_i/csr_op_ex_o_reg[1]
         core_i/id_stage_i/alu_operator_ex_o_reg[6]
         core_i/id_stage_i/alu_operator_ex_o_reg[5]
         core_i/id_stage_i/csr_access_ex_o_reg
         core_i/id_stage_i/mhpmevent_pipe_stall_o_reg
         core_i/id_stage_i/apu_op_ex_o_reg[0]
         core_i/id_stage_i/apu_lat_ex_o_reg[0]
         core_i/id_stage_i/apu_op_ex_o_reg[5]
         core_i/id_stage_i/apu_op_ex_o_reg[4]
         core_i/id_stage_i/apu_op_ex_o_reg[3]
         core_i/id_stage_i/apu_op_ex_o_reg[2]
         core_i/id_stage_i/apu_op_ex_o_reg[1]
         core_i/ex_stage_i/regfile_we_lsu_reg
         core_i/ex_stage_i/regfile_waddr_lsu_reg[3]
         core_i/ex_stage_i/regfile_waddr_lsu_reg[2]
         core_i/ex_stage_i/regfile_waddr_lsu_reg[1]
         core_i/ex_stage_i/regfile_waddr_lsu_reg[0]
         core_i/ex_stage_i/regfile_waddr_lsu_reg[4]
         core_i/ex_stage_i/regfile_waddr_lsu_reg[5]
         core_i/load_store_unit_i/data_type_q_reg[1]
         core_i/load_store_unit_i/data_sign_ext_q_reg[0]
         core_i/load_store_unit_i/rdata_offset_q_reg[1]
         core_i/load_store_unit_i/data_load_event_q_reg
         core_i/load_store_unit_i/rdata_offset_q_reg[0]
         core_i/load_store_unit_i/cnt_q_reg[0]
         core_i/load_store_unit_i/rdata_q_reg[31]
         core_i/load_store_unit_i/rdata_q_reg[30]
         core_i/load_store_unit_i/rdata_q_reg[29]
         core_i/load_store_unit_i/rdata_q_reg[28]
         core_i/load_store_unit_i/rdata_q_reg[27]
         core_i/load_store_unit_i/rdata_q_reg[26]
         core_i/load_store_unit_i/rdata_q_reg[25]
         core_i/load_store_unit_i/rdata_q_reg[24]
         core_i/load_store_unit_i/rdata_q_reg[23]
         core_i/load_store_unit_i/rdata_q_reg[15]
         core_i/load_store_unit_i/data_sign_ext_q_reg[1]
         core_i/load_store_unit_i/rdata_q_reg[7]
         core_i/load_store_unit_i/rdata_q_reg[22]
         core_i/load_store_unit_i/rdata_q_reg[14]
         core_i/load_store_unit_i/rdata_q_reg[6]
         core_i/load_store_unit_i/rdata_q_reg[21]
         core_i/load_store_unit_i/rdata_q_reg[13]
         core_i/load_store_unit_i/rdata_q_reg[5]
         core_i/load_store_unit_i/rdata_q_reg[20]
         core_i/load_store_unit_i/rdata_q_reg[12]
         core_i/load_store_unit_i/rdata_q_reg[4]
         core_i/load_store_unit_i/rdata_q_reg[19]
         core_i/load_store_unit_i/rdata_q_reg[11]
         core_i/load_store_unit_i/rdata_q_reg[3]
         core_i/load_store_unit_i/rdata_q_reg[18]
         core_i/load_store_unit_i/rdata_q_reg[10]
         core_i/load_store_unit_i/rdata_q_reg[2]
         core_i/load_store_unit_i/rdata_q_reg[17]
         core_i/load_store_unit_i/rdata_q_reg[9]
         core_i/load_store_unit_i/rdata_q_reg[1]
         core_i/load_store_unit_i/rdata_q_reg[16]
         core_i/load_store_unit_i/rdata_q_reg[8]
         core_i/load_store_unit_i/rdata_q_reg[0]
         core_i/load_store_unit_i/data_type_q_reg[0]
         core_i/load_store_unit_i/data_we_q_reg
         core_i/load_store_unit_i/cnt_q_reg[1]
         core_i/cs_registers_i/mcountinhibit_q_reg[0]
         core_i/cs_registers_i/mcountinhibit_q_reg[2]
         core_i/cs_registers_i/mcountinhibit_q_reg[3]
         core_i/cs_registers_i/depc_q_reg[1]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][37]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][38]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][39]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][40]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][41]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][42]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][43]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][44]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][45]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][46]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][47]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][48]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][49]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][50]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][51]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][52]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][53]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][54]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][55]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][56]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][57]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][58]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][59]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][60]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][61]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][62]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][63]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][37]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][38]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][39]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][40]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][41]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][42]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][43]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][44]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][45]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][46]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][47]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][48]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][49]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][50]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][51]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][52]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][53]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][54]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][55]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][56]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][57]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][58]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][59]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][60]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][61]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][62]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][63]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][37]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][38]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][39]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][40]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][41]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][42]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][43]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][44]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][45]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][46]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][47]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][48]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][49]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][50]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][51]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][52]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][53]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][54]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][55]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][56]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][57]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][58]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][59]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][60]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][61]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][62]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][63]
         core_i/cs_registers_i/mhpmevent_q_reg[3][6]
         core_i/cs_registers_i/mhpmevent_q_reg[3][1]
         core_i/cs_registers_i/mhpmevent_q_reg[3][2]
         core_i/cs_registers_i/mhpmevent_q_reg[3][3]
         core_i/cs_registers_i/mhpmevent_q_reg[3][5]
         core_i/cs_registers_i/mhpmevent_q_reg[3][4]
         core_i/cs_registers_i/mhpmevent_q_reg[3][7]
         core_i/cs_registers_i/mhpmevent_q_reg[3][10]
         core_i/cs_registers_i/mhpmevent_q_reg[3][0]
         core_i/cs_registers_i/mhpmevent_q_reg[3][8]
         core_i/cs_registers_i/mepc_q_reg[1]
         core_i/cs_registers_i/dscratch0_q_reg[2]
         core_i/cs_registers_i/mscratch_q_reg[3]
         core_i/cs_registers_i/mhpmevent_q_reg[3][9]
         core_i/cs_registers_i/mcause_q_reg[2]
         core_i/cs_registers_i/dscratch1_q_reg[2]
         core_i/cs_registers_i/dscratch0_q_reg[28]
         core_i/cs_registers_i/dscratch0_q_reg[26]
         core_i/cs_registers_i/dscratch0_q_reg[25]
         core_i/cs_registers_i/dscratch0_q_reg[24]
         core_i/cs_registers_i/dscratch0_q_reg[23]
         core_i/cs_registers_i/dscratch0_q_reg[22]
         core_i/cs_registers_i/dscratch0_q_reg[21]
         core_i/cs_registers_i/dscratch0_q_reg[20]
         core_i/cs_registers_i/dscratch0_q_reg[19]
         core_i/cs_registers_i/dscratch0_q_reg[18]
         core_i/cs_registers_i/dscratch0_q_reg[17]
         core_i/cs_registers_i/dscratch0_q_reg[16]
         core_i/cs_registers_i/dscratch0_q_reg[4]
         core_i/cs_registers_i/depc_q_reg[0]
         core_i/cs_registers_i/dcsr_q_reg[cause][8]
         core_i/cs_registers_i/dcsr_q_reg[cause][7]
         core_i/cs_registers_i/dcsr_q_reg[cause][6]
         core_i/cs_registers_i/mcause_q_reg[5]
         core_i/cs_registers_i/dscratch1_q_reg[31]
         core_i/cs_registers_i/dscratch0_q_reg[31]
         core_i/cs_registers_i/mscratch_q_reg[31]
         core_i/cs_registers_i/dscratch1_q_reg[30]
         core_i/cs_registers_i/dscratch0_q_reg[30]
         core_i/cs_registers_i/mscratch_q_reg[30]
         core_i/cs_registers_i/dscratch1_q_reg[29]
         core_i/cs_registers_i/dscratch0_q_reg[29]
         core_i/cs_registers_i/mscratch_q_reg[29]
         core_i/cs_registers_i/dscratch1_q_reg[28]
         core_i/cs_registers_i/mscratch_q_reg[28]
         core_i/cs_registers_i/dscratch1_q_reg[27]
         core_i/cs_registers_i/dscratch0_q_reg[27]
         core_i/cs_registers_i/mscratch_q_reg[27]
         core_i/cs_registers_i/dscratch1_q_reg[26]
         core_i/cs_registers_i/mscratch_q_reg[26]
         core_i/cs_registers_i/dscratch1_q_reg[25]
         core_i/cs_registers_i/mscratch_q_reg[25]
         core_i/cs_registers_i/dscratch1_q_reg[24]
         core_i/cs_registers_i/mscratch_q_reg[24]
         core_i/cs_registers_i/dscratch1_q_reg[23]
         core_i/cs_registers_i/mscratch_q_reg[23]
         core_i/cs_registers_i/dscratch1_q_reg[22]
         core_i/cs_registers_i/mscratch_q_reg[22]
         core_i/cs_registers_i/dscratch1_q_reg[21]
         core_i/cs_registers_i/mscratch_q_reg[21]
         core_i/cs_registers_i/dscratch1_q_reg[20]
         core_i/cs_registers_i/mscratch_q_reg[20]
         core_i/cs_registers_i/dscratch1_q_reg[19]
         core_i/cs_registers_i/mscratch_q_reg[19]
         core_i/cs_registers_i/dscratch1_q_reg[18]
         core_i/cs_registers_i/mscratch_q_reg[18]
         core_i/cs_registers_i/dscratch1_q_reg[17]
         core_i/cs_registers_i/mscratch_q_reg[17]
         core_i/cs_registers_i/dscratch1_q_reg[16]
         core_i/cs_registers_i/mscratch_q_reg[16]
         core_i/cs_registers_i/dscratch0_q_reg[15]
         core_i/cs_registers_i/mscratch_q_reg[15]
         core_i/cs_registers_i/dscratch1_q_reg[14]
         core_i/cs_registers_i/dscratch0_q_reg[14]
         core_i/cs_registers_i/mscratch_q_reg[14]
         core_i/cs_registers_i/dscratch1_q_reg[13]
         core_i/cs_registers_i/dscratch0_q_reg[13]
         core_i/cs_registers_i/mscratch_q_reg[13]
         core_i/cs_registers_i/dscratch1_q_reg[12]
         core_i/cs_registers_i/dscratch0_q_reg[12]
         core_i/cs_registers_i/mscratch_q_reg[12]
         core_i/cs_registers_i/dscratch1_q_reg[11]
         core_i/cs_registers_i/dscratch0_q_reg[11]
         core_i/cs_registers_i/mscratch_q_reg[11]
         core_i/cs_registers_i/dscratch1_q_reg[10]
         core_i/cs_registers_i/dscratch0_q_reg[10]
         core_i/cs_registers_i/mscratch_q_reg[10]
         core_i/cs_registers_i/dscratch1_q_reg[9]
         core_i/cs_registers_i/dscratch0_q_reg[9]
         core_i/cs_registers_i/mscratch_q_reg[9]
         core_i/cs_registers_i/dscratch1_q_reg[8]
         core_i/cs_registers_i/dscratch0_q_reg[8]
         core_i/cs_registers_i/mscratch_q_reg[8]
         core_i/cs_registers_i/dscratch0_q_reg[6]
         core_i/cs_registers_i/mscratch_q_reg[6]
         core_i/cs_registers_i/dscratch1_q_reg[5]
         core_i/cs_registers_i/dscratch0_q_reg[5]
         core_i/cs_registers_i/mscratch_q_reg[5]
         core_i/cs_registers_i/mcause_q_reg[4]
         core_i/cs_registers_i/dscratch1_q_reg[4]
         core_i/cs_registers_i/mscratch_q_reg[4]
         core_i/cs_registers_i/mcause_q_reg[1]
         core_i/cs_registers_i/dscratch1_q_reg[1]
         core_i/cs_registers_i/dscratch0_q_reg[1]
         core_i/cs_registers_i/mscratch_q_reg[1]
         core_i/cs_registers_i/mcause_q_reg[0]
         core_i/cs_registers_i/dscratch1_q_reg[0]
         core_i/cs_registers_i/dscratch0_q_reg[0]
         core_i/cs_registers_i/mscratch_q_reg[0]
         core_i/cs_registers_i/mscratch_q_reg[2]
         core_i/cs_registers_i/mcause_q_reg[3]
         core_i/cs_registers_i/mstatus_q_reg[mpie]
         core_i/cs_registers_i/dscratch0_q_reg[7]
         core_i/cs_registers_i/mscratch_q_reg[7]
         core_i/cs_registers_i/dscratch1_q_reg[3]
         core_i/cs_registers_i/dscratch0_q_reg[3]
         core_i/cs_registers_i/mepc_q_reg[0]
         core_i/cs_registers_i/mhpmevent_q_reg[3][15]
         core_i/cs_registers_i/mhpmevent_q_reg[3][14]
         core_i/cs_registers_i/mhpmevent_q_reg[3][13]
         core_i/cs_registers_i/mhpmevent_q_reg[3][12]
         core_i/cs_registers_i/mhpmevent_q_reg[3][11]
         core_i/cs_registers_i/dscratch1_q_reg[15]
         core_i/cs_registers_i/dscratch1_q_reg[6]
         core_i/cs_registers_i/dscratch1_q_reg[7]
         core_i/cs_registers_i/dcsr_q_reg[ebreakm]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][33]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][3]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][4]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][5]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][6]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][7]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][8]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][9]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][10]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][11]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][12]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][13]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][14]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][15]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][16]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][17]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][18]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][19]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][20]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][21]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][22]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][23]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][24]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][25]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][26]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][27]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][28]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][29]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][30]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][31]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][32]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][34]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][35]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][36]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][35]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][3]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][4]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][5]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][6]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][7]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][8]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][9]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][10]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][11]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][12]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][13]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][14]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][15]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][16]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][17]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][18]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][19]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][20]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][21]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][22]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][23]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][24]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][25]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][26]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][27]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][28]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][29]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][30]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][31]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][32]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][33]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][34]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][36]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][3]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][4]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][5]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][6]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][7]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][8]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][9]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][10]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][11]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][12]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][13]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][14]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][15]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][16]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][17]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][18]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][19]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][20]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][21]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][22]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][23]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][24]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][25]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][26]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][27]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][28]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][29]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][30]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][31]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][32]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][33]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][34]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][35]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][36]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][0]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][0]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][0]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][1]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][2]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][1]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][2]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][1]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][2]
         core_i/cs_registers_i/depc_q_reg[12]
         core_i/cs_registers_i/mstatus_q_reg[mie]
         core_i/cs_registers_i/mepc_q_reg[17]
         core_i/cs_registers_i/mtvec_q_reg[23]
         core_i/cs_registers_i/depc_q_reg[29]
         core_i/cs_registers_i/depc_q_reg[27]
         core_i/cs_registers_i/dcsr_q_reg[step]
         core_i/cs_registers_i/depc_q_reg[3]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[12]
         core_i/cs_registers_i/depc_q_reg[30]
         core_i/cs_registers_i/depc_q_reg[15]
         core_i/cs_registers_i/depc_q_reg[14]
         core_i/cs_registers_i/depc_q_reg[13]
         core_i/cs_registers_i/depc_q_reg[6]
         core_i/cs_registers_i/depc_q_reg[7]
         core_i/cs_registers_i/mepc_q_reg[2]
         core_i/cs_registers_i/mepc_q_reg[28]
         core_i/cs_registers_i/mepc_q_reg[26]
         core_i/cs_registers_i/mepc_q_reg[25]
         core_i/cs_registers_i/mepc_q_reg[24]
         core_i/cs_registers_i/mepc_q_reg[23]
         core_i/cs_registers_i/mepc_q_reg[22]
         core_i/cs_registers_i/mepc_q_reg[21]
         core_i/cs_registers_i/mepc_q_reg[20]
         core_i/cs_registers_i/mepc_q_reg[19]
         core_i/cs_registers_i/mepc_q_reg[18]
         core_i/cs_registers_i/mepc_q_reg[16]
         core_i/cs_registers_i/mepc_q_reg[4]
         core_i/cs_registers_i/depc_q_reg[17]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[31]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[3]
         core_i/cs_registers_i/mepc_q_reg[31]
         core_i/cs_registers_i/mepc_q_reg[30]
         core_i/cs_registers_i/mepc_q_reg[29]
         core_i/cs_registers_i/mepc_q_reg[27]
         core_i/cs_registers_i/mepc_q_reg[15]
         core_i/cs_registers_i/mepc_q_reg[14]
         core_i/cs_registers_i/mepc_q_reg[13]
         core_i/cs_registers_i/mepc_q_reg[12]
         core_i/cs_registers_i/mepc_q_reg[6]
         core_i/cs_registers_i/mepc_q_reg[7]
         core_i/cs_registers_i/mepc_q_reg[3]
         core_i/cs_registers_i/depc_q_reg[31]
         core_i/cs_registers_i/dcsr_q_reg[stepie]
         core_i/cs_registers_i/depc_q_reg[8]
         core_i/cs_registers_i/mtvec_q_reg[22]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_control_exec_q_reg
         core_i/cs_registers_i/depc_q_reg[28]
         core_i/cs_registers_i/depc_q_reg[26]
         core_i/cs_registers_i/depc_q_reg[25]
         core_i/cs_registers_i/depc_q_reg[24]
         core_i/cs_registers_i/depc_q_reg[23]
         core_i/cs_registers_i/depc_q_reg[22]
         core_i/cs_registers_i/depc_q_reg[21]
         core_i/cs_registers_i/depc_q_reg[20]
         core_i/cs_registers_i/depc_q_reg[19]
         core_i/cs_registers_i/depc_q_reg[18]
         core_i/cs_registers_i/depc_q_reg[16]
         core_i/cs_registers_i/depc_q_reg[4]
         core_i/cs_registers_i/mtvec_q_reg[20]
         core_i/cs_registers_i/mtvec_q_reg[18]
         core_i/cs_registers_i/mtvec_q_reg[17]
         core_i/cs_registers_i/mtvec_q_reg[16]
         core_i/cs_registers_i/mtvec_q_reg[15]
         core_i/cs_registers_i/mtvec_q_reg[14]
         core_i/cs_registers_i/mtvec_q_reg[13]
         core_i/cs_registers_i/mtvec_q_reg[12]
         core_i/cs_registers_i/mtvec_q_reg[11]
         core_i/cs_registers_i/mtvec_q_reg[10]
         core_i/cs_registers_i/mtvec_q_reg[9]
         core_i/cs_registers_i/mtvec_q_reg[8]
         core_i/cs_registers_i/mepc_q_reg[11]
         core_i/cs_registers_i/mepc_q_reg[10]
         core_i/cs_registers_i/mepc_q_reg[9]
         core_i/cs_registers_i/mepc_q_reg[8]
         core_i/cs_registers_i/mepc_q_reg[5]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[1]
         core_i/cs_registers_i/mie_q_reg[7]
         core_i/cs_registers_i/mie_q_reg[3]
         core_i/cs_registers_i/depc_q_reg[11]
         core_i/cs_registers_i/depc_q_reg[10]
         core_i/cs_registers_i/depc_q_reg[9]
         core_i/cs_registers_i/depc_q_reg[5]
         core_i/cs_registers_i/depc_q_reg[2]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[0]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[30]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[29]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[28]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[27]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[26]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[25]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[24]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[23]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[22]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[21]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[20]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[19]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[18]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[17]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[16]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[15]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[14]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[13]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[11]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[10]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[9]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[8]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[6]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[5]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[4]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[2]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[7]
         core_i/cs_registers_i/mtvec_q_reg[21]
         core_i/cs_registers_i/mtvec_q_reg[19]
         core_i/cs_registers_i/mtvec_q_reg[7]
         core_i/cs_registers_i/mtvec_q_reg[6]
         core_i/cs_registers_i/mtvec_q_reg[5]
         core_i/cs_registers_i/mtvec_q_reg[4]
         core_i/cs_registers_i/mtvec_q_reg[3]
         core_i/cs_registers_i/mtvec_q_reg[2]
         core_i/cs_registers_i/mtvec_q_reg[1]
         core_i/cs_registers_i/mtvec_q_reg[0]
         core_i/cs_registers_i/mie_q_reg[31]
         core_i/cs_registers_i/mie_q_reg[30]
         core_i/cs_registers_i/mie_q_reg[29]
         core_i/cs_registers_i/mie_q_reg[28]
         core_i/cs_registers_i/mie_q_reg[27]
         core_i/cs_registers_i/mie_q_reg[26]
         core_i/cs_registers_i/mie_q_reg[25]
         core_i/cs_registers_i/mie_q_reg[24]
         core_i/cs_registers_i/mie_q_reg[23]
         core_i/cs_registers_i/mie_q_reg[22]
         core_i/cs_registers_i/mie_q_reg[21]
         core_i/cs_registers_i/mie_q_reg[20]
         core_i/cs_registers_i/mie_q_reg[19]
         core_i/cs_registers_i/mie_q_reg[18]
         core_i/cs_registers_i/mie_q_reg[17]
         core_i/cs_registers_i/mie_q_reg[16]
         core_i/cs_registers_i/mie_q_reg[11]
         core_i/cs_registers_i/mtvec_mode_q_reg[0]
         core_i/if_stage_i/aligner_i/pc_q_reg[0]
         core_i/if_stage_i/aligner_i/pc_q_reg[12]
         core_i/if_stage_i/aligner_i/pc_q_reg[13]
         core_i/if_stage_i/aligner_i/pc_q_reg[14]
         core_i/if_stage_i/aligner_i/pc_q_reg[15]
         core_i/if_stage_i/aligner_i/pc_q_reg[17]
         core_i/if_stage_i/aligner_i/pc_q_reg[27]
         core_i/if_stage_i/aligner_i/pc_q_reg[29]
         core_i/if_stage_i/aligner_i/pc_q_reg[30]
         core_i/if_stage_i/aligner_i/pc_q_reg[10]
         core_i/if_stage_i/aligner_i/pc_q_reg[11]
         core_i/if_stage_i/aligner_i/pc_q_reg[16]
         core_i/if_stage_i/aligner_i/pc_q_reg[18]
         core_i/if_stage_i/aligner_i/pc_q_reg[19]
         core_i/if_stage_i/aligner_i/pc_q_reg[20]
         core_i/if_stage_i/aligner_i/pc_q_reg[21]
         core_i/if_stage_i/aligner_i/pc_q_reg[22]
         core_i/if_stage_i/aligner_i/pc_q_reg[23]
         core_i/if_stage_i/aligner_i/pc_q_reg[24]
         core_i/if_stage_i/aligner_i/pc_q_reg[25]
         core_i/if_stage_i/aligner_i/pc_q_reg[26]
         core_i/if_stage_i/aligner_i/pc_q_reg[28]
         core_i/if_stage_i/aligner_i/pc_q_reg[31]
         core_i/if_stage_i/aligner_i/state_reg[1]
         core_i/if_stage_i/aligner_i/state_reg[0]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[0]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[1]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[2]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[3]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[4]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[5]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[6]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[7]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[8]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[9]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[10]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[11]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[12]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[13]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[14]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[15]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[16]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[17]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[18]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[19]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[20]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[21]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[22]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[23]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[24]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[25]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[26]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[27]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[28]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[29]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[30]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[31]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[0]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[2]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[3]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[4]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[5]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[6]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[7]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[8]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[9]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[10]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[11]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[12]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[13]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[14]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[15]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[1]
         core_i/if_stage_i/aligner_i/aligner_ready_q_reg
         core_i/if_stage_i/aligner_i/hwlp_update_pc_q_reg
         core_i/if_stage_i/aligner_i/pc_q_reg[3]
         core_i/if_stage_i/aligner_i/pc_q_reg[6]
         core_i/if_stage_i/aligner_i/pc_q_reg[7]
         core_i/if_stage_i/aligner_i/pc_q_reg[4]
         core_i/if_stage_i/aligner_i/pc_q_reg[5]
         core_i/if_stage_i/aligner_i/pc_q_reg[8]
         core_i/if_stage_i/aligner_i/pc_q_reg[9]
         core_i/if_stage_i/aligner_i/pc_q_reg[2]
         core_i/if_stage_i/aligner_i/pc_q_reg[1]
         core_i/id_stage_i/register_file_i/mem_reg[1][31]
         core_i/id_stage_i/register_file_i/mem_reg[1][30]
         core_i/id_stage_i/register_file_i/mem_reg[1][29]
         core_i/id_stage_i/register_file_i/mem_reg[1][28]
         core_i/id_stage_i/register_file_i/mem_reg[1][27]
         core_i/id_stage_i/register_file_i/mem_reg[1][26]
         core_i/id_stage_i/register_file_i/mem_reg[1][25]
         core_i/id_stage_i/register_file_i/mem_reg[1][24]
         core_i/id_stage_i/register_file_i/mem_reg[1][23]
         core_i/id_stage_i/register_file_i/mem_reg[1][22]
         core_i/id_stage_i/register_file_i/mem_reg[1][21]
         core_i/id_stage_i/register_file_i/mem_reg[1][20]
         core_i/id_stage_i/register_file_i/mem_reg[1][19]
         core_i/id_stage_i/register_file_i/mem_reg[4][31]
         core_i/id_stage_i/register_file_i/mem_reg[4][30]
         core_i/id_stage_i/register_file_i/mem_reg[4][29]
         core_i/id_stage_i/register_file_i/mem_reg[4][28]
         core_i/id_stage_i/register_file_i/mem_reg[4][27]
         core_i/id_stage_i/register_file_i/mem_reg[4][26]
         core_i/id_stage_i/register_file_i/mem_reg[4][25]
         core_i/id_stage_i/register_file_i/mem_reg[4][24]
         core_i/id_stage_i/register_file_i/mem_reg[4][23]
         core_i/id_stage_i/register_file_i/mem_reg[4][22]
         core_i/id_stage_i/register_file_i/mem_reg[4][21]
         core_i/id_stage_i/register_file_i/mem_reg[4][20]
         core_i/id_stage_i/register_file_i/mem_reg[8][31]
         core_i/id_stage_i/register_file_i/mem_reg[8][30]
         core_i/id_stage_i/register_file_i/mem_reg[8][29]
         core_i/id_stage_i/register_file_i/mem_reg[8][28]
         core_i/id_stage_i/register_file_i/mem_reg[8][27]
         core_i/id_stage_i/register_file_i/mem_reg[8][26]
         core_i/id_stage_i/register_file_i/mem_reg[8][25]
         core_i/id_stage_i/register_file_i/mem_reg[8][24]
         core_i/id_stage_i/register_file_i/mem_reg[8][23]
         core_i/id_stage_i/register_file_i/mem_reg[8][22]
         core_i/id_stage_i/register_file_i/mem_reg[8][21]
         core_i/id_stage_i/register_file_i/mem_reg[14][31]
         core_i/id_stage_i/register_file_i/mem_reg[14][30]
         core_i/id_stage_i/register_file_i/mem_reg[14][29]
         core_i/id_stage_i/register_file_i/mem_reg[14][28]
         core_i/id_stage_i/register_file_i/mem_reg[14][27]
         core_i/id_stage_i/register_file_i/mem_reg[14][26]
         core_i/id_stage_i/register_file_i/mem_reg[14][25]
         core_i/id_stage_i/register_file_i/mem_reg[14][24]
         core_i/id_stage_i/register_file_i/mem_reg[14][23]
         core_i/id_stage_i/register_file_i/mem_reg[14][22]
         core_i/id_stage_i/register_file_i/mem_reg[14][21]
         core_i/id_stage_i/register_file_i/mem_reg[16][31]
         core_i/id_stage_i/register_file_i/mem_reg[16][30]
         core_i/id_stage_i/register_file_i/mem_reg[16][29]
         core_i/id_stage_i/register_file_i/mem_reg[16][28]
         core_i/id_stage_i/register_file_i/mem_reg[16][27]
         core_i/id_stage_i/register_file_i/mem_reg[16][26]
         core_i/id_stage_i/register_file_i/mem_reg[16][25]
         core_i/id_stage_i/register_file_i/mem_reg[16][24]
         core_i/id_stage_i/register_file_i/mem_reg[16][23]
         core_i/id_stage_i/register_file_i/mem_reg[16][22]
         core_i/id_stage_i/register_file_i/mem_reg[16][21]
         core_i/id_stage_i/register_file_i/mem_reg[16][20]
         core_i/id_stage_i/register_file_i/mem_reg[20][31]
         core_i/id_stage_i/register_file_i/mem_reg[20][30]
         core_i/id_stage_i/register_file_i/mem_reg[20][29]
         core_i/id_stage_i/register_file_i/mem_reg[20][28]
         core_i/id_stage_i/register_file_i/mem_reg[20][27]
         core_i/id_stage_i/register_file_i/mem_reg[20][26]
         core_i/id_stage_i/register_file_i/mem_reg[20][25]
         core_i/id_stage_i/register_file_i/mem_reg[20][24]
         core_i/id_stage_i/register_file_i/mem_reg[20][23]
         core_i/id_stage_i/register_file_i/mem_reg[20][22]
         core_i/id_stage_i/register_file_i/mem_reg[20][21]
         core_i/id_stage_i/register_file_i/mem_reg[24][31]
         core_i/id_stage_i/register_file_i/mem_reg[24][30]
         core_i/id_stage_i/register_file_i/mem_reg[24][29]
         core_i/id_stage_i/register_file_i/mem_reg[24][28]
         core_i/id_stage_i/register_file_i/mem_reg[24][27]
         core_i/id_stage_i/register_file_i/mem_reg[24][26]
         core_i/id_stage_i/register_file_i/mem_reg[24][25]
         core_i/id_stage_i/register_file_i/mem_reg[24][24]
         core_i/id_stage_i/register_file_i/mem_reg[24][23]
         core_i/id_stage_i/register_file_i/mem_reg[24][22]
         core_i/id_stage_i/register_file_i/mem_reg[24][21]
         core_i/id_stage_i/register_file_i/mem_reg[30][31]
         core_i/id_stage_i/register_file_i/mem_reg[30][30]
         core_i/id_stage_i/register_file_i/mem_reg[30][29]
         core_i/id_stage_i/register_file_i/mem_reg[30][28]
         core_i/id_stage_i/register_file_i/mem_reg[30][27]
         core_i/id_stage_i/register_file_i/mem_reg[30][26]
         core_i/id_stage_i/register_file_i/mem_reg[30][25]
         core_i/id_stage_i/register_file_i/mem_reg[30][24]
         core_i/id_stage_i/register_file_i/mem_reg[30][23]
         core_i/id_stage_i/register_file_i/mem_reg[30][22]
         core_i/id_stage_i/register_file_i/mem_reg[30][21]
         core_i/id_stage_i/register_file_i/mem_reg[3][31]
         core_i/id_stage_i/register_file_i/mem_reg[3][30]
         core_i/id_stage_i/register_file_i/mem_reg[3][29]
         core_i/id_stage_i/register_file_i/mem_reg[3][28]
         core_i/id_stage_i/register_file_i/mem_reg[3][27]
         core_i/id_stage_i/register_file_i/mem_reg[3][26]
         core_i/id_stage_i/register_file_i/mem_reg[3][25]
         core_i/id_stage_i/register_file_i/mem_reg[3][24]
         core_i/id_stage_i/register_file_i/mem_reg[3][23]
         core_i/id_stage_i/register_file_i/mem_reg[3][22]
         core_i/id_stage_i/register_file_i/mem_reg[3][21]
         core_i/id_stage_i/register_file_i/mem_reg[3][20]
         core_i/id_stage_i/register_file_i/mem_reg[3][19]
         core_i/id_stage_i/register_file_i/mem_reg[7][31]
         core_i/id_stage_i/register_file_i/mem_reg[7][30]
         core_i/id_stage_i/register_file_i/mem_reg[7][29]
         core_i/id_stage_i/register_file_i/mem_reg[7][28]
         core_i/id_stage_i/register_file_i/mem_reg[7][27]
         core_i/id_stage_i/register_file_i/mem_reg[7][26]
         core_i/id_stage_i/register_file_i/mem_reg[7][25]
         core_i/id_stage_i/register_file_i/mem_reg[7][24]
         core_i/id_stage_i/register_file_i/mem_reg[7][23]
         core_i/id_stage_i/register_file_i/mem_reg[7][22]
         core_i/id_stage_i/register_file_i/mem_reg[7][21]
         core_i/id_stage_i/register_file_i/mem_reg[7][20]
         core_i/id_stage_i/register_file_i/mem_reg[11][31]
         core_i/id_stage_i/register_file_i/mem_reg[11][30]
         core_i/id_stage_i/register_file_i/mem_reg[11][29]
         core_i/id_stage_i/register_file_i/mem_reg[11][28]
         core_i/id_stage_i/register_file_i/mem_reg[11][27]
         core_i/id_stage_i/register_file_i/mem_reg[11][26]
         core_i/id_stage_i/register_file_i/mem_reg[11][25]
         core_i/id_stage_i/register_file_i/mem_reg[11][24]
         core_i/id_stage_i/register_file_i/mem_reg[11][23]
         core_i/id_stage_i/register_file_i/mem_reg[11][22]
         core_i/id_stage_i/register_file_i/mem_reg[11][21]
         core_i/id_stage_i/register_file_i/mem_reg[11][20]
         core_i/id_stage_i/register_file_i/mem_reg[13][31]
         core_i/id_stage_i/register_file_i/mem_reg[13][30]
         core_i/id_stage_i/register_file_i/mem_reg[13][29]
         core_i/id_stage_i/register_file_i/mem_reg[13][28]
         core_i/id_stage_i/register_file_i/mem_reg[13][27]
         core_i/id_stage_i/register_file_i/mem_reg[13][26]
         core_i/id_stage_i/register_file_i/mem_reg[13][25]
         core_i/id_stage_i/register_file_i/mem_reg[13][24]
         core_i/id_stage_i/register_file_i/mem_reg[13][23]
         core_i/id_stage_i/register_file_i/mem_reg[13][22]
         core_i/id_stage_i/register_file_i/mem_reg[13][21]
         core_i/id_stage_i/register_file_i/mem_reg[13][20]
         core_i/id_stage_i/register_file_i/mem_reg[19][31]
         core_i/id_stage_i/register_file_i/mem_reg[19][30]
         core_i/id_stage_i/register_file_i/mem_reg[19][29]
         core_i/id_stage_i/register_file_i/mem_reg[19][28]
         core_i/id_stage_i/register_file_i/mem_reg[19][27]
         core_i/id_stage_i/register_file_i/mem_reg[19][26]
         core_i/id_stage_i/register_file_i/mem_reg[19][25]
         core_i/id_stage_i/register_file_i/mem_reg[19][24]
         core_i/id_stage_i/register_file_i/mem_reg[19][23]
         core_i/id_stage_i/register_file_i/mem_reg[19][22]
         core_i/id_stage_i/register_file_i/mem_reg[19][21]
         core_i/id_stage_i/register_file_i/mem_reg[19][20]
         core_i/id_stage_i/register_file_i/mem_reg[19][19]
         core_i/id_stage_i/register_file_i/mem_reg[23][31]
         core_i/id_stage_i/register_file_i/mem_reg[23][30]
         core_i/id_stage_i/register_file_i/mem_reg[23][29]
         core_i/id_stage_i/register_file_i/mem_reg[23][28]
         core_i/id_stage_i/register_file_i/mem_reg[23][27]
         core_i/id_stage_i/register_file_i/mem_reg[23][26]
         core_i/id_stage_i/register_file_i/mem_reg[23][25]
         core_i/id_stage_i/register_file_i/mem_reg[23][24]
         core_i/id_stage_i/register_file_i/mem_reg[23][23]
         core_i/id_stage_i/register_file_i/mem_reg[23][22]
         core_i/id_stage_i/register_file_i/mem_reg[23][21]
         core_i/id_stage_i/register_file_i/mem_reg[23][20]
         core_i/id_stage_i/register_file_i/mem_reg[27][31]
         core_i/id_stage_i/register_file_i/mem_reg[27][30]
         core_i/id_stage_i/register_file_i/mem_reg[27][29]
         core_i/id_stage_i/register_file_i/mem_reg[27][28]
         core_i/id_stage_i/register_file_i/mem_reg[27][27]
         core_i/id_stage_i/register_file_i/mem_reg[27][26]
         core_i/id_stage_i/register_file_i/mem_reg[27][25]
         core_i/id_stage_i/register_file_i/mem_reg[27][24]
         core_i/id_stage_i/register_file_i/mem_reg[27][23]
         core_i/id_stage_i/register_file_i/mem_reg[27][22]
         core_i/id_stage_i/register_file_i/mem_reg[27][21]
         core_i/id_stage_i/register_file_i/mem_reg[27][20]
         core_i/id_stage_i/register_file_i/mem_reg[29][31]
         core_i/id_stage_i/register_file_i/mem_reg[29][30]
         core_i/id_stage_i/register_file_i/mem_reg[29][29]
         core_i/id_stage_i/register_file_i/mem_reg[29][28]
         core_i/id_stage_i/register_file_i/mem_reg[29][27]
         core_i/id_stage_i/register_file_i/mem_reg[29][26]
         core_i/id_stage_i/register_file_i/mem_reg[29][25]
         core_i/id_stage_i/register_file_i/mem_reg[29][24]
         core_i/id_stage_i/register_file_i/mem_reg[29][23]
         core_i/id_stage_i/register_file_i/mem_reg[29][22]
         core_i/id_stage_i/register_file_i/mem_reg[29][21]
         core_i/id_stage_i/register_file_i/mem_reg[29][20]
         core_i/id_stage_i/register_file_i/mem_reg[2][31]
         core_i/id_stage_i/register_file_i/mem_reg[2][30]
         core_i/id_stage_i/register_file_i/mem_reg[2][29]
         core_i/id_stage_i/register_file_i/mem_reg[2][28]
         core_i/id_stage_i/register_file_i/mem_reg[2][27]
         core_i/id_stage_i/register_file_i/mem_reg[2][26]
         core_i/id_stage_i/register_file_i/mem_reg[2][25]
         core_i/id_stage_i/register_file_i/mem_reg[2][24]
         core_i/id_stage_i/register_file_i/mem_reg[2][23]
         core_i/id_stage_i/register_file_i/mem_reg[2][22]
         core_i/id_stage_i/register_file_i/mem_reg[2][21]
         core_i/id_stage_i/register_file_i/mem_reg[2][20]
         core_i/id_stage_i/register_file_i/mem_reg[6][31]
         core_i/id_stage_i/register_file_i/mem_reg[6][30]
         core_i/id_stage_i/register_file_i/mem_reg[6][29]
         core_i/id_stage_i/register_file_i/mem_reg[6][28]
         core_i/id_stage_i/register_file_i/mem_reg[6][27]
         core_i/id_stage_i/register_file_i/mem_reg[6][26]
         core_i/id_stage_i/register_file_i/mem_reg[6][25]
         core_i/id_stage_i/register_file_i/mem_reg[6][24]
         core_i/id_stage_i/register_file_i/mem_reg[6][23]
         core_i/id_stage_i/register_file_i/mem_reg[6][22]
         core_i/id_stage_i/register_file_i/mem_reg[6][21]
         core_i/id_stage_i/register_file_i/mem_reg[6][20]
         core_i/id_stage_i/register_file_i/mem_reg[10][31]
         core_i/id_stage_i/register_file_i/mem_reg[10][30]
         core_i/id_stage_i/register_file_i/mem_reg[10][29]
         core_i/id_stage_i/register_file_i/mem_reg[10][28]
         core_i/id_stage_i/register_file_i/mem_reg[10][27]
         core_i/id_stage_i/register_file_i/mem_reg[10][26]
         core_i/id_stage_i/register_file_i/mem_reg[10][25]
         core_i/id_stage_i/register_file_i/mem_reg[10][24]
         core_i/id_stage_i/register_file_i/mem_reg[10][23]
         core_i/id_stage_i/register_file_i/mem_reg[10][22]
         core_i/id_stage_i/register_file_i/mem_reg[10][21]
         core_i/id_stage_i/register_file_i/mem_reg[10][20]
         core_i/id_stage_i/register_file_i/mem_reg[12][31]
         core_i/id_stage_i/register_file_i/mem_reg[12][30]
         core_i/id_stage_i/register_file_i/mem_reg[12][29]
         core_i/id_stage_i/register_file_i/mem_reg[12][28]
         core_i/id_stage_i/register_file_i/mem_reg[12][27]
         core_i/id_stage_i/register_file_i/mem_reg[12][26]
         core_i/id_stage_i/register_file_i/mem_reg[12][25]
         core_i/id_stage_i/register_file_i/mem_reg[12][24]
         core_i/id_stage_i/register_file_i/mem_reg[12][23]
         core_i/id_stage_i/register_file_i/mem_reg[12][22]
         core_i/id_stage_i/register_file_i/mem_reg[12][21]
         core_i/id_stage_i/register_file_i/mem_reg[12][20]
         core_i/id_stage_i/register_file_i/mem_reg[18][31]
         core_i/id_stage_i/register_file_i/mem_reg[18][30]
         core_i/id_stage_i/register_file_i/mem_reg[18][29]
         core_i/id_stage_i/register_file_i/mem_reg[18][28]
         core_i/id_stage_i/register_file_i/mem_reg[18][27]
         core_i/id_stage_i/register_file_i/mem_reg[18][26]
         core_i/id_stage_i/register_file_i/mem_reg[18][25]
         core_i/id_stage_i/register_file_i/mem_reg[18][24]
         core_i/id_stage_i/register_file_i/mem_reg[18][23]
         core_i/id_stage_i/register_file_i/mem_reg[18][22]
         core_i/id_stage_i/register_file_i/mem_reg[18][21]
         core_i/id_stage_i/register_file_i/mem_reg[18][20]
         core_i/id_stage_i/register_file_i/mem_reg[22][31]
         core_i/id_stage_i/register_file_i/mem_reg[22][30]
         core_i/id_stage_i/register_file_i/mem_reg[22][29]
         core_i/id_stage_i/register_file_i/mem_reg[22][28]
         core_i/id_stage_i/register_file_i/mem_reg[22][27]
         core_i/id_stage_i/register_file_i/mem_reg[22][26]
         core_i/id_stage_i/register_file_i/mem_reg[22][25]
         core_i/id_stage_i/register_file_i/mem_reg[22][24]
         core_i/id_stage_i/register_file_i/mem_reg[22][23]
         core_i/id_stage_i/register_file_i/mem_reg[22][22]
         core_i/id_stage_i/register_file_i/mem_reg[22][21]
         core_i/id_stage_i/register_file_i/mem_reg[22][20]
         core_i/id_stage_i/register_file_i/mem_reg[26][31]
         core_i/id_stage_i/register_file_i/mem_reg[26][30]
         core_i/id_stage_i/register_file_i/mem_reg[26][29]
         core_i/id_stage_i/register_file_i/mem_reg[26][28]
         core_i/id_stage_i/register_file_i/mem_reg[26][27]
         core_i/id_stage_i/register_file_i/mem_reg[26][26]
         core_i/id_stage_i/register_file_i/mem_reg[26][25]
         core_i/id_stage_i/register_file_i/mem_reg[26][24]
         core_i/id_stage_i/register_file_i/mem_reg[26][23]
         core_i/id_stage_i/register_file_i/mem_reg[26][22]
         core_i/id_stage_i/register_file_i/mem_reg[26][21]
         core_i/id_stage_i/register_file_i/mem_reg[26][20]
         core_i/id_stage_i/register_file_i/mem_reg[28][31]
         core_i/id_stage_i/register_file_i/mem_reg[28][30]
         core_i/id_stage_i/register_file_i/mem_reg[28][29]
         core_i/id_stage_i/register_file_i/mem_reg[28][28]
         core_i/id_stage_i/register_file_i/mem_reg[28][27]
         core_i/id_stage_i/register_file_i/mem_reg[28][26]
         core_i/id_stage_i/register_file_i/mem_reg[28][25]
         core_i/id_stage_i/register_file_i/mem_reg[28][24]
         core_i/id_stage_i/register_file_i/mem_reg[28][23]
         core_i/id_stage_i/register_file_i/mem_reg[28][22]
         core_i/id_stage_i/register_file_i/mem_reg[28][21]
         core_i/id_stage_i/register_file_i/mem_reg[28][20]
         core_i/id_stage_i/register_file_i/mem_reg[5][31]
         core_i/id_stage_i/register_file_i/mem_reg[5][30]
         core_i/id_stage_i/register_file_i/mem_reg[5][29]
         core_i/id_stage_i/register_file_i/mem_reg[5][28]
         core_i/id_stage_i/register_file_i/mem_reg[5][27]
         core_i/id_stage_i/register_file_i/mem_reg[5][26]
         core_i/id_stage_i/register_file_i/mem_reg[5][25]
         core_i/id_stage_i/register_file_i/mem_reg[5][24]
         core_i/id_stage_i/register_file_i/mem_reg[5][23]
         core_i/id_stage_i/register_file_i/mem_reg[5][22]
         core_i/id_stage_i/register_file_i/mem_reg[9][31]
         core_i/id_stage_i/register_file_i/mem_reg[9][30]
         core_i/id_stage_i/register_file_i/mem_reg[9][29]
         core_i/id_stage_i/register_file_i/mem_reg[9][28]
         core_i/id_stage_i/register_file_i/mem_reg[9][27]
         core_i/id_stage_i/register_file_i/mem_reg[9][26]
         core_i/id_stage_i/register_file_i/mem_reg[9][25]
         core_i/id_stage_i/register_file_i/mem_reg[9][24]
         core_i/id_stage_i/register_file_i/mem_reg[9][23]
         core_i/id_stage_i/register_file_i/mem_reg[9][22]
         core_i/id_stage_i/register_file_i/mem_reg[15][31]
         core_i/id_stage_i/register_file_i/mem_reg[15][30]
         core_i/id_stage_i/register_file_i/mem_reg[15][29]
         core_i/id_stage_i/register_file_i/mem_reg[15][28]
         core_i/id_stage_i/register_file_i/mem_reg[15][27]
         core_i/id_stage_i/register_file_i/mem_reg[15][26]
         core_i/id_stage_i/register_file_i/mem_reg[15][25]
         core_i/id_stage_i/register_file_i/mem_reg[15][24]
         core_i/id_stage_i/register_file_i/mem_reg[15][23]
         core_i/id_stage_i/register_file_i/mem_reg[15][22]
         core_i/id_stage_i/register_file_i/mem_reg[17][31]
         core_i/id_stage_i/register_file_i/mem_reg[17][30]
         core_i/id_stage_i/register_file_i/mem_reg[17][29]
         core_i/id_stage_i/register_file_i/mem_reg[17][28]
         core_i/id_stage_i/register_file_i/mem_reg[17][27]
         core_i/id_stage_i/register_file_i/mem_reg[17][26]
         core_i/id_stage_i/register_file_i/mem_reg[17][25]
         core_i/id_stage_i/register_file_i/mem_reg[17][24]
         core_i/id_stage_i/register_file_i/mem_reg[17][23]
         core_i/id_stage_i/register_file_i/mem_reg[17][22]
         core_i/id_stage_i/register_file_i/mem_reg[17][21]
         core_i/id_stage_i/register_file_i/mem_reg[21][31]
         core_i/id_stage_i/register_file_i/mem_reg[21][30]
         core_i/id_stage_i/register_file_i/mem_reg[21][29]
         core_i/id_stage_i/register_file_i/mem_reg[21][28]
         core_i/id_stage_i/register_file_i/mem_reg[21][27]
         core_i/id_stage_i/register_file_i/mem_reg[21][26]
         core_i/id_stage_i/register_file_i/mem_reg[21][25]
         core_i/id_stage_i/register_file_i/mem_reg[21][24]
         core_i/id_stage_i/register_file_i/mem_reg[21][23]
         core_i/id_stage_i/register_file_i/mem_reg[21][22]
         core_i/id_stage_i/register_file_i/mem_reg[25][31]
         core_i/id_stage_i/register_file_i/mem_reg[25][30]
         core_i/id_stage_i/register_file_i/mem_reg[25][29]
         core_i/id_stage_i/register_file_i/mem_reg[25][28]
         core_i/id_stage_i/register_file_i/mem_reg[25][27]
         core_i/id_stage_i/register_file_i/mem_reg[25][26]
         core_i/id_stage_i/register_file_i/mem_reg[25][25]
         core_i/id_stage_i/register_file_i/mem_reg[25][24]
         core_i/id_stage_i/register_file_i/mem_reg[25][23]
         core_i/id_stage_i/register_file_i/mem_reg[25][22]
         core_i/id_stage_i/register_file_i/mem_reg[31][31]
         core_i/id_stage_i/register_file_i/mem_reg[31][30]
         core_i/id_stage_i/register_file_i/mem_reg[31][29]
         core_i/id_stage_i/register_file_i/mem_reg[31][28]
         core_i/id_stage_i/register_file_i/mem_reg[31][27]
         core_i/id_stage_i/register_file_i/mem_reg[31][26]
         core_i/id_stage_i/register_file_i/mem_reg[31][25]
         core_i/id_stage_i/register_file_i/mem_reg[31][24]
         core_i/id_stage_i/register_file_i/mem_reg[31][23]
         core_i/id_stage_i/register_file_i/mem_reg[31][22]
         core_i/id_stage_i/register_file_i/mem_reg[1][18]
         core_i/id_stage_i/register_file_i/mem_reg[1][17]
         core_i/id_stage_i/register_file_i/mem_reg[1][16]
         core_i/id_stage_i/register_file_i/mem_reg[1][15]
         core_i/id_stage_i/register_file_i/mem_reg[1][14]
         core_i/id_stage_i/register_file_i/mem_reg[1][13]
         core_i/id_stage_i/register_file_i/mem_reg[1][12]
         core_i/id_stage_i/register_file_i/mem_reg[1][11]
         core_i/id_stage_i/register_file_i/mem_reg[1][10]
         core_i/id_stage_i/register_file_i/mem_reg[1][9]
         core_i/id_stage_i/register_file_i/mem_reg[1][8]
         core_i/id_stage_i/register_file_i/mem_reg[1][7]
         core_i/id_stage_i/register_file_i/mem_reg[1][6]
         core_i/id_stage_i/register_file_i/mem_reg[1][5]
         core_i/id_stage_i/register_file_i/mem_reg[1][4]
         core_i/id_stage_i/register_file_i/mem_reg[1][3]
         core_i/id_stage_i/register_file_i/mem_reg[1][2]
         core_i/id_stage_i/register_file_i/mem_reg[1][1]
         core_i/id_stage_i/register_file_i/mem_reg[1][0]
         core_i/id_stage_i/register_file_i/mem_reg[4][19]
         core_i/id_stage_i/register_file_i/mem_reg[4][18]
         core_i/id_stage_i/register_file_i/mem_reg[4][17]
         core_i/id_stage_i/register_file_i/mem_reg[4][16]
         core_i/id_stage_i/register_file_i/mem_reg[4][15]
         core_i/id_stage_i/register_file_i/mem_reg[4][14]
         core_i/id_stage_i/register_file_i/mem_reg[4][13]
         core_i/id_stage_i/register_file_i/mem_reg[4][12]
         core_i/id_stage_i/register_file_i/mem_reg[4][11]
         core_i/id_stage_i/register_file_i/mem_reg[4][10]
         core_i/id_stage_i/register_file_i/mem_reg[4][9]
         core_i/id_stage_i/register_file_i/mem_reg[4][8]
         core_i/id_stage_i/register_file_i/mem_reg[4][7]
         core_i/id_stage_i/register_file_i/mem_reg[4][6]
         core_i/id_stage_i/register_file_i/mem_reg[4][5]
         core_i/id_stage_i/register_file_i/mem_reg[4][4]
         core_i/id_stage_i/register_file_i/mem_reg[4][3]
         core_i/id_stage_i/register_file_i/mem_reg[4][2]
         core_i/id_stage_i/register_file_i/mem_reg[4][1]
         core_i/id_stage_i/register_file_i/mem_reg[4][0]
         core_i/id_stage_i/register_file_i/mem_reg[8][20]
         core_i/id_stage_i/register_file_i/mem_reg[8][19]
         core_i/id_stage_i/register_file_i/mem_reg[8][18]
         core_i/id_stage_i/register_file_i/mem_reg[8][17]
         core_i/id_stage_i/register_file_i/mem_reg[8][16]
         core_i/id_stage_i/register_file_i/mem_reg[8][15]
         core_i/id_stage_i/register_file_i/mem_reg[8][14]
         core_i/id_stage_i/register_file_i/mem_reg[8][13]
         core_i/id_stage_i/register_file_i/mem_reg[8][12]
         core_i/id_stage_i/register_file_i/mem_reg[8][11]
         core_i/id_stage_i/register_file_i/mem_reg[8][10]
         core_i/id_stage_i/register_file_i/mem_reg[8][9]
         core_i/id_stage_i/register_file_i/mem_reg[8][8]
         core_i/id_stage_i/register_file_i/mem_reg[8][7]
         core_i/id_stage_i/register_file_i/mem_reg[8][6]
         core_i/id_stage_i/register_file_i/mem_reg[8][5]
         core_i/id_stage_i/register_file_i/mem_reg[8][4]
         core_i/id_stage_i/register_file_i/mem_reg[8][3]
         core_i/id_stage_i/register_file_i/mem_reg[8][2]
         core_i/id_stage_i/register_file_i/mem_reg[8][1]
         core_i/id_stage_i/register_file_i/mem_reg[8][0]
         core_i/id_stage_i/register_file_i/mem_reg[14][20]
         core_i/id_stage_i/register_file_i/mem_reg[14][19]
         core_i/id_stage_i/register_file_i/mem_reg[14][18]
         core_i/id_stage_i/register_file_i/mem_reg[14][17]
         core_i/id_stage_i/register_file_i/mem_reg[14][16]
         core_i/id_stage_i/register_file_i/mem_reg[14][15]
         core_i/id_stage_i/register_file_i/mem_reg[14][14]
         core_i/id_stage_i/register_file_i/mem_reg[14][13]
         core_i/id_stage_i/register_file_i/mem_reg[14][12]
         core_i/id_stage_i/register_file_i/mem_reg[14][11]
         core_i/id_stage_i/register_file_i/mem_reg[14][10]
         core_i/id_stage_i/register_file_i/mem_reg[14][9]
         core_i/id_stage_i/register_file_i/mem_reg[14][8]
         core_i/id_stage_i/register_file_i/mem_reg[14][7]
         core_i/id_stage_i/register_file_i/mem_reg[14][6]
         core_i/id_stage_i/register_file_i/mem_reg[14][5]
         core_i/id_stage_i/register_file_i/mem_reg[14][4]
         core_i/id_stage_i/register_file_i/mem_reg[14][3]
         core_i/id_stage_i/register_file_i/mem_reg[14][2]
         core_i/id_stage_i/register_file_i/mem_reg[14][1]
         core_i/id_stage_i/register_file_i/mem_reg[14][0]
         core_i/id_stage_i/register_file_i/mem_reg[16][19]
         core_i/id_stage_i/register_file_i/mem_reg[16][18]
         core_i/id_stage_i/register_file_i/mem_reg[16][17]
         core_i/id_stage_i/register_file_i/mem_reg[16][16]
         core_i/id_stage_i/register_file_i/mem_reg[16][15]
         core_i/id_stage_i/register_file_i/mem_reg[16][14]
         core_i/id_stage_i/register_file_i/mem_reg[16][13]
         core_i/id_stage_i/register_file_i/mem_reg[16][12]
         core_i/id_stage_i/register_file_i/mem_reg[16][11]
         core_i/id_stage_i/register_file_i/mem_reg[16][10]
         core_i/id_stage_i/register_file_i/mem_reg[16][9]
         core_i/id_stage_i/register_file_i/mem_reg[16][8]
         core_i/id_stage_i/register_file_i/mem_reg[16][7]
         core_i/id_stage_i/register_file_i/mem_reg[16][6]
         core_i/id_stage_i/register_file_i/mem_reg[16][5]
         core_i/id_stage_i/register_file_i/mem_reg[16][4]
         core_i/id_stage_i/register_file_i/mem_reg[16][3]
         core_i/id_stage_i/register_file_i/mem_reg[16][2]
         core_i/id_stage_i/register_file_i/mem_reg[16][1]
         core_i/id_stage_i/register_file_i/mem_reg[16][0]
         core_i/id_stage_i/register_file_i/mem_reg[20][20]
         core_i/id_stage_i/register_file_i/mem_reg[20][19]
         core_i/id_stage_i/register_file_i/mem_reg[20][18]
         core_i/id_stage_i/register_file_i/mem_reg[20][17]
         core_i/id_stage_i/register_file_i/mem_reg[20][16]
         core_i/id_stage_i/register_file_i/mem_reg[20][15]
         core_i/id_stage_i/register_file_i/mem_reg[20][14]
         core_i/id_stage_i/register_file_i/mem_reg[20][13]
         core_i/id_stage_i/register_file_i/mem_reg[20][12]
         core_i/id_stage_i/register_file_i/mem_reg[20][11]
         core_i/id_stage_i/register_file_i/mem_reg[20][10]
         core_i/id_stage_i/register_file_i/mem_reg[20][9]
         core_i/id_stage_i/register_file_i/mem_reg[20][8]
         core_i/id_stage_i/register_file_i/mem_reg[20][7]
         core_i/id_stage_i/register_file_i/mem_reg[20][6]
         core_i/id_stage_i/register_file_i/mem_reg[20][5]
         core_i/id_stage_i/register_file_i/mem_reg[20][4]
         core_i/id_stage_i/register_file_i/mem_reg[20][3]
         core_i/id_stage_i/register_file_i/mem_reg[20][2]
         core_i/id_stage_i/register_file_i/mem_reg[20][1]
         core_i/id_stage_i/register_file_i/mem_reg[20][0]
         core_i/id_stage_i/register_file_i/mem_reg[24][20]
         core_i/id_stage_i/register_file_i/mem_reg[24][19]
         core_i/id_stage_i/register_file_i/mem_reg[24][18]
         core_i/id_stage_i/register_file_i/mem_reg[24][17]
         core_i/id_stage_i/register_file_i/mem_reg[24][16]
         core_i/id_stage_i/register_file_i/mem_reg[24][15]
         core_i/id_stage_i/register_file_i/mem_reg[24][14]
         core_i/id_stage_i/register_file_i/mem_reg[24][13]
         core_i/id_stage_i/register_file_i/mem_reg[24][12]
         core_i/id_stage_i/register_file_i/mem_reg[24][11]
         core_i/id_stage_i/register_file_i/mem_reg[24][10]
         core_i/id_stage_i/register_file_i/mem_reg[24][9]
         core_i/id_stage_i/register_file_i/mem_reg[24][8]
         core_i/id_stage_i/register_file_i/mem_reg[24][7]
         core_i/id_stage_i/register_file_i/mem_reg[24][6]
         core_i/id_stage_i/register_file_i/mem_reg[24][5]
         core_i/id_stage_i/register_file_i/mem_reg[24][4]
         core_i/id_stage_i/register_file_i/mem_reg[24][3]
         core_i/id_stage_i/register_file_i/mem_reg[24][2]
         core_i/id_stage_i/register_file_i/mem_reg[24][1]
         core_i/id_stage_i/register_file_i/mem_reg[24][0]
         core_i/id_stage_i/register_file_i/mem_reg[30][20]
         core_i/id_stage_i/register_file_i/mem_reg[30][19]
         core_i/id_stage_i/register_file_i/mem_reg[30][18]
         core_i/id_stage_i/register_file_i/mem_reg[30][17]
         core_i/id_stage_i/register_file_i/mem_reg[30][16]
         core_i/id_stage_i/register_file_i/mem_reg[30][15]
         core_i/id_stage_i/register_file_i/mem_reg[30][14]
         core_i/id_stage_i/register_file_i/mem_reg[30][13]
         core_i/id_stage_i/register_file_i/mem_reg[30][12]
         core_i/id_stage_i/register_file_i/mem_reg[30][11]
         core_i/id_stage_i/register_file_i/mem_reg[30][10]
         core_i/id_stage_i/register_file_i/mem_reg[30][9]
         core_i/id_stage_i/register_file_i/mem_reg[30][8]
         core_i/id_stage_i/register_file_i/mem_reg[30][7]
         core_i/id_stage_i/register_file_i/mem_reg[30][6]
         core_i/id_stage_i/register_file_i/mem_reg[30][5]
         core_i/id_stage_i/register_file_i/mem_reg[30][4]
         core_i/id_stage_i/register_file_i/mem_reg[30][3]
         core_i/id_stage_i/register_file_i/mem_reg[30][2]
         core_i/id_stage_i/register_file_i/mem_reg[30][1]
         core_i/id_stage_i/register_file_i/mem_reg[30][0]
         core_i/id_stage_i/register_file_i/mem_reg[3][18]
         core_i/id_stage_i/register_file_i/mem_reg[3][17]
         core_i/id_stage_i/register_file_i/mem_reg[3][16]
         core_i/id_stage_i/register_file_i/mem_reg[3][15]
         core_i/id_stage_i/register_file_i/mem_reg[3][14]
         core_i/id_stage_i/register_file_i/mem_reg[3][13]
         core_i/id_stage_i/register_file_i/mem_reg[3][12]
         core_i/id_stage_i/register_file_i/mem_reg[3][11]
         core_i/id_stage_i/register_file_i/mem_reg[3][10]
         core_i/id_stage_i/register_file_i/mem_reg[3][9]
         core_i/id_stage_i/register_file_i/mem_reg[3][8]
         core_i/id_stage_i/register_file_i/mem_reg[3][7]
         core_i/id_stage_i/register_file_i/mem_reg[3][6]
         core_i/id_stage_i/register_file_i/mem_reg[3][5]
         core_i/id_stage_i/register_file_i/mem_reg[3][4]
         core_i/id_stage_i/register_file_i/mem_reg[3][3]
         core_i/id_stage_i/register_file_i/mem_reg[3][2]
         core_i/id_stage_i/register_file_i/mem_reg[3][1]
         core_i/id_stage_i/register_file_i/mem_reg[3][0]
         core_i/id_stage_i/register_file_i/mem_reg[7][19]
         core_i/id_stage_i/register_file_i/mem_reg[7][18]
         core_i/id_stage_i/register_file_i/mem_reg[7][17]
         core_i/id_stage_i/register_file_i/mem_reg[7][16]
         core_i/id_stage_i/register_file_i/mem_reg[7][15]
         core_i/id_stage_i/register_file_i/mem_reg[7][14]
         core_i/id_stage_i/register_file_i/mem_reg[7][13]
         core_i/id_stage_i/register_file_i/mem_reg[7][12]
         core_i/id_stage_i/register_file_i/mem_reg[7][11]
         core_i/id_stage_i/register_file_i/mem_reg[7][10]
         core_i/id_stage_i/register_file_i/mem_reg[7][9]
         core_i/id_stage_i/register_file_i/mem_reg[7][8]
         core_i/id_stage_i/register_file_i/mem_reg[7][7]
         core_i/id_stage_i/register_file_i/mem_reg[7][6]
         core_i/id_stage_i/register_file_i/mem_reg[7][5]
         core_i/id_stage_i/register_file_i/mem_reg[7][4]
         core_i/id_stage_i/register_file_i/mem_reg[7][3]
         core_i/id_stage_i/register_file_i/mem_reg[7][2]
         core_i/id_stage_i/register_file_i/mem_reg[7][1]
         core_i/id_stage_i/register_file_i/mem_reg[7][0]
         core_i/id_stage_i/register_file_i/mem_reg[11][19]
         core_i/id_stage_i/register_file_i/mem_reg[11][18]
         core_i/id_stage_i/register_file_i/mem_reg[11][17]
         core_i/id_stage_i/register_file_i/mem_reg[11][16]
         core_i/id_stage_i/register_file_i/mem_reg[11][15]
         core_i/id_stage_i/register_file_i/mem_reg[11][14]
         core_i/id_stage_i/register_file_i/mem_reg[11][13]
         core_i/id_stage_i/register_file_i/mem_reg[11][12]
         core_i/id_stage_i/register_file_i/mem_reg[11][11]
         core_i/id_stage_i/register_file_i/mem_reg[11][10]
         core_i/id_stage_i/register_file_i/mem_reg[11][9]
         core_i/id_stage_i/register_file_i/mem_reg[11][8]
         core_i/id_stage_i/register_file_i/mem_reg[11][7]
         core_i/id_stage_i/register_file_i/mem_reg[11][6]
         core_i/id_stage_i/register_file_i/mem_reg[11][5]
         core_i/id_stage_i/register_file_i/mem_reg[11][4]
         core_i/id_stage_i/register_file_i/mem_reg[11][3]
         core_i/id_stage_i/register_file_i/mem_reg[11][2]
         core_i/id_stage_i/register_file_i/mem_reg[11][1]
         core_i/id_stage_i/register_file_i/mem_reg[11][0]
         core_i/id_stage_i/register_file_i/mem_reg[13][19]
         core_i/id_stage_i/register_file_i/mem_reg[13][18]
         core_i/id_stage_i/register_file_i/mem_reg[13][17]
         core_i/id_stage_i/register_file_i/mem_reg[13][16]
         core_i/id_stage_i/register_file_i/mem_reg[13][15]
         core_i/id_stage_i/register_file_i/mem_reg[13][14]
         core_i/id_stage_i/register_file_i/mem_reg[13][13]
         core_i/id_stage_i/register_file_i/mem_reg[13][12]
         core_i/id_stage_i/register_file_i/mem_reg[13][11]
         core_i/id_stage_i/register_file_i/mem_reg[13][10]
         core_i/id_stage_i/register_file_i/mem_reg[13][9]
         core_i/id_stage_i/register_file_i/mem_reg[13][8]
         core_i/id_stage_i/register_file_i/mem_reg[13][7]
         core_i/id_stage_i/register_file_i/mem_reg[13][6]
         core_i/id_stage_i/register_file_i/mem_reg[13][5]
         core_i/id_stage_i/register_file_i/mem_reg[13][4]
         core_i/id_stage_i/register_file_i/mem_reg[13][3]
         core_i/id_stage_i/register_file_i/mem_reg[13][2]
         core_i/id_stage_i/register_file_i/mem_reg[13][1]
         core_i/id_stage_i/register_file_i/mem_reg[13][0]
         core_i/id_stage_i/register_file_i/mem_reg[19][18]
         core_i/id_stage_i/register_file_i/mem_reg[19][17]
         core_i/id_stage_i/register_file_i/mem_reg[19][16]
         core_i/id_stage_i/register_file_i/mem_reg[19][15]
         core_i/id_stage_i/register_file_i/mem_reg[19][14]
         core_i/id_stage_i/register_file_i/mem_reg[19][13]
         core_i/id_stage_i/register_file_i/mem_reg[19][12]
         core_i/id_stage_i/register_file_i/mem_reg[19][11]
         core_i/id_stage_i/register_file_i/mem_reg[19][10]
         core_i/id_stage_i/register_file_i/mem_reg[19][9]
         core_i/id_stage_i/register_file_i/mem_reg[19][8]
         core_i/id_stage_i/register_file_i/mem_reg[19][7]
         core_i/id_stage_i/register_file_i/mem_reg[19][6]
         core_i/id_stage_i/register_file_i/mem_reg[19][5]
         core_i/id_stage_i/register_file_i/mem_reg[19][4]
         core_i/id_stage_i/register_file_i/mem_reg[19][3]
         core_i/id_stage_i/register_file_i/mem_reg[19][2]
         core_i/id_stage_i/register_file_i/mem_reg[19][1]
         core_i/id_stage_i/register_file_i/mem_reg[19][0]
         core_i/id_stage_i/register_file_i/mem_reg[23][19]
         core_i/id_stage_i/register_file_i/mem_reg[23][18]
         core_i/id_stage_i/register_file_i/mem_reg[23][17]
         core_i/id_stage_i/register_file_i/mem_reg[23][16]
         core_i/id_stage_i/register_file_i/mem_reg[23][15]
         core_i/id_stage_i/register_file_i/mem_reg[23][14]
         core_i/id_stage_i/register_file_i/mem_reg[23][13]
         core_i/id_stage_i/register_file_i/mem_reg[23][12]
         core_i/id_stage_i/register_file_i/mem_reg[23][11]
         core_i/id_stage_i/register_file_i/mem_reg[23][10]
         core_i/id_stage_i/register_file_i/mem_reg[23][9]
         core_i/id_stage_i/register_file_i/mem_reg[23][8]
         core_i/id_stage_i/register_file_i/mem_reg[23][7]
         core_i/id_stage_i/register_file_i/mem_reg[23][6]
         core_i/id_stage_i/register_file_i/mem_reg[23][5]
         core_i/id_stage_i/register_file_i/mem_reg[23][4]
         core_i/id_stage_i/register_file_i/mem_reg[23][3]
         core_i/id_stage_i/register_file_i/mem_reg[23][2]
         core_i/id_stage_i/register_file_i/mem_reg[23][1]
         core_i/id_stage_i/register_file_i/mem_reg[23][0]
         core_i/id_stage_i/register_file_i/mem_reg[27][19]
         core_i/id_stage_i/register_file_i/mem_reg[27][18]
         core_i/id_stage_i/register_file_i/mem_reg[27][17]
         core_i/id_stage_i/register_file_i/mem_reg[27][16]
         core_i/id_stage_i/register_file_i/mem_reg[27][15]
         core_i/id_stage_i/register_file_i/mem_reg[27][14]
         core_i/id_stage_i/register_file_i/mem_reg[27][13]
         core_i/id_stage_i/register_file_i/mem_reg[27][12]
         core_i/id_stage_i/register_file_i/mem_reg[27][11]
         core_i/id_stage_i/register_file_i/mem_reg[27][10]
         core_i/id_stage_i/register_file_i/mem_reg[27][9]
         core_i/id_stage_i/register_file_i/mem_reg[27][8]
         core_i/id_stage_i/register_file_i/mem_reg[27][7]
         core_i/id_stage_i/register_file_i/mem_reg[27][6]
         core_i/id_stage_i/register_file_i/mem_reg[27][5]
         core_i/id_stage_i/register_file_i/mem_reg[27][4]
         core_i/id_stage_i/register_file_i/mem_reg[27][3]
         core_i/id_stage_i/register_file_i/mem_reg[27][2]
         core_i/id_stage_i/register_file_i/mem_reg[27][1]
         core_i/id_stage_i/register_file_i/mem_reg[27][0]
         core_i/id_stage_i/register_file_i/mem_reg[29][19]
         core_i/id_stage_i/register_file_i/mem_reg[29][18]
         core_i/id_stage_i/register_file_i/mem_reg[29][17]
         core_i/id_stage_i/register_file_i/mem_reg[29][16]
         core_i/id_stage_i/register_file_i/mem_reg[29][15]
         core_i/id_stage_i/register_file_i/mem_reg[29][14]
         core_i/id_stage_i/register_file_i/mem_reg[29][13]
         core_i/id_stage_i/register_file_i/mem_reg[29][12]
         core_i/id_stage_i/register_file_i/mem_reg[29][11]
         core_i/id_stage_i/register_file_i/mem_reg[29][10]
         core_i/id_stage_i/register_file_i/mem_reg[29][9]
         core_i/id_stage_i/register_file_i/mem_reg[29][8]
         core_i/id_stage_i/register_file_i/mem_reg[29][7]
         core_i/id_stage_i/register_file_i/mem_reg[29][6]
         core_i/id_stage_i/register_file_i/mem_reg[29][5]
         core_i/id_stage_i/register_file_i/mem_reg[29][4]
         core_i/id_stage_i/register_file_i/mem_reg[29][3]
         core_i/id_stage_i/register_file_i/mem_reg[29][2]
         core_i/id_stage_i/register_file_i/mem_reg[29][1]
         core_i/id_stage_i/register_file_i/mem_reg[29][0]
         core_i/id_stage_i/register_file_i/mem_reg[2][19]
         core_i/id_stage_i/register_file_i/mem_reg[2][18]
         core_i/id_stage_i/register_file_i/mem_reg[2][17]
         core_i/id_stage_i/register_file_i/mem_reg[2][16]
         core_i/id_stage_i/register_file_i/mem_reg[2][15]
         core_i/id_stage_i/register_file_i/mem_reg[2][14]
         core_i/id_stage_i/register_file_i/mem_reg[2][13]
         core_i/id_stage_i/register_file_i/mem_reg[2][12]
         core_i/id_stage_i/register_file_i/mem_reg[2][11]
         core_i/id_stage_i/register_file_i/mem_reg[2][10]
         core_i/id_stage_i/register_file_i/mem_reg[2][9]
         core_i/id_stage_i/register_file_i/mem_reg[2][8]
         core_i/id_stage_i/register_file_i/mem_reg[2][7]
         core_i/id_stage_i/register_file_i/mem_reg[2][6]
         core_i/id_stage_i/register_file_i/mem_reg[2][5]
         core_i/id_stage_i/register_file_i/mem_reg[2][4]
         core_i/id_stage_i/register_file_i/mem_reg[2][3]
         core_i/id_stage_i/register_file_i/mem_reg[2][2]
         core_i/id_stage_i/register_file_i/mem_reg[2][1]
         core_i/id_stage_i/register_file_i/mem_reg[2][0]
         core_i/id_stage_i/register_file_i/mem_reg[6][19]
         core_i/id_stage_i/register_file_i/mem_reg[6][18]
         core_i/id_stage_i/register_file_i/mem_reg[6][17]
         core_i/id_stage_i/register_file_i/mem_reg[6][16]
         core_i/id_stage_i/register_file_i/mem_reg[6][15]
         core_i/id_stage_i/register_file_i/mem_reg[6][14]
         core_i/id_stage_i/register_file_i/mem_reg[6][13]
         core_i/id_stage_i/register_file_i/mem_reg[6][12]
         core_i/id_stage_i/register_file_i/mem_reg[6][11]
         core_i/id_stage_i/register_file_i/mem_reg[6][10]
         core_i/id_stage_i/register_file_i/mem_reg[6][9]
         core_i/id_stage_i/register_file_i/mem_reg[6][8]
         core_i/id_stage_i/register_file_i/mem_reg[6][7]
         core_i/id_stage_i/register_file_i/mem_reg[6][6]
         core_i/id_stage_i/register_file_i/mem_reg[6][5]
         core_i/id_stage_i/register_file_i/mem_reg[6][4]
         core_i/id_stage_i/register_file_i/mem_reg[6][3]
         core_i/id_stage_i/register_file_i/mem_reg[6][2]
         core_i/id_stage_i/register_file_i/mem_reg[6][1]
         core_i/id_stage_i/register_file_i/mem_reg[6][0]
         core_i/id_stage_i/register_file_i/mem_reg[10][19]
         core_i/id_stage_i/register_file_i/mem_reg[10][18]
         core_i/id_stage_i/register_file_i/mem_reg[10][17]
         core_i/id_stage_i/register_file_i/mem_reg[10][16]
         core_i/id_stage_i/register_file_i/mem_reg[10][15]
         core_i/id_stage_i/register_file_i/mem_reg[10][14]
         core_i/id_stage_i/register_file_i/mem_reg[10][13]
         core_i/id_stage_i/register_file_i/mem_reg[10][12]
         core_i/id_stage_i/register_file_i/mem_reg[10][11]
         core_i/id_stage_i/register_file_i/mem_reg[10][10]
         core_i/id_stage_i/register_file_i/mem_reg[10][9]
         core_i/id_stage_i/register_file_i/mem_reg[10][8]
         core_i/id_stage_i/register_file_i/mem_reg[10][7]
         core_i/id_stage_i/register_file_i/mem_reg[10][6]
         core_i/id_stage_i/register_file_i/mem_reg[10][5]
         core_i/id_stage_i/register_file_i/mem_reg[10][4]
         core_i/id_stage_i/register_file_i/mem_reg[10][3]
         core_i/id_stage_i/register_file_i/mem_reg[10][2]
         core_i/id_stage_i/register_file_i/mem_reg[10][1]
         core_i/id_stage_i/register_file_i/mem_reg[10][0]
         core_i/id_stage_i/register_file_i/mem_reg[12][19]
         core_i/id_stage_i/register_file_i/mem_reg[12][18]
         core_i/id_stage_i/register_file_i/mem_reg[12][17]
         core_i/id_stage_i/register_file_i/mem_reg[12][16]
         core_i/id_stage_i/register_file_i/mem_reg[12][15]
         core_i/id_stage_i/register_file_i/mem_reg[12][14]
         core_i/id_stage_i/register_file_i/mem_reg[12][13]
         core_i/id_stage_i/register_file_i/mem_reg[12][12]
         core_i/id_stage_i/register_file_i/mem_reg[12][11]
         core_i/id_stage_i/register_file_i/mem_reg[12][10]
         core_i/id_stage_i/register_file_i/mem_reg[12][9]
         core_i/id_stage_i/register_file_i/mem_reg[12][8]
         core_i/id_stage_i/register_file_i/mem_reg[12][7]
         core_i/id_stage_i/register_file_i/mem_reg[12][6]
         core_i/id_stage_i/register_file_i/mem_reg[12][5]
         core_i/id_stage_i/register_file_i/mem_reg[12][4]
         core_i/id_stage_i/register_file_i/mem_reg[12][3]
         core_i/id_stage_i/register_file_i/mem_reg[12][2]
         core_i/id_stage_i/register_file_i/mem_reg[12][1]
         core_i/id_stage_i/register_file_i/mem_reg[12][0]
         core_i/id_stage_i/register_file_i/mem_reg[18][19]
         core_i/id_stage_i/register_file_i/mem_reg[18][18]
         core_i/id_stage_i/register_file_i/mem_reg[18][17]
         core_i/id_stage_i/register_file_i/mem_reg[18][16]
         core_i/id_stage_i/register_file_i/mem_reg[18][15]
         core_i/id_stage_i/register_file_i/mem_reg[18][14]
         core_i/id_stage_i/register_file_i/mem_reg[18][13]
         core_i/id_stage_i/register_file_i/mem_reg[18][12]
         core_i/id_stage_i/register_file_i/mem_reg[18][11]
         core_i/id_stage_i/register_file_i/mem_reg[18][10]
         core_i/id_stage_i/register_file_i/mem_reg[18][9]
         core_i/id_stage_i/register_file_i/mem_reg[18][8]
         core_i/id_stage_i/register_file_i/mem_reg[18][7]
         core_i/id_stage_i/register_file_i/mem_reg[18][6]
         core_i/id_stage_i/register_file_i/mem_reg[18][5]
         core_i/id_stage_i/register_file_i/mem_reg[18][4]
         core_i/id_stage_i/register_file_i/mem_reg[18][3]
         core_i/id_stage_i/register_file_i/mem_reg[18][2]
         core_i/id_stage_i/register_file_i/mem_reg[18][1]
         core_i/id_stage_i/register_file_i/mem_reg[18][0]
         core_i/id_stage_i/register_file_i/mem_reg[22][19]
         core_i/id_stage_i/register_file_i/mem_reg[22][18]
         core_i/id_stage_i/register_file_i/mem_reg[22][17]
         core_i/id_stage_i/register_file_i/mem_reg[22][16]
         core_i/id_stage_i/register_file_i/mem_reg[22][15]
         core_i/id_stage_i/register_file_i/mem_reg[22][14]
         core_i/id_stage_i/register_file_i/mem_reg[22][13]
         core_i/id_stage_i/register_file_i/mem_reg[22][12]
         core_i/id_stage_i/register_file_i/mem_reg[22][11]
         core_i/id_stage_i/register_file_i/mem_reg[22][10]
         core_i/id_stage_i/register_file_i/mem_reg[22][9]
         core_i/id_stage_i/register_file_i/mem_reg[22][8]
         core_i/id_stage_i/register_file_i/mem_reg[22][7]
         core_i/id_stage_i/register_file_i/mem_reg[22][6]
         core_i/id_stage_i/register_file_i/mem_reg[22][5]
         core_i/id_stage_i/register_file_i/mem_reg[22][4]
         core_i/id_stage_i/register_file_i/mem_reg[22][3]
         core_i/id_stage_i/register_file_i/mem_reg[22][2]
         core_i/id_stage_i/register_file_i/mem_reg[22][1]
         core_i/id_stage_i/register_file_i/mem_reg[22][0]
         core_i/id_stage_i/register_file_i/mem_reg[26][19]
         core_i/id_stage_i/register_file_i/mem_reg[26][18]
         core_i/id_stage_i/register_file_i/mem_reg[26][17]
         core_i/id_stage_i/register_file_i/mem_reg[26][16]
         core_i/id_stage_i/register_file_i/mem_reg[26][15]
         core_i/id_stage_i/register_file_i/mem_reg[26][14]
         core_i/id_stage_i/register_file_i/mem_reg[26][13]
         core_i/id_stage_i/register_file_i/mem_reg[26][12]
         core_i/id_stage_i/register_file_i/mem_reg[26][11]
         core_i/id_stage_i/register_file_i/mem_reg[26][10]
         core_i/id_stage_i/register_file_i/mem_reg[26][9]
         core_i/id_stage_i/register_file_i/mem_reg[26][8]
         core_i/id_stage_i/register_file_i/mem_reg[26][7]
         core_i/id_stage_i/register_file_i/mem_reg[26][6]
         core_i/id_stage_i/register_file_i/mem_reg[26][5]
         core_i/id_stage_i/register_file_i/mem_reg[26][4]
         core_i/id_stage_i/register_file_i/mem_reg[26][3]
         core_i/id_stage_i/register_file_i/mem_reg[26][2]
         core_i/id_stage_i/register_file_i/mem_reg[26][1]
         core_i/id_stage_i/register_file_i/mem_reg[26][0]
         core_i/id_stage_i/register_file_i/mem_reg[28][19]
         core_i/id_stage_i/register_file_i/mem_reg[28][18]
         core_i/id_stage_i/register_file_i/mem_reg[28][17]
         core_i/id_stage_i/register_file_i/mem_reg[28][16]
         core_i/id_stage_i/register_file_i/mem_reg[28][15]
         core_i/id_stage_i/register_file_i/mem_reg[28][14]
         core_i/id_stage_i/register_file_i/mem_reg[28][13]
         core_i/id_stage_i/register_file_i/mem_reg[28][12]
         core_i/id_stage_i/register_file_i/mem_reg[28][11]
         core_i/id_stage_i/register_file_i/mem_reg[28][10]
         core_i/id_stage_i/register_file_i/mem_reg[28][9]
         core_i/id_stage_i/register_file_i/mem_reg[28][8]
         core_i/id_stage_i/register_file_i/mem_reg[28][7]
         core_i/id_stage_i/register_file_i/mem_reg[28][6]
         core_i/id_stage_i/register_file_i/mem_reg[28][5]
         core_i/id_stage_i/register_file_i/mem_reg[28][4]
         core_i/id_stage_i/register_file_i/mem_reg[28][3]
         core_i/id_stage_i/register_file_i/mem_reg[28][2]
         core_i/id_stage_i/register_file_i/mem_reg[28][1]
         core_i/id_stage_i/register_file_i/mem_reg[28][0]
         core_i/id_stage_i/register_file_i/mem_reg[5][21]
         core_i/id_stage_i/register_file_i/mem_reg[5][20]
         core_i/id_stage_i/register_file_i/mem_reg[5][19]
         core_i/id_stage_i/register_file_i/mem_reg[5][18]
         core_i/id_stage_i/register_file_i/mem_reg[5][17]
         core_i/id_stage_i/register_file_i/mem_reg[5][16]
         core_i/id_stage_i/register_file_i/mem_reg[5][15]
         core_i/id_stage_i/register_file_i/mem_reg[5][14]
         core_i/id_stage_i/register_file_i/mem_reg[5][13]
         core_i/id_stage_i/register_file_i/mem_reg[5][12]
         core_i/id_stage_i/register_file_i/mem_reg[5][11]
         core_i/id_stage_i/register_file_i/mem_reg[5][10]
         core_i/id_stage_i/register_file_i/mem_reg[5][9]
         core_i/id_stage_i/register_file_i/mem_reg[5][8]
         core_i/id_stage_i/register_file_i/mem_reg[5][7]
         core_i/id_stage_i/register_file_i/mem_reg[5][6]
         core_i/id_stage_i/register_file_i/mem_reg[5][5]
         core_i/id_stage_i/register_file_i/mem_reg[5][4]
         core_i/id_stage_i/register_file_i/mem_reg[5][3]
         core_i/id_stage_i/register_file_i/mem_reg[5][2]
         core_i/id_stage_i/register_file_i/mem_reg[5][1]
         core_i/id_stage_i/register_file_i/mem_reg[5][0]
         core_i/id_stage_i/register_file_i/mem_reg[9][21]
         core_i/id_stage_i/register_file_i/mem_reg[9][20]
         core_i/id_stage_i/register_file_i/mem_reg[9][19]
         core_i/id_stage_i/register_file_i/mem_reg[9][18]
         core_i/id_stage_i/register_file_i/mem_reg[9][17]
         core_i/id_stage_i/register_file_i/mem_reg[9][16]
         core_i/id_stage_i/register_file_i/mem_reg[9][15]
         core_i/id_stage_i/register_file_i/mem_reg[9][14]
         core_i/id_stage_i/register_file_i/mem_reg[9][13]
         core_i/id_stage_i/register_file_i/mem_reg[9][12]
         core_i/id_stage_i/register_file_i/mem_reg[9][11]
         core_i/id_stage_i/register_file_i/mem_reg[9][10]
         core_i/id_stage_i/register_file_i/mem_reg[9][9]
         core_i/id_stage_i/register_file_i/mem_reg[9][8]
         core_i/id_stage_i/register_file_i/mem_reg[9][7]
         core_i/id_stage_i/register_file_i/mem_reg[9][6]
         core_i/id_stage_i/register_file_i/mem_reg[9][5]
         core_i/id_stage_i/register_file_i/mem_reg[9][4]
         core_i/id_stage_i/register_file_i/mem_reg[9][3]
         core_i/id_stage_i/register_file_i/mem_reg[9][2]
         core_i/id_stage_i/register_file_i/mem_reg[9][1]
         core_i/id_stage_i/register_file_i/mem_reg[9][0]
         core_i/id_stage_i/register_file_i/mem_reg[15][21]
         core_i/id_stage_i/register_file_i/mem_reg[15][20]
         core_i/id_stage_i/register_file_i/mem_reg[15][19]
         core_i/id_stage_i/register_file_i/mem_reg[15][18]
         core_i/id_stage_i/register_file_i/mem_reg[15][17]
         core_i/id_stage_i/register_file_i/mem_reg[15][16]
         core_i/id_stage_i/register_file_i/mem_reg[15][15]
         core_i/id_stage_i/register_file_i/mem_reg[15][14]
         core_i/id_stage_i/register_file_i/mem_reg[15][13]
         core_i/id_stage_i/register_file_i/mem_reg[15][12]
         core_i/id_stage_i/register_file_i/mem_reg[15][11]
         core_i/id_stage_i/register_file_i/mem_reg[15][10]
         core_i/id_stage_i/register_file_i/mem_reg[15][9]
         core_i/id_stage_i/register_file_i/mem_reg[15][8]
         core_i/id_stage_i/register_file_i/mem_reg[15][7]
         core_i/id_stage_i/register_file_i/mem_reg[15][6]
         core_i/id_stage_i/register_file_i/mem_reg[15][5]
         core_i/id_stage_i/register_file_i/mem_reg[15][4]
         core_i/id_stage_i/register_file_i/mem_reg[15][3]
         core_i/id_stage_i/register_file_i/mem_reg[15][2]
         core_i/id_stage_i/register_file_i/mem_reg[15][1]
         core_i/id_stage_i/register_file_i/mem_reg[15][0]
         core_i/id_stage_i/register_file_i/mem_reg[17][20]
         core_i/id_stage_i/register_file_i/mem_reg[17][19]
         core_i/id_stage_i/register_file_i/mem_reg[17][18]
         core_i/id_stage_i/register_file_i/mem_reg[17][17]
         core_i/id_stage_i/register_file_i/mem_reg[17][16]
         core_i/id_stage_i/register_file_i/mem_reg[17][15]
         core_i/id_stage_i/register_file_i/mem_reg[17][14]
         core_i/id_stage_i/register_file_i/mem_reg[17][13]
         core_i/id_stage_i/register_file_i/mem_reg[17][12]
         core_i/id_stage_i/register_file_i/mem_reg[17][11]
         core_i/id_stage_i/register_file_i/mem_reg[17][10]
         core_i/id_stage_i/register_file_i/mem_reg[17][9]
         core_i/id_stage_i/register_file_i/mem_reg[17][8]
         core_i/id_stage_i/register_file_i/mem_reg[17][7]
         core_i/id_stage_i/register_file_i/mem_reg[17][6]
         core_i/id_stage_i/register_file_i/mem_reg[17][5]
         core_i/id_stage_i/register_file_i/mem_reg[17][4]
         core_i/id_stage_i/register_file_i/mem_reg[17][3]
         core_i/id_stage_i/register_file_i/mem_reg[17][2]
         core_i/id_stage_i/register_file_i/mem_reg[17][1]
         core_i/id_stage_i/register_file_i/mem_reg[17][0]
         core_i/id_stage_i/register_file_i/mem_reg[21][21]
         core_i/id_stage_i/register_file_i/mem_reg[21][20]
         core_i/id_stage_i/register_file_i/mem_reg[21][19]
         core_i/id_stage_i/register_file_i/mem_reg[21][18]
         core_i/id_stage_i/register_file_i/mem_reg[21][17]
         core_i/id_stage_i/register_file_i/mem_reg[21][16]
         core_i/id_stage_i/register_file_i/mem_reg[21][15]
         core_i/id_stage_i/register_file_i/mem_reg[21][14]
         core_i/id_stage_i/register_file_i/mem_reg[21][13]
         core_i/id_stage_i/register_file_i/mem_reg[21][12]
         core_i/id_stage_i/register_file_i/mem_reg[21][11]
         core_i/id_stage_i/register_file_i/mem_reg[21][10]
         core_i/id_stage_i/register_file_i/mem_reg[21][9]
         core_i/id_stage_i/register_file_i/mem_reg[21][8]
         core_i/id_stage_i/register_file_i/mem_reg[21][7]
         core_i/id_stage_i/register_file_i/mem_reg[21][6]
         core_i/id_stage_i/register_file_i/mem_reg[21][5]
         core_i/id_stage_i/register_file_i/mem_reg[21][4]
         core_i/id_stage_i/register_file_i/mem_reg[21][3]
         core_i/id_stage_i/register_file_i/mem_reg[21][2]
         core_i/id_stage_i/register_file_i/mem_reg[21][1]
         core_i/id_stage_i/register_file_i/mem_reg[21][0]
         core_i/id_stage_i/register_file_i/mem_reg[25][21]
         core_i/id_stage_i/register_file_i/mem_reg[25][20]
         core_i/id_stage_i/register_file_i/mem_reg[25][19]
         core_i/id_stage_i/register_file_i/mem_reg[25][18]
         core_i/id_stage_i/register_file_i/mem_reg[25][17]
         core_i/id_stage_i/register_file_i/mem_reg[25][16]
         core_i/id_stage_i/register_file_i/mem_reg[25][15]
         core_i/id_stage_i/register_file_i/mem_reg[25][14]
         core_i/id_stage_i/register_file_i/mem_reg[25][13]
         core_i/id_stage_i/register_file_i/mem_reg[25][12]
         core_i/id_stage_i/register_file_i/mem_reg[25][11]
         core_i/id_stage_i/register_file_i/mem_reg[25][10]
         core_i/id_stage_i/register_file_i/mem_reg[25][9]
         core_i/id_stage_i/register_file_i/mem_reg[25][8]
         core_i/id_stage_i/register_file_i/mem_reg[25][7]
         core_i/id_stage_i/register_file_i/mem_reg[25][6]
         core_i/id_stage_i/register_file_i/mem_reg[25][5]
         core_i/id_stage_i/register_file_i/mem_reg[25][4]
         core_i/id_stage_i/register_file_i/mem_reg[25][3]
         core_i/id_stage_i/register_file_i/mem_reg[25][2]
         core_i/id_stage_i/register_file_i/mem_reg[25][1]
         core_i/id_stage_i/register_file_i/mem_reg[25][0]
         core_i/id_stage_i/register_file_i/mem_reg[31][21]
         core_i/id_stage_i/register_file_i/mem_reg[31][20]
         core_i/id_stage_i/register_file_i/mem_reg[31][19]
         core_i/id_stage_i/register_file_i/mem_reg[31][18]
         core_i/id_stage_i/register_file_i/mem_reg[31][17]
         core_i/id_stage_i/register_file_i/mem_reg[31][16]
         core_i/id_stage_i/register_file_i/mem_reg[31][15]
         core_i/id_stage_i/register_file_i/mem_reg[31][14]
         core_i/id_stage_i/register_file_i/mem_reg[31][13]
         core_i/id_stage_i/register_file_i/mem_reg[31][12]
         core_i/id_stage_i/register_file_i/mem_reg[31][11]
         core_i/id_stage_i/register_file_i/mem_reg[31][10]
         core_i/id_stage_i/register_file_i/mem_reg[31][9]
         core_i/id_stage_i/register_file_i/mem_reg[31][8]
         core_i/id_stage_i/register_file_i/mem_reg[31][7]
         core_i/id_stage_i/register_file_i/mem_reg[31][6]
         core_i/id_stage_i/register_file_i/mem_reg[31][5]
         core_i/id_stage_i/register_file_i/mem_reg[31][4]
         core_i/id_stage_i/register_file_i/mem_reg[31][3]
         core_i/id_stage_i/register_file_i/mem_reg[31][2]
         core_i/id_stage_i/register_file_i/mem_reg[31][1]
         core_i/id_stage_i/register_file_i/mem_reg[31][0]
         core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0]
         core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg
         core_i/id_stage_i/controller_i/debug_req_entry_q_reg
         core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
         core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]
         core_i/id_stage_i/controller_i/debug_mode_q_reg
         core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]
         core_i/id_stage_i/controller_i/illegal_insn_q_reg
         core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]
         core_i/id_stage_i/controller_i/debug_fsm_cs_reg[2]
         core_i/id_stage_i/controller_i/debug_fsm_cs_reg[1]
         core_i/id_stage_i/controller_i/debug_req_q_reg
         core_i/id_stage_i/controller_i/data_err_q_reg
         core_i/id_stage_i/controller_i/jump_done_q_reg
         core_i/id_stage_i/int_controller_i/irq_sec_q_reg
         core_i/id_stage_i/int_controller_i/irq_q_reg[11]
         core_i/id_stage_i/int_controller_i/irq_q_reg[7]
         core_i/id_stage_i/int_controller_i/irq_q_reg[3]
         core_i/id_stage_i/int_controller_i/irq_q_reg[16]
         core_i/id_stage_i/int_controller_i/irq_q_reg[17]
         core_i/id_stage_i/int_controller_i/irq_q_reg[29]
         core_i/id_stage_i/int_controller_i/irq_q_reg[31]
         core_i/id_stage_i/int_controller_i/irq_q_reg[30]
         core_i/id_stage_i/int_controller_i/irq_q_reg[27]
         core_i/id_stage_i/int_controller_i/irq_q_reg[24]
         core_i/id_stage_i/int_controller_i/irq_q_reg[28]
         core_i/id_stage_i/int_controller_i/irq_q_reg[26]
         core_i/id_stage_i/int_controller_i/irq_q_reg[25]
         core_i/id_stage_i/int_controller_i/irq_q_reg[23]
         core_i/id_stage_i/int_controller_i/irq_q_reg[22]
         core_i/id_stage_i/int_controller_i/irq_q_reg[21]
         core_i/id_stage_i/int_controller_i/irq_q_reg[20]
         core_i/id_stage_i/int_controller_i/irq_q_reg[19]
         core_i/id_stage_i/int_controller_i/irq_q_reg[18]
         core_i/ex_stage_i/mult_i/mulh_carry_q_reg
         core_i/ex_stage_i/mult_i/mulh_CS_reg[0]
         core_i/ex_stage_i/mult_i/mulh_CS_reg[1]
         core_i/ex_stage_i/mult_i/mulh_CS_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[10]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[11]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[12]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[13]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[14]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[15]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[16]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[17]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[18]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[19]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[21]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[22]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[23]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[24]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[25]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[26]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[27]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[28]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[29]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[30]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_q_reg
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[31]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[3]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[4]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[5]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[6]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[7]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[8]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[9]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][31]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][30]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][29]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][28]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][27]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][26]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][25]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][24]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][23]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][22]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][21]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][20]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][19]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][18]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][17]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][16]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][15]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][14]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][13]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][12]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][11]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][10]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][9]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][8]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][7]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][6]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][5]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][4]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][3]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][2]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][1]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][0]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][31]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][30]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][29]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][28]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][27]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][26]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][25]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][24]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][23]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][22]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][21]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][20]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][19]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][18]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][17]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][16]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][15]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][14]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][13]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][12]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][11]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][10]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][9]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][8]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][7]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][6]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][5]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][4]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][3]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][2]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][1]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][0]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[5]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[4]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[3]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_we_q_reg
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[3]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[31]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[30]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[29]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[28]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[27]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[26]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[25]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[24]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[23]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[22]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[21]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[20]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[19]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[18]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[17]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[16]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[15]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[14]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[13]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[12]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[11]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[10]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[9]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[8]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[7]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[6]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[5]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[4]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[3]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/state_q_reg
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[27]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[26]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[18]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[17]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[15]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[14]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[13]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[12]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[10]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[9]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[8]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[6]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[5]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[4]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[24]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[28]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[23]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[27]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[30]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[31]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[22]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[26]
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[3]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[25]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[29]
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[4]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[28]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[24]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[20]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[9]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[8]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[7]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[6]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[5]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[4]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[3]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[2]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[1]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[30]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[26]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[22]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[27]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[23]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[19]
         core_i/ex_stage_i/alu_i/alu_div_i/CompInv_SP_reg
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[31]
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[5]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[29]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[25]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[21]
         core_i/ex_stage_i/alu_i/alu_div_i/ResInv_SP_reg
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[1]
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[2]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[1]
         core_i/ex_stage_i/alu_i/alu_div_i/State_SP_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[8]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[9]
         core_i/ex_stage_i/alu_i/alu_div_i/State_SP_reg[1]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[4]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[12]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[16]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[20]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[5]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[13]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[17]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[2]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[6]
         core_i/ex_stage_i/alu_i/alu_div_i/RemSel_SP_reg
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[11]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[15]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[19]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[21]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[3]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[7]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[10]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[14]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[18]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[1]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[16]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[12]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[8]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[3]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[30]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[29]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[28]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[27]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[26]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[25]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[24]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[23]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[22]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[21]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[20]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[19]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[18]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[17]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[16]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[15]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[14]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[13]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[12]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[11]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[10]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[18]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[14]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[10]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[6]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[15]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[11]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[7]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[17]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[13]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[9]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[5]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[4]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[2]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[31]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
Warning: Design 'cv32e40p_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun May 25 00:53:55 2025
****************************************

Number of chains: 6
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix
Scan enable: SE (no hookup pin)

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[0] -->  SO[0]                     401   core_i/cs_registers_i/dcsr_q_reg[cause][6]
                            (scan_clk, 30.0, rising) 
S 2        SI[1] -->  SO[1]                     401   core_i/cs_registers_i/mie_q_reg[30]
                            (scan_clk, 30.0, rising) 
S 3        SI[2] -->  SO[2]                     400   core_i/id_stage_i/mult_dot_op_a_ex_o_reg[22]
                            (scan_clk, 30.0, rising) 
S 4        SI[3] -->  SO[3]                     400   core_i/id_stage_i/register_file_i/mem_reg[6][8]
                            (scan_clk, 30.0, rising) 
S 5        SI[4] -->  SO[4]                     400   core_i/id_stage_i/register_file_i/mem_reg[18][24]
                            (scan_clk, 30.0, rising) 
S 6        test_si6 -->  test_so6               400   core_i/id_stage_i/register_file_i/mem_reg[31][8]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Warning: Design 'cv32e40p_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Warning: Design 'cv32e40p_top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Information: There are 2403 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 2 Design Rule Fixing  (max_fanout)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:09:21   13985.7      2.82    4056.5    2077.5                          

1
######################## Optimize Logic post DFT #######################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 1229 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ss0p6v125c set on design cv32e40p_top has different process,
voltage and temperatures parameters than the parameters at which target library 
saed14rvt_tt0p6v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Information: There are 2403 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_0.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_1.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_2.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_3.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_5.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_6.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_7.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_0.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_1.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_2.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_3.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_5.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_6.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_7.
 	Skipping incremental implementation selection for that design. (SYNH-45)
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_0.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_1.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_2.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_3.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_5.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_6.
 	Skipping incremental implementation selection for that design. (SYNH-45)
Warning: Test logic has been inserted in cv32e40p_mult_DW02_mult_7.
 	Skipping incremental implementation selection for that design. (SYNH-45)
  Selecting implementations
  Selecting implementations
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33   13726.3      2.82    4056.5    7934.5                          
    0:00:36   14991.9      0.00       0.0    4496.8                          
    0:00:37   14991.9      0.00       0.0    4496.8                          


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37   14991.9      0.00       0.0    4496.8                          
    0:01:10   14993.0      0.00       0.0    4494.8 core_i/id_stage_i/controller_i/debug_havereset_o
    0:01:11   15004.7      0.00       0.0    4472.8 core_i/id_stage_i/register_file_i/mem[31][17]
    0:01:11   15016.4      0.00       0.0    4450.8 core_i/id_stage_i/register_file_i/mem[25][17]
    0:01:12   15028.2      0.00       0.0    4428.8 core_i/id_stage_i/register_file_i/mem[21][17]
    0:01:12   15039.9      0.00       0.0    4406.8 core_i/id_stage_i/register_file_i/mem[17][17]
    0:01:13   15051.6      0.00       0.0    4384.8 core_i/id_stage_i/register_file_i/mem[15][18]
    0:01:14   15063.3      0.00       0.0    4362.8 core_i/id_stage_i/register_file_i/mem[9][18]
    0:01:14   15075.0      0.00       0.0    4340.8 core_i/id_stage_i/register_file_i/mem[5][18]
    0:01:15   15086.8      0.00       0.0    4318.8 core_i/id_stage_i/register_file_i/mem[28][18]
    0:01:16   15098.5      0.00       0.0    4296.8 core_i/id_stage_i/register_file_i/mem[22][0]
    0:01:16   15110.2      0.00       0.0    4274.8 core_i/id_stage_i/register_file_i/mem[18][2]
    0:01:17   15121.9      0.00       0.0    4252.8 core_i/id_stage_i/register_file_i/mem[12][4]
    0:01:18   15133.7      0.00       0.0    4230.8 core_i/id_stage_i/register_file_i/mem[10][6]
    0:01:18   15145.4      0.00       0.0    4208.8 core_i/id_stage_i/register_file_i/mem[6][9]
    0:01:19   15157.1      0.00       0.0    4186.8 core_i/id_stage_i/register_file_i/mem[2][11]
    0:01:20   15168.8      0.00       0.0    4164.8 core_i/id_stage_i/register_file_i/mem[29][13]
    0:01:21   15180.5      0.00       0.0    4142.8 core_i/id_stage_i/register_file_i/mem[27][15]
    0:01:21   15192.3      0.00       0.0    4120.8 core_i/id_stage_i/register_file_i/mem[23][17]
    0:01:22   15204.0      0.00       0.0    4098.8 core_i/id_stage_i/register_file_i/mem[13][0]
    0:01:23   15215.7      0.00       0.0    4076.8 core_i/id_stage_i/register_file_i/mem[11][2]
    0:01:23   15227.4      0.00       0.0    4054.8 core_i/id_stage_i/register_file_i/mem[7][4]
    0:01:24   15239.1      0.00       0.0    4032.8 core_i/id_stage_i/register_file_i/mem[3][6]
    0:01:25   15250.9      0.00       0.0    4010.8 core_i/id_stage_i/register_file_i/mem[30][9]
    0:01:25   15262.6      0.00       0.0    3988.8 core_i/id_stage_i/register_file_i/mem[24][10]
    0:01:26   15274.3      0.00       0.0    3966.8 core_i/id_stage_i/register_file_i/mem[20][11]
    0:01:27   15286.0      0.00       0.0    3944.8 core_i/id_stage_i/register_file_i/mem[16][12]
    0:01:27   15297.8      0.00       0.0    3922.8 core_i/id_stage_i/register_file_i/mem[14][14]
    0:01:28   15309.5      0.00       0.0    3900.8 core_i/id_stage_i/register_file_i/mem[8][15]
    0:01:29   15321.2      0.00       0.0    3878.8 core_i/id_stage_i/register_file_i/mem[4][16]
    0:01:29   15332.9      0.00       0.0    3856.8 core_i/id_stage_i/register_file_i/mem[25][30]
    0:01:30   15344.6      0.00       0.0    3834.8 core_i/id_stage_i/register_file_i/mem[17][31]
    0:01:30   15356.4      0.00       0.0    3812.8 core_i/id_stage_i/register_file_i/mem[5][23]
    0:01:31   15368.1      0.00       0.0    3790.8 core_i/id_stage_i/register_file_i/mem[26][21]
    0:01:32   15379.8      0.00       0.0    3768.8 core_i/id_stage_i/register_file_i/mem[22][31]
    0:01:32   15391.5      0.00       0.0    3746.8 core_i/id_stage_i/register_file_i/mem[12][30]
    0:01:33   15403.2      0.00       0.0    3724.8 core_i/id_stage_i/register_file_i/mem[6][28]
    0:01:34   15415.0      0.00       0.0    3702.8 core_i/id_stage_i/register_file_i/mem[29][26]
    0:01:35   15426.7      0.00       0.0    3680.8 core_i/id_stage_i/register_file_i/mem[23][24]
    0:01:35   15438.4      0.00       0.0    3658.8 core_i/id_stage_i/register_file_i/mem[13][21]
    0:01:36   15450.1      0.00       0.0    3636.8 core_i/id_stage_i/register_file_i/mem[11][31]
    0:01:36   15461.9      0.00       0.0    3614.8 core_i/id_stage_i/register_file_i/mem[3][28]
    0:01:37   15473.6      0.00       0.0    3592.8 core_i/id_stage_i/register_file_i/mem[24][28]
    0:01:38   15485.3      0.00       0.0    3570.8 core_i/id_stage_i/register_file_i/mem[16][27]
    0:01:38   15497.0      0.00       0.0    3548.8 core_i/id_stage_i/register_file_i/mem[8][27]
    0:01:39   15508.7      0.00       0.0    3526.8 core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o[0]
    0:01:41   15523.0      0.00       0.0    3500.8 core_i/id_stage_i/alu_is_subrot_ex_o
    0:01:42   15540.0      0.00       0.0    3468.8 core_i/id_stage_i/mult_dot_op_b_ex_o[9]
    0:01:43   15557.0      0.00       0.0    3436.8 core_i/if_stage_i/aligner_i/n686
    0:01:47   15113.3      0.00       0.0    3436.8                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cv32e40p_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'core_i/ex_stage_i/alu_i/alu_div_i/Clk_CI': 2399 load(s), 1 driver(s)
     Net 'core_i/ex_stage_i/alu_i/alu_div_i/Rst_RBI': 2402 load(s), 1 driver(s)
1
###################### Design Rule Checking #######################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 2403 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell is a clock gating cell
         core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *2402 cells are valid scan cells
         core_i/sleep_unit_i/fetch_enable_q_reg
         core_i/sleep_unit_i/core_busy_q_reg
         core_i/if_stage_i/is_compressed_id_o_reg
         core_i/if_stage_i/pc_id_o_reg[0]
         core_i/if_stage_i/instr_rdata_id_o_reg[2]
         core_i/if_stage_i/instr_rdata_id_o_reg[0]
         core_i/if_stage_i/pc_id_o_reg[15]
         core_i/if_stage_i/pc_id_o_reg[17]
         core_i/if_stage_i/pc_id_o_reg[27]
         core_i/if_stage_i/pc_id_o_reg[29]
         core_i/if_stage_i/pc_id_o_reg[30]
         core_i/if_stage_i/pc_id_o_reg[16]
         core_i/if_stage_i/pc_id_o_reg[18]
         core_i/if_stage_i/pc_id_o_reg[19]
         core_i/if_stage_i/pc_id_o_reg[20]
         core_i/if_stage_i/pc_id_o_reg[21]
         core_i/if_stage_i/pc_id_o_reg[22]
         core_i/if_stage_i/pc_id_o_reg[23]
         core_i/if_stage_i/pc_id_o_reg[24]
         core_i/if_stage_i/pc_id_o_reg[25]
         core_i/if_stage_i/pc_id_o_reg[26]
         core_i/if_stage_i/pc_id_o_reg[28]
         core_i/if_stage_i/pc_id_o_reg[31]
         core_i/if_stage_i/instr_rdata_id_o_reg[1]
         core_i/if_stage_i/instr_rdata_id_o_reg[4]
         core_i/if_stage_i/instr_rdata_id_o_reg[6]
         core_i/if_stage_i/instr_rdata_id_o_reg[3]
         core_i/if_stage_i/instr_rdata_id_o_reg[5]
         core_i/if_stage_i/illegal_c_insn_id_o_reg
         core_i/if_stage_i/instr_valid_id_o_reg
         core_i/if_stage_i/instr_rdata_id_o_reg[26]
         core_i/if_stage_i/instr_rdata_id_o_reg[28]
         core_i/if_stage_i/instr_rdata_id_o_reg[25]
         core_i/if_stage_i/instr_rdata_id_o_reg[12]
         core_i/if_stage_i/instr_rdata_id_o_reg[30]
         core_i/if_stage_i/instr_rdata_id_o_reg[13]
         core_i/if_stage_i/instr_rdata_id_o_reg[27]
         core_i/if_stage_i/pc_id_o_reg[1]
         core_i/if_stage_i/instr_rdata_id_o_reg[18]
         core_i/if_stage_i/instr_rdata_id_o_reg[29]
         core_i/if_stage_i/instr_rdata_id_o_reg[14]
         core_i/if_stage_i/instr_rdata_id_o_reg[31]
         core_i/if_stage_i/pc_id_o_reg[3]
         core_i/if_stage_i/pc_id_o_reg[6]
         core_i/if_stage_i/pc_id_o_reg[7]
         core_i/if_stage_i/pc_id_o_reg[12]
         core_i/if_stage_i/pc_id_o_reg[13]
         core_i/if_stage_i/pc_id_o_reg[14]
         core_i/if_stage_i/pc_id_o_reg[4]
         core_i/if_stage_i/pc_id_o_reg[5]
         core_i/if_stage_i/pc_id_o_reg[8]
         core_i/if_stage_i/pc_id_o_reg[9]
         core_i/if_stage_i/pc_id_o_reg[10]
         core_i/if_stage_i/pc_id_o_reg[11]
         core_i/if_stage_i/instr_rdata_id_o_reg[8]
         core_i/if_stage_i/instr_rdata_id_o_reg[7]
         core_i/if_stage_i/instr_rdata_id_o_reg[9]
         core_i/if_stage_i/instr_rdata_id_o_reg[10]
         core_i/if_stage_i/instr_rdata_id_o_reg[11]
         core_i/if_stage_i/instr_rdata_id_o_reg[21]
         core_i/if_stage_i/instr_rdata_id_o_reg[20]
         core_i/if_stage_i/instr_rdata_id_o_reg[19]
         core_i/if_stage_i/pc_id_o_reg[2]
         core_i/if_stage_i/instr_rdata_id_o_reg[24]
         core_i/if_stage_i/instr_rdata_id_o_reg[23]
         core_i/if_stage_i/instr_rdata_id_o_reg[22]
         core_i/if_stage_i/instr_rdata_id_o_reg[16]
         core_i/if_stage_i/instr_rdata_id_o_reg[15]
         core_i/if_stage_i/instr_rdata_id_o_reg[17]
         core_i/id_stage_i/alu_operator_ex_o_reg[1]
         core_i/id_stage_i/alu_operator_ex_o_reg[0]
         core_i/id_stage_i/data_sign_ext_ex_o_reg[0]
         core_i/id_stage_i/mult_clpx_shift_ex_o_reg[1]
         core_i/id_stage_i/mult_en_ex_o_reg
         core_i/id_stage_i/mult_clpx_shift_ex_o_reg[0]
         core_i/id_stage_i/data_load_event_ex_o_reg
         core_i/id_stage_i/mult_operand_c_ex_o_reg[31]
         core_i/id_stage_i/atop_ex_o_reg[5]
         core_i/id_stage_i/atop_ex_o_reg[4]
         core_i/id_stage_i/atop_ex_o_reg[3]
         core_i/id_stage_i/atop_ex_o_reg[2]
         core_i/id_stage_i/atop_ex_o_reg[1]
         core_i/id_stage_i/atop_ex_o_reg[0]
         core_i/id_stage_i/mhpmevent_branch_taken_o_reg
         core_i/id_stage_i/mult_operand_c_ex_o_reg[30]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[26]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[27]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[28]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[29]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[30]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[31]
         core_i/id_stage_i/imm_vec_ext_ex_o_reg[0]
         core_i/id_stage_i/mhpmevent_branch_o_reg
         core_i/id_stage_i/mhpmevent_minstret_o_reg
         core_i/id_stage_i/apu_lat_ex_o_reg[1]
         core_i/id_stage_i/data_sign_ext_ex_o_reg[1]
         core_i/id_stage_i/pc_ex_o_reg[31]
         core_i/id_stage_i/pc_ex_o_reg[30]
         core_i/id_stage_i/pc_ex_o_reg[29]
         core_i/id_stage_i/pc_ex_o_reg[27]
         core_i/id_stage_i/pc_ex_o_reg[17]
         core_i/id_stage_i/pc_ex_o_reg[15]
         core_i/id_stage_i/pc_ex_o_reg[14]
         core_i/id_stage_i/pc_ex_o_reg[13]
         core_i/id_stage_i/pc_ex_o_reg[12]
         core_i/id_stage_i/pc_ex_o_reg[7]
         core_i/id_stage_i/pc_ex_o_reg[6]
         core_i/id_stage_i/pc_ex_o_reg[3]
         core_i/id_stage_i/pc_ex_o_reg[1]
         core_i/id_stage_i/pc_ex_o_reg[0]
         core_i/id_stage_i/imm_vec_ext_ex_o_reg[1]
         core_i/id_stage_i/pc_ex_o_reg[28]
         core_i/id_stage_i/pc_ex_o_reg[26]
         core_i/id_stage_i/pc_ex_o_reg[25]
         core_i/id_stage_i/pc_ex_o_reg[24]
         core_i/id_stage_i/pc_ex_o_reg[23]
         core_i/id_stage_i/pc_ex_o_reg[22]
         core_i/id_stage_i/pc_ex_o_reg[21]
         core_i/id_stage_i/pc_ex_o_reg[20]
         core_i/id_stage_i/pc_ex_o_reg[19]
         core_i/id_stage_i/pc_ex_o_reg[18]
         core_i/id_stage_i/pc_ex_o_reg[16]
         core_i/id_stage_i/pc_ex_o_reg[11]
         core_i/id_stage_i/pc_ex_o_reg[10]
         core_i/id_stage_i/pc_ex_o_reg[9]
         core_i/id_stage_i/pc_ex_o_reg[8]
         core_i/id_stage_i/pc_ex_o_reg[5]
         core_i/id_stage_i/pc_ex_o_reg[4]
         core_i/id_stage_i/pc_ex_o_reg[2]
         core_i/id_stage_i/mhpmevent_jr_stall_o_reg
         core_i/id_stage_i/mhpmevent_ld_stall_o_reg
         core_i/id_stage_i/id_valid_q_reg
         core_i/id_stage_i/mhpmevent_load_o_reg
         core_i/id_stage_i/mhpmevent_jump_o_reg
         core_i/id_stage_i/mhpmevent_imiss_o_reg
         core_i/id_stage_i/mhpmevent_store_o_reg
         core_i/id_stage_i/mhpmevent_compressed_o_reg
         core_i/id_stage_i/mult_signed_mode_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[12]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[13]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[14]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[7]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[15]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[31]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[23]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[27]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[28]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[29]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[30]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[1]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[2]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[3]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[4]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[5]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[6]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[7]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[8]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[9]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[10]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[11]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[12]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[13]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[14]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[15]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[16]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[17]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[18]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[19]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[20]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[21]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[22]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[23]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[24]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[25]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[26]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[27]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[28]
         core_i/id_stage_i/mult_operand_c_ex_o_reg[29]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[1]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[2]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[3]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[4]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[5]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[6]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[7]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[8]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[9]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[10]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[11]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[12]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[13]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[14]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[15]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[16]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[17]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[18]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[19]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[20]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[21]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[22]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[23]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[24]
         core_i/id_stage_i/mult_dot_op_c_ex_o_reg[25]
         core_i/id_stage_i/alu_is_clpx_ex_o_reg
         core_i/id_stage_i/alu_en_ex_o_reg
         core_i/id_stage_i/mult_operand_a_ex_o_reg[11]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[12]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[13]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[14]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[15]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[26]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[27]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[28]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[29]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[30]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[31]
         core_i/id_stage_i/alu_clpx_shift_ex_o_reg[1]
         core_i/id_stage_i/alu_clpx_shift_ex_o_reg[0]
         core_i/id_stage_i/bmask_a_ex_o_reg[3]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[1]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[2]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[3]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[4]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[5]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[6]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[8]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[9]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[10]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[11]
         core_i/id_stage_i/mult_operator_ex_o_reg[1]
         core_i/id_stage_i/bmask_a_ex_o_reg[2]
         core_i/id_stage_i/bmask_a_ex_o_reg[1]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[31]
         core_i/id_stage_i/mult_operator_ex_o_reg[2]
         core_i/id_stage_i/mult_imm_ex_o_reg[2]
         core_i/id_stage_i/mult_operator_ex_o_reg[0]
         core_i/id_stage_i/mult_imm_ex_o_reg[1]
         core_i/id_stage_i/mult_imm_ex_o_reg[0]
         core_i/id_stage_i/bmask_a_ex_o_reg[0]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[17]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[18]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[19]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[20]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[21]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[22]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[23]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[16]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[9]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[10]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[11]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[12]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[13]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[14]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[15]
         core_i/id_stage_i/mult_imm_ex_o_reg[3]
         core_i/id_stage_i/mult_signed_mode_ex_o_reg[1]
         core_i/id_stage_i/mult_clpx_img_ex_o_reg
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[7]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[6]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[5]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[4]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[3]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[2]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[1]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[0]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[17]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[18]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[19]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[20]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[21]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[22]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[23]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[16]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[8]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[9]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[10]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[11]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[12]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[13]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[14]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[15]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[31]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[30]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[29]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[28]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[27]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[26]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[25]
         core_i/id_stage_i/mult_dot_op_b_ex_o_reg[24]
         core_i/id_stage_i/mult_dot_signed_ex_o_reg[0]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[16]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[17]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[18]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[19]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[20]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[22]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[24]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[25]
         core_i/id_stage_i/mult_dot_op_a_ex_o_reg[26]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[8]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[30]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[29]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[28]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[27]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[26]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[25]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[24]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[7]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[6]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[5]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[4]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[3]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[2]
         core_i/id_stage_i/mult_operand_b_ex_o_reg[1]
         core_i/id_stage_i/mult_is_clpx_ex_o_reg
         core_i/id_stage_i/mult_sel_subword_ex_o_reg
         core_i/id_stage_i/mult_operand_a_ex_o_reg[0]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[2]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[3]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[4]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[5]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[6]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[7]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[8]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[9]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[10]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[16]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[17]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[18]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[19]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[20]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[21]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[22]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[23]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[24]
         core_i/id_stage_i/mult_operand_a_ex_o_reg[25]
         core_i/id_stage_i/mult_imm_ex_o_reg[4]
         core_i/id_stage_i/bmask_b_ex_o_reg[0]
         core_i/id_stage_i/bmask_b_ex_o_reg[1]
         core_i/id_stage_i/bmask_b_ex_o_reg[2]
         core_i/id_stage_i/bmask_b_ex_o_reg[3]
         core_i/id_stage_i/bmask_b_ex_o_reg[4]
         core_i/id_stage_i/bmask_a_ex_o_reg[4]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[25]
         core_i/id_stage_i/data_reg_offset_ex_o_reg[0]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[17]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[1]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[5]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[10]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[13]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[16]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[19]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[28]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[2]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[3]
         core_i/id_stage_i/data_we_ex_o_reg
         core_i/id_stage_i/alu_operand_c_ex_o_reg[22]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[30]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[31]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[0]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[4]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[7]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[18]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[20]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[24]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[26]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[27]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[6]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[8]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[9]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[11]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[12]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[14]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[15]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[21]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[23]
         core_i/id_stage_i/alu_operand_c_ex_o_reg[29]
         core_i/id_stage_i/data_misaligned_ex_o_reg
         core_i/id_stage_i/data_req_ex_o_reg
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[4]
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[3]
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[2]
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[1]
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[0]
         core_i/id_stage_i/regfile_waddr_ex_o_reg[1]
         core_i/id_stage_i/regfile_waddr_ex_o_reg[4]
         core_i/id_stage_i/regfile_waddr_ex_o_reg[3]
         core_i/id_stage_i/regfile_waddr_ex_o_reg[2]
         core_i/id_stage_i/regfile_we_ex_o_reg
         core_i/id_stage_i/regfile_waddr_ex_o_reg[5]
         core_i/id_stage_i/regfile_waddr_ex_o_reg[0]
         core_i/id_stage_i/alu_is_subrot_ex_o_reg
         core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[5]
         core_i/id_stage_i/data_type_ex_o_reg[0]
         core_i/id_stage_i/data_type_ex_o_reg[1]
         core_i/id_stage_i/branch_in_ex_o_reg
         core_i/id_stage_i/apu_en_ex_o_reg
         core_i/id_stage_i/data_reg_offset_ex_o_reg[1]
         core_i/id_stage_i/regfile_alu_we_ex_o_reg
         core_i/id_stage_i/alu_operand_a_ex_o_reg[7]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[23]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[0]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[1]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[3]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[15]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[2]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[22]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[30]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[16]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[31]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[10]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[2]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[8]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[3]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
         core_i/id_stage_i/csr_op_ex_o_reg[0]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[1]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[7]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[6]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[11]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[6]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[5]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[23]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[4]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[15]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[17]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[19]
         core_i/id_stage_i/alu_operator_ex_o_reg[3]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[26]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[18]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[16]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[25]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[24]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[27]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[21]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[22]
         core_i/id_stage_i/prepost_useincr_ex_o_reg
         core_i/id_stage_i/alu_operand_b_ex_o_reg[14]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[29]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[20]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[13]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[30]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[31]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[28]
         core_i/id_stage_i/alu_operand_b_ex_o_reg[12]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[5]
         core_i/id_stage_i/alu_operator_ex_o_reg[2]
         core_i/id_stage_i/alu_vec_mode_ex_o_reg[1]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[19]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[25]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[4]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[21]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[9]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[27]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[18]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[11]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[14]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[8]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[10]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[12]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[24]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[29]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[20]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[28]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[17]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[26]
         core_i/id_stage_i/alu_operand_a_ex_o_reg[13]
         core_i/id_stage_i/alu_operator_ex_o_reg[4]
         core_i/id_stage_i/alu_vec_mode_ex_o_reg[0]
         core_i/id_stage_i/csr_op_ex_o_reg[1]
         core_i/id_stage_i/alu_operator_ex_o_reg[6]
         core_i/id_stage_i/alu_operator_ex_o_reg[5]
         core_i/id_stage_i/csr_access_ex_o_reg
         core_i/id_stage_i/mhpmevent_pipe_stall_o_reg
         core_i/id_stage_i/apu_op_ex_o_reg[0]
         core_i/id_stage_i/apu_lat_ex_o_reg[0]
         core_i/id_stage_i/apu_op_ex_o_reg[5]
         core_i/id_stage_i/apu_op_ex_o_reg[4]
         core_i/id_stage_i/apu_op_ex_o_reg[3]
         core_i/id_stage_i/apu_op_ex_o_reg[2]
         core_i/id_stage_i/apu_op_ex_o_reg[1]
         core_i/ex_stage_i/regfile_we_lsu_reg
         core_i/ex_stage_i/regfile_waddr_lsu_reg[3]
         core_i/ex_stage_i/regfile_waddr_lsu_reg[2]
         core_i/ex_stage_i/regfile_waddr_lsu_reg[1]
         core_i/ex_stage_i/regfile_waddr_lsu_reg[0]
         core_i/ex_stage_i/regfile_waddr_lsu_reg[4]
         core_i/ex_stage_i/regfile_waddr_lsu_reg[5]
         core_i/load_store_unit_i/data_type_q_reg[1]
         core_i/load_store_unit_i/data_sign_ext_q_reg[0]
         core_i/load_store_unit_i/rdata_offset_q_reg[1]
         core_i/load_store_unit_i/data_load_event_q_reg
         core_i/load_store_unit_i/rdata_offset_q_reg[0]
         core_i/load_store_unit_i/cnt_q_reg[0]
         core_i/load_store_unit_i/rdata_q_reg[31]
         core_i/load_store_unit_i/rdata_q_reg[30]
         core_i/load_store_unit_i/rdata_q_reg[29]
         core_i/load_store_unit_i/rdata_q_reg[28]
         core_i/load_store_unit_i/rdata_q_reg[27]
         core_i/load_store_unit_i/rdata_q_reg[26]
         core_i/load_store_unit_i/rdata_q_reg[25]
         core_i/load_store_unit_i/rdata_q_reg[24]
         core_i/load_store_unit_i/rdata_q_reg[23]
         core_i/load_store_unit_i/rdata_q_reg[15]
         core_i/load_store_unit_i/data_sign_ext_q_reg[1]
         core_i/load_store_unit_i/rdata_q_reg[7]
         core_i/load_store_unit_i/rdata_q_reg[22]
         core_i/load_store_unit_i/rdata_q_reg[14]
         core_i/load_store_unit_i/rdata_q_reg[6]
         core_i/load_store_unit_i/rdata_q_reg[21]
         core_i/load_store_unit_i/rdata_q_reg[13]
         core_i/load_store_unit_i/rdata_q_reg[5]
         core_i/load_store_unit_i/rdata_q_reg[20]
         core_i/load_store_unit_i/rdata_q_reg[12]
         core_i/load_store_unit_i/rdata_q_reg[4]
         core_i/load_store_unit_i/rdata_q_reg[19]
         core_i/load_store_unit_i/rdata_q_reg[11]
         core_i/load_store_unit_i/rdata_q_reg[3]
         core_i/load_store_unit_i/rdata_q_reg[18]
         core_i/load_store_unit_i/rdata_q_reg[10]
         core_i/load_store_unit_i/rdata_q_reg[2]
         core_i/load_store_unit_i/rdata_q_reg[17]
         core_i/load_store_unit_i/rdata_q_reg[9]
         core_i/load_store_unit_i/rdata_q_reg[1]
         core_i/load_store_unit_i/rdata_q_reg[16]
         core_i/load_store_unit_i/rdata_q_reg[8]
         core_i/load_store_unit_i/rdata_q_reg[0]
         core_i/load_store_unit_i/data_type_q_reg[0]
         core_i/load_store_unit_i/data_we_q_reg
         core_i/load_store_unit_i/cnt_q_reg[1]
         core_i/cs_registers_i/mcountinhibit_q_reg[0]
         core_i/cs_registers_i/mcountinhibit_q_reg[2]
         core_i/cs_registers_i/mcountinhibit_q_reg[3]
         core_i/cs_registers_i/depc_q_reg[1]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][37]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][38]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][39]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][40]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][41]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][42]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][43]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][44]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][45]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][46]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][47]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][48]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][49]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][50]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][51]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][52]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][53]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][54]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][55]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][56]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][57]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][58]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][59]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][60]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][61]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][62]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][63]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][37]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][38]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][39]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][40]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][41]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][42]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][43]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][44]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][45]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][46]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][47]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][48]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][49]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][50]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][51]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][52]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][53]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][54]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][55]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][56]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][57]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][58]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][59]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][60]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][61]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][62]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][63]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][37]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][38]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][39]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][40]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][41]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][42]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][43]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][44]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][45]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][46]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][47]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][48]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][49]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][50]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][51]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][52]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][53]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][54]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][55]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][56]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][57]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][58]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][59]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][60]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][61]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][62]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][63]
         core_i/cs_registers_i/mhpmevent_q_reg[3][6]
         core_i/cs_registers_i/mhpmevent_q_reg[3][1]
         core_i/cs_registers_i/mhpmevent_q_reg[3][2]
         core_i/cs_registers_i/mhpmevent_q_reg[3][3]
         core_i/cs_registers_i/mhpmevent_q_reg[3][5]
         core_i/cs_registers_i/mhpmevent_q_reg[3][4]
         core_i/cs_registers_i/mhpmevent_q_reg[3][7]
         core_i/cs_registers_i/mhpmevent_q_reg[3][10]
         core_i/cs_registers_i/mhpmevent_q_reg[3][0]
         core_i/cs_registers_i/mhpmevent_q_reg[3][8]
         core_i/cs_registers_i/mepc_q_reg[1]
         core_i/cs_registers_i/dscratch0_q_reg[2]
         core_i/cs_registers_i/mscratch_q_reg[3]
         core_i/cs_registers_i/mhpmevent_q_reg[3][9]
         core_i/cs_registers_i/mcause_q_reg[2]
         core_i/cs_registers_i/dscratch1_q_reg[2]
         core_i/cs_registers_i/dscratch0_q_reg[28]
         core_i/cs_registers_i/dscratch0_q_reg[26]
         core_i/cs_registers_i/dscratch0_q_reg[25]
         core_i/cs_registers_i/dscratch0_q_reg[24]
         core_i/cs_registers_i/dscratch0_q_reg[23]
         core_i/cs_registers_i/dscratch0_q_reg[22]
         core_i/cs_registers_i/dscratch0_q_reg[21]
         core_i/cs_registers_i/dscratch0_q_reg[20]
         core_i/cs_registers_i/dscratch0_q_reg[19]
         core_i/cs_registers_i/dscratch0_q_reg[18]
         core_i/cs_registers_i/dscratch0_q_reg[17]
         core_i/cs_registers_i/dscratch0_q_reg[16]
         core_i/cs_registers_i/dscratch0_q_reg[4]
         core_i/cs_registers_i/depc_q_reg[0]
         core_i/cs_registers_i/dcsr_q_reg[cause][8]
         core_i/cs_registers_i/dcsr_q_reg[cause][7]
         core_i/cs_registers_i/dcsr_q_reg[cause][6]
         core_i/cs_registers_i/mcause_q_reg[5]
         core_i/cs_registers_i/dscratch1_q_reg[31]
         core_i/cs_registers_i/dscratch0_q_reg[31]
         core_i/cs_registers_i/mscratch_q_reg[31]
         core_i/cs_registers_i/dscratch1_q_reg[30]
         core_i/cs_registers_i/dscratch0_q_reg[30]
         core_i/cs_registers_i/mscratch_q_reg[30]
         core_i/cs_registers_i/dscratch1_q_reg[29]
         core_i/cs_registers_i/dscratch0_q_reg[29]
         core_i/cs_registers_i/mscratch_q_reg[29]
         core_i/cs_registers_i/dscratch1_q_reg[28]
         core_i/cs_registers_i/mscratch_q_reg[28]
         core_i/cs_registers_i/dscratch1_q_reg[27]
         core_i/cs_registers_i/dscratch0_q_reg[27]
         core_i/cs_registers_i/mscratch_q_reg[27]
         core_i/cs_registers_i/dscratch1_q_reg[26]
         core_i/cs_registers_i/mscratch_q_reg[26]
         core_i/cs_registers_i/dscratch1_q_reg[25]
         core_i/cs_registers_i/mscratch_q_reg[25]
         core_i/cs_registers_i/dscratch1_q_reg[24]
         core_i/cs_registers_i/mscratch_q_reg[24]
         core_i/cs_registers_i/dscratch1_q_reg[23]
         core_i/cs_registers_i/mscratch_q_reg[23]
         core_i/cs_registers_i/dscratch1_q_reg[22]
         core_i/cs_registers_i/mscratch_q_reg[22]
         core_i/cs_registers_i/dscratch1_q_reg[21]
         core_i/cs_registers_i/mscratch_q_reg[21]
         core_i/cs_registers_i/dscratch1_q_reg[20]
         core_i/cs_registers_i/mscratch_q_reg[20]
         core_i/cs_registers_i/dscratch1_q_reg[19]
         core_i/cs_registers_i/mscratch_q_reg[19]
         core_i/cs_registers_i/dscratch1_q_reg[18]
         core_i/cs_registers_i/mscratch_q_reg[18]
         core_i/cs_registers_i/dscratch1_q_reg[17]
         core_i/cs_registers_i/mscratch_q_reg[17]
         core_i/cs_registers_i/dscratch1_q_reg[16]
         core_i/cs_registers_i/mscratch_q_reg[16]
         core_i/cs_registers_i/dscratch0_q_reg[15]
         core_i/cs_registers_i/mscratch_q_reg[15]
         core_i/cs_registers_i/dscratch1_q_reg[14]
         core_i/cs_registers_i/dscratch0_q_reg[14]
         core_i/cs_registers_i/mscratch_q_reg[14]
         core_i/cs_registers_i/dscratch1_q_reg[13]
         core_i/cs_registers_i/dscratch0_q_reg[13]
         core_i/cs_registers_i/mscratch_q_reg[13]
         core_i/cs_registers_i/dscratch1_q_reg[12]
         core_i/cs_registers_i/dscratch0_q_reg[12]
         core_i/cs_registers_i/mscratch_q_reg[12]
         core_i/cs_registers_i/dscratch1_q_reg[11]
         core_i/cs_registers_i/dscratch0_q_reg[11]
         core_i/cs_registers_i/mscratch_q_reg[11]
         core_i/cs_registers_i/dscratch1_q_reg[10]
         core_i/cs_registers_i/dscratch0_q_reg[10]
         core_i/cs_registers_i/mscratch_q_reg[10]
         core_i/cs_registers_i/dscratch1_q_reg[9]
         core_i/cs_registers_i/dscratch0_q_reg[9]
         core_i/cs_registers_i/mscratch_q_reg[9]
         core_i/cs_registers_i/dscratch1_q_reg[8]
         core_i/cs_registers_i/dscratch0_q_reg[8]
         core_i/cs_registers_i/mscratch_q_reg[8]
         core_i/cs_registers_i/dscratch0_q_reg[6]
         core_i/cs_registers_i/mscratch_q_reg[6]
         core_i/cs_registers_i/dscratch1_q_reg[5]
         core_i/cs_registers_i/dscratch0_q_reg[5]
         core_i/cs_registers_i/mscratch_q_reg[5]
         core_i/cs_registers_i/mcause_q_reg[4]
         core_i/cs_registers_i/dscratch1_q_reg[4]
         core_i/cs_registers_i/mscratch_q_reg[4]
         core_i/cs_registers_i/mcause_q_reg[1]
         core_i/cs_registers_i/dscratch1_q_reg[1]
         core_i/cs_registers_i/dscratch0_q_reg[1]
         core_i/cs_registers_i/mscratch_q_reg[1]
         core_i/cs_registers_i/mcause_q_reg[0]
         core_i/cs_registers_i/dscratch1_q_reg[0]
         core_i/cs_registers_i/dscratch0_q_reg[0]
         core_i/cs_registers_i/mscratch_q_reg[0]
         core_i/cs_registers_i/mscratch_q_reg[2]
         core_i/cs_registers_i/mcause_q_reg[3]
         core_i/cs_registers_i/mstatus_q_reg[mpie]
         core_i/cs_registers_i/dscratch0_q_reg[7]
         core_i/cs_registers_i/mscratch_q_reg[7]
         core_i/cs_registers_i/dscratch1_q_reg[3]
         core_i/cs_registers_i/dscratch0_q_reg[3]
         core_i/cs_registers_i/mepc_q_reg[0]
         core_i/cs_registers_i/mhpmevent_q_reg[3][15]
         core_i/cs_registers_i/mhpmevent_q_reg[3][14]
         core_i/cs_registers_i/mhpmevent_q_reg[3][13]
         core_i/cs_registers_i/mhpmevent_q_reg[3][12]
         core_i/cs_registers_i/mhpmevent_q_reg[3][11]
         core_i/cs_registers_i/dscratch1_q_reg[15]
         core_i/cs_registers_i/dscratch1_q_reg[6]
         core_i/cs_registers_i/dscratch1_q_reg[7]
         core_i/cs_registers_i/dcsr_q_reg[ebreakm]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][33]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][3]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][4]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][5]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][6]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][7]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][8]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][9]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][10]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][11]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][12]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][13]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][14]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][15]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][16]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][17]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][18]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][19]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][20]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][21]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][22]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][23]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][24]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][25]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][26]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][27]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][28]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][29]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][30]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][31]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][32]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][34]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][35]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][36]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][35]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][3]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][4]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][5]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][6]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][7]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][8]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][9]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][10]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][11]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][12]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][13]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][14]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][15]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][16]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][17]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][18]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][19]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][20]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][21]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][22]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][23]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][24]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][25]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][26]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][27]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][28]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][29]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][30]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][31]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][32]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][33]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][34]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][36]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][3]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][4]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][5]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][6]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][7]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][8]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][9]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][10]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][11]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][12]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][13]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][14]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][15]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][16]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][17]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][18]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][19]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][20]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][21]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][22]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][23]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][24]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][25]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][26]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][27]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][28]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][29]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][30]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][31]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][32]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][33]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][34]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][35]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][36]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][0]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][0]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][0]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][1]
         core_i/cs_registers_i/mhpmcounter_q_reg[3][2]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][1]
         core_i/cs_registers_i/mhpmcounter_q_reg[0][2]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][1]
         core_i/cs_registers_i/mhpmcounter_q_reg[2][2]
         core_i/cs_registers_i/depc_q_reg[12]
         core_i/cs_registers_i/mstatus_q_reg[mie]
         core_i/cs_registers_i/mepc_q_reg[17]
         core_i/cs_registers_i/mtvec_q_reg[23]
         core_i/cs_registers_i/depc_q_reg[29]
         core_i/cs_registers_i/depc_q_reg[27]
         core_i/cs_registers_i/dcsr_q_reg[step]
         core_i/cs_registers_i/depc_q_reg[3]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[12]
         core_i/cs_registers_i/depc_q_reg[30]
         core_i/cs_registers_i/depc_q_reg[15]
         core_i/cs_registers_i/depc_q_reg[14]
         core_i/cs_registers_i/depc_q_reg[13]
         core_i/cs_registers_i/depc_q_reg[6]
         core_i/cs_registers_i/depc_q_reg[7]
         core_i/cs_registers_i/mepc_q_reg[2]
         core_i/cs_registers_i/mepc_q_reg[28]
         core_i/cs_registers_i/mepc_q_reg[26]
         core_i/cs_registers_i/mepc_q_reg[25]
         core_i/cs_registers_i/mepc_q_reg[24]
         core_i/cs_registers_i/mepc_q_reg[23]
         core_i/cs_registers_i/mepc_q_reg[22]
         core_i/cs_registers_i/mepc_q_reg[21]
         core_i/cs_registers_i/mepc_q_reg[20]
         core_i/cs_registers_i/mepc_q_reg[19]
         core_i/cs_registers_i/mepc_q_reg[18]
         core_i/cs_registers_i/mepc_q_reg[16]
         core_i/cs_registers_i/mepc_q_reg[4]
         core_i/cs_registers_i/depc_q_reg[17]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[31]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[3]
         core_i/cs_registers_i/mepc_q_reg[31]
         core_i/cs_registers_i/mepc_q_reg[30]
         core_i/cs_registers_i/mepc_q_reg[29]
         core_i/cs_registers_i/mepc_q_reg[27]
         core_i/cs_registers_i/mepc_q_reg[15]
         core_i/cs_registers_i/mepc_q_reg[14]
         core_i/cs_registers_i/mepc_q_reg[13]
         core_i/cs_registers_i/mepc_q_reg[12]
         core_i/cs_registers_i/mepc_q_reg[6]
         core_i/cs_registers_i/mepc_q_reg[7]
         core_i/cs_registers_i/mepc_q_reg[3]
         core_i/cs_registers_i/depc_q_reg[31]
         core_i/cs_registers_i/dcsr_q_reg[stepie]
         core_i/cs_registers_i/depc_q_reg[8]
         core_i/cs_registers_i/mtvec_q_reg[22]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_control_exec_q_reg
         core_i/cs_registers_i/depc_q_reg[28]
         core_i/cs_registers_i/depc_q_reg[26]
         core_i/cs_registers_i/depc_q_reg[25]
         core_i/cs_registers_i/depc_q_reg[24]
         core_i/cs_registers_i/depc_q_reg[23]
         core_i/cs_registers_i/depc_q_reg[22]
         core_i/cs_registers_i/depc_q_reg[21]
         core_i/cs_registers_i/depc_q_reg[20]
         core_i/cs_registers_i/depc_q_reg[19]
         core_i/cs_registers_i/depc_q_reg[18]
         core_i/cs_registers_i/depc_q_reg[16]
         core_i/cs_registers_i/depc_q_reg[4]
         core_i/cs_registers_i/mtvec_q_reg[20]
         core_i/cs_registers_i/mtvec_q_reg[18]
         core_i/cs_registers_i/mtvec_q_reg[17]
         core_i/cs_registers_i/mtvec_q_reg[16]
         core_i/cs_registers_i/mtvec_q_reg[15]
         core_i/cs_registers_i/mtvec_q_reg[14]
         core_i/cs_registers_i/mtvec_q_reg[13]
         core_i/cs_registers_i/mtvec_q_reg[12]
         core_i/cs_registers_i/mtvec_q_reg[11]
         core_i/cs_registers_i/mtvec_q_reg[10]
         core_i/cs_registers_i/mtvec_q_reg[9]
         core_i/cs_registers_i/mtvec_q_reg[8]
         core_i/cs_registers_i/mepc_q_reg[11]
         core_i/cs_registers_i/mepc_q_reg[10]
         core_i/cs_registers_i/mepc_q_reg[9]
         core_i/cs_registers_i/mepc_q_reg[8]
         core_i/cs_registers_i/mepc_q_reg[5]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[1]
         core_i/cs_registers_i/mie_q_reg[7]
         core_i/cs_registers_i/mie_q_reg[3]
         core_i/cs_registers_i/depc_q_reg[11]
         core_i/cs_registers_i/depc_q_reg[10]
         core_i/cs_registers_i/depc_q_reg[9]
         core_i/cs_registers_i/depc_q_reg[5]
         core_i/cs_registers_i/depc_q_reg[2]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[0]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[30]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[29]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[28]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[27]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[26]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[25]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[24]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[23]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[22]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[21]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[20]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[19]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[18]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[17]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[16]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[15]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[14]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[13]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[11]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[10]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[9]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[8]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[6]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[5]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[4]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[2]
         core_i/cs_registers_i/gen_trigger_regs.tmatch_value_q_reg[7]
         core_i/cs_registers_i/mtvec_q_reg[21]
         core_i/cs_registers_i/mtvec_q_reg[19]
         core_i/cs_registers_i/mtvec_q_reg[7]
         core_i/cs_registers_i/mtvec_q_reg[6]
         core_i/cs_registers_i/mtvec_q_reg[5]
         core_i/cs_registers_i/mtvec_q_reg[4]
         core_i/cs_registers_i/mtvec_q_reg[3]
         core_i/cs_registers_i/mtvec_q_reg[2]
         core_i/cs_registers_i/mtvec_q_reg[1]
         core_i/cs_registers_i/mtvec_q_reg[0]
         core_i/cs_registers_i/mie_q_reg[31]
         core_i/cs_registers_i/mie_q_reg[30]
         core_i/cs_registers_i/mie_q_reg[29]
         core_i/cs_registers_i/mie_q_reg[28]
         core_i/cs_registers_i/mie_q_reg[27]
         core_i/cs_registers_i/mie_q_reg[26]
         core_i/cs_registers_i/mie_q_reg[25]
         core_i/cs_registers_i/mie_q_reg[24]
         core_i/cs_registers_i/mie_q_reg[23]
         core_i/cs_registers_i/mie_q_reg[22]
         core_i/cs_registers_i/mie_q_reg[21]
         core_i/cs_registers_i/mie_q_reg[20]
         core_i/cs_registers_i/mie_q_reg[19]
         core_i/cs_registers_i/mie_q_reg[18]
         core_i/cs_registers_i/mie_q_reg[17]
         core_i/cs_registers_i/mie_q_reg[16]
         core_i/cs_registers_i/mie_q_reg[11]
         core_i/cs_registers_i/mtvec_mode_q_reg[0]
         core_i/if_stage_i/aligner_i/pc_q_reg[0]
         core_i/if_stage_i/aligner_i/pc_q_reg[12]
         core_i/if_stage_i/aligner_i/pc_q_reg[13]
         core_i/if_stage_i/aligner_i/pc_q_reg[14]
         core_i/if_stage_i/aligner_i/pc_q_reg[15]
         core_i/if_stage_i/aligner_i/pc_q_reg[17]
         core_i/if_stage_i/aligner_i/pc_q_reg[27]
         core_i/if_stage_i/aligner_i/pc_q_reg[29]
         core_i/if_stage_i/aligner_i/pc_q_reg[30]
         core_i/if_stage_i/aligner_i/pc_q_reg[10]
         core_i/if_stage_i/aligner_i/pc_q_reg[11]
         core_i/if_stage_i/aligner_i/pc_q_reg[16]
         core_i/if_stage_i/aligner_i/pc_q_reg[18]
         core_i/if_stage_i/aligner_i/pc_q_reg[19]
         core_i/if_stage_i/aligner_i/pc_q_reg[20]
         core_i/if_stage_i/aligner_i/pc_q_reg[21]
         core_i/if_stage_i/aligner_i/pc_q_reg[22]
         core_i/if_stage_i/aligner_i/pc_q_reg[23]
         core_i/if_stage_i/aligner_i/pc_q_reg[24]
         core_i/if_stage_i/aligner_i/pc_q_reg[25]
         core_i/if_stage_i/aligner_i/pc_q_reg[26]
         core_i/if_stage_i/aligner_i/pc_q_reg[28]
         core_i/if_stage_i/aligner_i/pc_q_reg[31]
         core_i/if_stage_i/aligner_i/state_reg[1]
         core_i/if_stage_i/aligner_i/state_reg[0]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[0]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[1]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[2]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[3]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[4]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[5]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[6]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[7]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[8]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[9]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[10]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[11]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[12]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[13]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[14]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[15]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[16]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[17]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[18]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[19]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[20]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[21]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[22]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[23]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[24]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[25]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[26]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[27]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[28]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[29]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[30]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[31]
         core_i/if_stage_i/aligner_i/hwlp_addr_q_reg[0]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[2]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[3]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[4]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[5]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[6]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[7]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[8]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[9]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[10]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[11]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[12]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[13]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[14]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[15]
         core_i/if_stage_i/aligner_i/r_instr_h_reg[1]
         core_i/if_stage_i/aligner_i/aligner_ready_q_reg
         core_i/if_stage_i/aligner_i/hwlp_update_pc_q_reg
         core_i/if_stage_i/aligner_i/pc_q_reg[3]
         core_i/if_stage_i/aligner_i/pc_q_reg[6]
         core_i/if_stage_i/aligner_i/pc_q_reg[7]
         core_i/if_stage_i/aligner_i/pc_q_reg[4]
         core_i/if_stage_i/aligner_i/pc_q_reg[5]
         core_i/if_stage_i/aligner_i/pc_q_reg[8]
         core_i/if_stage_i/aligner_i/pc_q_reg[9]
         core_i/if_stage_i/aligner_i/pc_q_reg[2]
         core_i/if_stage_i/aligner_i/pc_q_reg[1]
         core_i/id_stage_i/register_file_i/mem_reg[1][31]
         core_i/id_stage_i/register_file_i/mem_reg[1][30]
         core_i/id_stage_i/register_file_i/mem_reg[1][29]
         core_i/id_stage_i/register_file_i/mem_reg[1][28]
         core_i/id_stage_i/register_file_i/mem_reg[1][27]
         core_i/id_stage_i/register_file_i/mem_reg[1][26]
         core_i/id_stage_i/register_file_i/mem_reg[1][25]
         core_i/id_stage_i/register_file_i/mem_reg[1][24]
         core_i/id_stage_i/register_file_i/mem_reg[1][23]
         core_i/id_stage_i/register_file_i/mem_reg[1][22]
         core_i/id_stage_i/register_file_i/mem_reg[1][21]
         core_i/id_stage_i/register_file_i/mem_reg[1][20]
         core_i/id_stage_i/register_file_i/mem_reg[1][19]
         core_i/id_stage_i/register_file_i/mem_reg[4][31]
         core_i/id_stage_i/register_file_i/mem_reg[4][30]
         core_i/id_stage_i/register_file_i/mem_reg[4][29]
         core_i/id_stage_i/register_file_i/mem_reg[4][28]
         core_i/id_stage_i/register_file_i/mem_reg[4][27]
         core_i/id_stage_i/register_file_i/mem_reg[4][26]
         core_i/id_stage_i/register_file_i/mem_reg[4][25]
         core_i/id_stage_i/register_file_i/mem_reg[4][24]
         core_i/id_stage_i/register_file_i/mem_reg[4][23]
         core_i/id_stage_i/register_file_i/mem_reg[4][22]
         core_i/id_stage_i/register_file_i/mem_reg[4][21]
         core_i/id_stage_i/register_file_i/mem_reg[4][20]
         core_i/id_stage_i/register_file_i/mem_reg[8][31]
         core_i/id_stage_i/register_file_i/mem_reg[8][30]
         core_i/id_stage_i/register_file_i/mem_reg[8][29]
         core_i/id_stage_i/register_file_i/mem_reg[8][28]
         core_i/id_stage_i/register_file_i/mem_reg[8][27]
         core_i/id_stage_i/register_file_i/mem_reg[8][26]
         core_i/id_stage_i/register_file_i/mem_reg[8][25]
         core_i/id_stage_i/register_file_i/mem_reg[8][24]
         core_i/id_stage_i/register_file_i/mem_reg[8][23]
         core_i/id_stage_i/register_file_i/mem_reg[8][22]
         core_i/id_stage_i/register_file_i/mem_reg[8][21]
         core_i/id_stage_i/register_file_i/mem_reg[14][31]
         core_i/id_stage_i/register_file_i/mem_reg[14][30]
         core_i/id_stage_i/register_file_i/mem_reg[14][29]
         core_i/id_stage_i/register_file_i/mem_reg[14][28]
         core_i/id_stage_i/register_file_i/mem_reg[14][27]
         core_i/id_stage_i/register_file_i/mem_reg[14][26]
         core_i/id_stage_i/register_file_i/mem_reg[14][25]
         core_i/id_stage_i/register_file_i/mem_reg[14][24]
         core_i/id_stage_i/register_file_i/mem_reg[14][23]
         core_i/id_stage_i/register_file_i/mem_reg[14][22]
         core_i/id_stage_i/register_file_i/mem_reg[14][21]
         core_i/id_stage_i/register_file_i/mem_reg[16][31]
         core_i/id_stage_i/register_file_i/mem_reg[16][30]
         core_i/id_stage_i/register_file_i/mem_reg[16][29]
         core_i/id_stage_i/register_file_i/mem_reg[16][28]
         core_i/id_stage_i/register_file_i/mem_reg[16][27]
         core_i/id_stage_i/register_file_i/mem_reg[16][26]
         core_i/id_stage_i/register_file_i/mem_reg[16][25]
         core_i/id_stage_i/register_file_i/mem_reg[16][24]
         core_i/id_stage_i/register_file_i/mem_reg[16][23]
         core_i/id_stage_i/register_file_i/mem_reg[16][22]
         core_i/id_stage_i/register_file_i/mem_reg[16][21]
         core_i/id_stage_i/register_file_i/mem_reg[16][20]
         core_i/id_stage_i/register_file_i/mem_reg[20][31]
         core_i/id_stage_i/register_file_i/mem_reg[20][30]
         core_i/id_stage_i/register_file_i/mem_reg[20][29]
         core_i/id_stage_i/register_file_i/mem_reg[20][28]
         core_i/id_stage_i/register_file_i/mem_reg[20][27]
         core_i/id_stage_i/register_file_i/mem_reg[20][26]
         core_i/id_stage_i/register_file_i/mem_reg[20][25]
         core_i/id_stage_i/register_file_i/mem_reg[20][24]
         core_i/id_stage_i/register_file_i/mem_reg[20][23]
         core_i/id_stage_i/register_file_i/mem_reg[20][22]
         core_i/id_stage_i/register_file_i/mem_reg[20][21]
         core_i/id_stage_i/register_file_i/mem_reg[24][31]
         core_i/id_stage_i/register_file_i/mem_reg[24][30]
         core_i/id_stage_i/register_file_i/mem_reg[24][29]
         core_i/id_stage_i/register_file_i/mem_reg[24][28]
         core_i/id_stage_i/register_file_i/mem_reg[24][27]
         core_i/id_stage_i/register_file_i/mem_reg[24][26]
         core_i/id_stage_i/register_file_i/mem_reg[24][25]
         core_i/id_stage_i/register_file_i/mem_reg[24][24]
         core_i/id_stage_i/register_file_i/mem_reg[24][23]
         core_i/id_stage_i/register_file_i/mem_reg[24][22]
         core_i/id_stage_i/register_file_i/mem_reg[24][21]
         core_i/id_stage_i/register_file_i/mem_reg[30][31]
         core_i/id_stage_i/register_file_i/mem_reg[30][30]
         core_i/id_stage_i/register_file_i/mem_reg[30][29]
         core_i/id_stage_i/register_file_i/mem_reg[30][28]
         core_i/id_stage_i/register_file_i/mem_reg[30][27]
         core_i/id_stage_i/register_file_i/mem_reg[30][26]
         core_i/id_stage_i/register_file_i/mem_reg[30][25]
         core_i/id_stage_i/register_file_i/mem_reg[30][24]
         core_i/id_stage_i/register_file_i/mem_reg[30][23]
         core_i/id_stage_i/register_file_i/mem_reg[30][22]
         core_i/id_stage_i/register_file_i/mem_reg[30][21]
         core_i/id_stage_i/register_file_i/mem_reg[3][31]
         core_i/id_stage_i/register_file_i/mem_reg[3][30]
         core_i/id_stage_i/register_file_i/mem_reg[3][29]
         core_i/id_stage_i/register_file_i/mem_reg[3][28]
         core_i/id_stage_i/register_file_i/mem_reg[3][27]
         core_i/id_stage_i/register_file_i/mem_reg[3][26]
         core_i/id_stage_i/register_file_i/mem_reg[3][25]
         core_i/id_stage_i/register_file_i/mem_reg[3][24]
         core_i/id_stage_i/register_file_i/mem_reg[3][23]
         core_i/id_stage_i/register_file_i/mem_reg[3][22]
         core_i/id_stage_i/register_file_i/mem_reg[3][21]
         core_i/id_stage_i/register_file_i/mem_reg[3][20]
         core_i/id_stage_i/register_file_i/mem_reg[3][19]
         core_i/id_stage_i/register_file_i/mem_reg[7][31]
         core_i/id_stage_i/register_file_i/mem_reg[7][30]
         core_i/id_stage_i/register_file_i/mem_reg[7][29]
         core_i/id_stage_i/register_file_i/mem_reg[7][28]
         core_i/id_stage_i/register_file_i/mem_reg[7][27]
         core_i/id_stage_i/register_file_i/mem_reg[7][26]
         core_i/id_stage_i/register_file_i/mem_reg[7][25]
         core_i/id_stage_i/register_file_i/mem_reg[7][24]
         core_i/id_stage_i/register_file_i/mem_reg[7][23]
         core_i/id_stage_i/register_file_i/mem_reg[7][22]
         core_i/id_stage_i/register_file_i/mem_reg[7][21]
         core_i/id_stage_i/register_file_i/mem_reg[7][20]
         core_i/id_stage_i/register_file_i/mem_reg[11][31]
         core_i/id_stage_i/register_file_i/mem_reg[11][30]
         core_i/id_stage_i/register_file_i/mem_reg[11][29]
         core_i/id_stage_i/register_file_i/mem_reg[11][28]
         core_i/id_stage_i/register_file_i/mem_reg[11][27]
         core_i/id_stage_i/register_file_i/mem_reg[11][26]
         core_i/id_stage_i/register_file_i/mem_reg[11][25]
         core_i/id_stage_i/register_file_i/mem_reg[11][24]
         core_i/id_stage_i/register_file_i/mem_reg[11][23]
         core_i/id_stage_i/register_file_i/mem_reg[11][22]
         core_i/id_stage_i/register_file_i/mem_reg[11][21]
         core_i/id_stage_i/register_file_i/mem_reg[11][20]
         core_i/id_stage_i/register_file_i/mem_reg[13][31]
         core_i/id_stage_i/register_file_i/mem_reg[13][30]
         core_i/id_stage_i/register_file_i/mem_reg[13][29]
         core_i/id_stage_i/register_file_i/mem_reg[13][28]
         core_i/id_stage_i/register_file_i/mem_reg[13][27]
         core_i/id_stage_i/register_file_i/mem_reg[13][26]
         core_i/id_stage_i/register_file_i/mem_reg[13][25]
         core_i/id_stage_i/register_file_i/mem_reg[13][24]
         core_i/id_stage_i/register_file_i/mem_reg[13][23]
         core_i/id_stage_i/register_file_i/mem_reg[13][22]
         core_i/id_stage_i/register_file_i/mem_reg[13][21]
         core_i/id_stage_i/register_file_i/mem_reg[13][20]
         core_i/id_stage_i/register_file_i/mem_reg[19][31]
         core_i/id_stage_i/register_file_i/mem_reg[19][30]
         core_i/id_stage_i/register_file_i/mem_reg[19][29]
         core_i/id_stage_i/register_file_i/mem_reg[19][28]
         core_i/id_stage_i/register_file_i/mem_reg[19][27]
         core_i/id_stage_i/register_file_i/mem_reg[19][26]
         core_i/id_stage_i/register_file_i/mem_reg[19][25]
         core_i/id_stage_i/register_file_i/mem_reg[19][24]
         core_i/id_stage_i/register_file_i/mem_reg[19][23]
         core_i/id_stage_i/register_file_i/mem_reg[19][22]
         core_i/id_stage_i/register_file_i/mem_reg[19][21]
         core_i/id_stage_i/register_file_i/mem_reg[19][20]
         core_i/id_stage_i/register_file_i/mem_reg[19][19]
         core_i/id_stage_i/register_file_i/mem_reg[23][31]
         core_i/id_stage_i/register_file_i/mem_reg[23][30]
         core_i/id_stage_i/register_file_i/mem_reg[23][29]
         core_i/id_stage_i/register_file_i/mem_reg[23][28]
         core_i/id_stage_i/register_file_i/mem_reg[23][27]
         core_i/id_stage_i/register_file_i/mem_reg[23][26]
         core_i/id_stage_i/register_file_i/mem_reg[23][25]
         core_i/id_stage_i/register_file_i/mem_reg[23][24]
         core_i/id_stage_i/register_file_i/mem_reg[23][23]
         core_i/id_stage_i/register_file_i/mem_reg[23][22]
         core_i/id_stage_i/register_file_i/mem_reg[23][21]
         core_i/id_stage_i/register_file_i/mem_reg[23][20]
         core_i/id_stage_i/register_file_i/mem_reg[27][31]
         core_i/id_stage_i/register_file_i/mem_reg[27][30]
         core_i/id_stage_i/register_file_i/mem_reg[27][29]
         core_i/id_stage_i/register_file_i/mem_reg[27][28]
         core_i/id_stage_i/register_file_i/mem_reg[27][27]
         core_i/id_stage_i/register_file_i/mem_reg[27][26]
         core_i/id_stage_i/register_file_i/mem_reg[27][25]
         core_i/id_stage_i/register_file_i/mem_reg[27][24]
         core_i/id_stage_i/register_file_i/mem_reg[27][23]
         core_i/id_stage_i/register_file_i/mem_reg[27][22]
         core_i/id_stage_i/register_file_i/mem_reg[27][21]
         core_i/id_stage_i/register_file_i/mem_reg[27][20]
         core_i/id_stage_i/register_file_i/mem_reg[29][31]
         core_i/id_stage_i/register_file_i/mem_reg[29][30]
         core_i/id_stage_i/register_file_i/mem_reg[29][29]
         core_i/id_stage_i/register_file_i/mem_reg[29][28]
         core_i/id_stage_i/register_file_i/mem_reg[29][27]
         core_i/id_stage_i/register_file_i/mem_reg[29][26]
         core_i/id_stage_i/register_file_i/mem_reg[29][25]
         core_i/id_stage_i/register_file_i/mem_reg[29][24]
         core_i/id_stage_i/register_file_i/mem_reg[29][23]
         core_i/id_stage_i/register_file_i/mem_reg[29][22]
         core_i/id_stage_i/register_file_i/mem_reg[29][21]
         core_i/id_stage_i/register_file_i/mem_reg[29][20]
         core_i/id_stage_i/register_file_i/mem_reg[2][31]
         core_i/id_stage_i/register_file_i/mem_reg[2][30]
         core_i/id_stage_i/register_file_i/mem_reg[2][29]
         core_i/id_stage_i/register_file_i/mem_reg[2][28]
         core_i/id_stage_i/register_file_i/mem_reg[2][27]
         core_i/id_stage_i/register_file_i/mem_reg[2][26]
         core_i/id_stage_i/register_file_i/mem_reg[2][25]
         core_i/id_stage_i/register_file_i/mem_reg[2][24]
         core_i/id_stage_i/register_file_i/mem_reg[2][23]
         core_i/id_stage_i/register_file_i/mem_reg[2][22]
         core_i/id_stage_i/register_file_i/mem_reg[2][21]
         core_i/id_stage_i/register_file_i/mem_reg[2][20]
         core_i/id_stage_i/register_file_i/mem_reg[6][31]
         core_i/id_stage_i/register_file_i/mem_reg[6][30]
         core_i/id_stage_i/register_file_i/mem_reg[6][29]
         core_i/id_stage_i/register_file_i/mem_reg[6][28]
         core_i/id_stage_i/register_file_i/mem_reg[6][27]
         core_i/id_stage_i/register_file_i/mem_reg[6][26]
         core_i/id_stage_i/register_file_i/mem_reg[6][25]
         core_i/id_stage_i/register_file_i/mem_reg[6][24]
         core_i/id_stage_i/register_file_i/mem_reg[6][23]
         core_i/id_stage_i/register_file_i/mem_reg[6][22]
         core_i/id_stage_i/register_file_i/mem_reg[6][21]
         core_i/id_stage_i/register_file_i/mem_reg[6][20]
         core_i/id_stage_i/register_file_i/mem_reg[10][31]
         core_i/id_stage_i/register_file_i/mem_reg[10][30]
         core_i/id_stage_i/register_file_i/mem_reg[10][29]
         core_i/id_stage_i/register_file_i/mem_reg[10][28]
         core_i/id_stage_i/register_file_i/mem_reg[10][27]
         core_i/id_stage_i/register_file_i/mem_reg[10][26]
         core_i/id_stage_i/register_file_i/mem_reg[10][25]
         core_i/id_stage_i/register_file_i/mem_reg[10][24]
         core_i/id_stage_i/register_file_i/mem_reg[10][23]
         core_i/id_stage_i/register_file_i/mem_reg[10][22]
         core_i/id_stage_i/register_file_i/mem_reg[10][21]
         core_i/id_stage_i/register_file_i/mem_reg[10][20]
         core_i/id_stage_i/register_file_i/mem_reg[12][31]
         core_i/id_stage_i/register_file_i/mem_reg[12][30]
         core_i/id_stage_i/register_file_i/mem_reg[12][29]
         core_i/id_stage_i/register_file_i/mem_reg[12][28]
         core_i/id_stage_i/register_file_i/mem_reg[12][27]
         core_i/id_stage_i/register_file_i/mem_reg[12][26]
         core_i/id_stage_i/register_file_i/mem_reg[12][25]
         core_i/id_stage_i/register_file_i/mem_reg[12][24]
         core_i/id_stage_i/register_file_i/mem_reg[12][23]
         core_i/id_stage_i/register_file_i/mem_reg[12][22]
         core_i/id_stage_i/register_file_i/mem_reg[12][21]
         core_i/id_stage_i/register_file_i/mem_reg[12][20]
         core_i/id_stage_i/register_file_i/mem_reg[18][31]
         core_i/id_stage_i/register_file_i/mem_reg[18][30]
         core_i/id_stage_i/register_file_i/mem_reg[18][29]
         core_i/id_stage_i/register_file_i/mem_reg[18][28]
         core_i/id_stage_i/register_file_i/mem_reg[18][27]
         core_i/id_stage_i/register_file_i/mem_reg[18][26]
         core_i/id_stage_i/register_file_i/mem_reg[18][25]
         core_i/id_stage_i/register_file_i/mem_reg[18][24]
         core_i/id_stage_i/register_file_i/mem_reg[18][23]
         core_i/id_stage_i/register_file_i/mem_reg[18][22]
         core_i/id_stage_i/register_file_i/mem_reg[18][21]
         core_i/id_stage_i/register_file_i/mem_reg[18][20]
         core_i/id_stage_i/register_file_i/mem_reg[22][31]
         core_i/id_stage_i/register_file_i/mem_reg[22][30]
         core_i/id_stage_i/register_file_i/mem_reg[22][29]
         core_i/id_stage_i/register_file_i/mem_reg[22][28]
         core_i/id_stage_i/register_file_i/mem_reg[22][27]
         core_i/id_stage_i/register_file_i/mem_reg[22][26]
         core_i/id_stage_i/register_file_i/mem_reg[22][25]
         core_i/id_stage_i/register_file_i/mem_reg[22][24]
         core_i/id_stage_i/register_file_i/mem_reg[22][23]
         core_i/id_stage_i/register_file_i/mem_reg[22][22]
         core_i/id_stage_i/register_file_i/mem_reg[22][21]
         core_i/id_stage_i/register_file_i/mem_reg[22][20]
         core_i/id_stage_i/register_file_i/mem_reg[26][31]
         core_i/id_stage_i/register_file_i/mem_reg[26][30]
         core_i/id_stage_i/register_file_i/mem_reg[26][29]
         core_i/id_stage_i/register_file_i/mem_reg[26][28]
         core_i/id_stage_i/register_file_i/mem_reg[26][27]
         core_i/id_stage_i/register_file_i/mem_reg[26][26]
         core_i/id_stage_i/register_file_i/mem_reg[26][25]
         core_i/id_stage_i/register_file_i/mem_reg[26][24]
         core_i/id_stage_i/register_file_i/mem_reg[26][23]
         core_i/id_stage_i/register_file_i/mem_reg[26][22]
         core_i/id_stage_i/register_file_i/mem_reg[26][21]
         core_i/id_stage_i/register_file_i/mem_reg[26][20]
         core_i/id_stage_i/register_file_i/mem_reg[28][31]
         core_i/id_stage_i/register_file_i/mem_reg[28][30]
         core_i/id_stage_i/register_file_i/mem_reg[28][29]
         core_i/id_stage_i/register_file_i/mem_reg[28][28]
         core_i/id_stage_i/register_file_i/mem_reg[28][27]
         core_i/id_stage_i/register_file_i/mem_reg[28][26]
         core_i/id_stage_i/register_file_i/mem_reg[28][25]
         core_i/id_stage_i/register_file_i/mem_reg[28][24]
         core_i/id_stage_i/register_file_i/mem_reg[28][23]
         core_i/id_stage_i/register_file_i/mem_reg[28][22]
         core_i/id_stage_i/register_file_i/mem_reg[28][21]
         core_i/id_stage_i/register_file_i/mem_reg[28][20]
         core_i/id_stage_i/register_file_i/mem_reg[5][31]
         core_i/id_stage_i/register_file_i/mem_reg[5][30]
         core_i/id_stage_i/register_file_i/mem_reg[5][29]
         core_i/id_stage_i/register_file_i/mem_reg[5][28]
         core_i/id_stage_i/register_file_i/mem_reg[5][27]
         core_i/id_stage_i/register_file_i/mem_reg[5][26]
         core_i/id_stage_i/register_file_i/mem_reg[5][25]
         core_i/id_stage_i/register_file_i/mem_reg[5][24]
         core_i/id_stage_i/register_file_i/mem_reg[5][23]
         core_i/id_stage_i/register_file_i/mem_reg[5][22]
         core_i/id_stage_i/register_file_i/mem_reg[9][31]
         core_i/id_stage_i/register_file_i/mem_reg[9][30]
         core_i/id_stage_i/register_file_i/mem_reg[9][29]
         core_i/id_stage_i/register_file_i/mem_reg[9][28]
         core_i/id_stage_i/register_file_i/mem_reg[9][27]
         core_i/id_stage_i/register_file_i/mem_reg[9][26]
         core_i/id_stage_i/register_file_i/mem_reg[9][25]
         core_i/id_stage_i/register_file_i/mem_reg[9][24]
         core_i/id_stage_i/register_file_i/mem_reg[9][23]
         core_i/id_stage_i/register_file_i/mem_reg[9][22]
         core_i/id_stage_i/register_file_i/mem_reg[15][31]
         core_i/id_stage_i/register_file_i/mem_reg[15][30]
         core_i/id_stage_i/register_file_i/mem_reg[15][29]
         core_i/id_stage_i/register_file_i/mem_reg[15][28]
         core_i/id_stage_i/register_file_i/mem_reg[15][27]
         core_i/id_stage_i/register_file_i/mem_reg[15][26]
         core_i/id_stage_i/register_file_i/mem_reg[15][25]
         core_i/id_stage_i/register_file_i/mem_reg[15][24]
         core_i/id_stage_i/register_file_i/mem_reg[15][23]
         core_i/id_stage_i/register_file_i/mem_reg[15][22]
         core_i/id_stage_i/register_file_i/mem_reg[17][31]
         core_i/id_stage_i/register_file_i/mem_reg[17][30]
         core_i/id_stage_i/register_file_i/mem_reg[17][29]
         core_i/id_stage_i/register_file_i/mem_reg[17][28]
         core_i/id_stage_i/register_file_i/mem_reg[17][27]
         core_i/id_stage_i/register_file_i/mem_reg[17][26]
         core_i/id_stage_i/register_file_i/mem_reg[17][25]
         core_i/id_stage_i/register_file_i/mem_reg[17][24]
         core_i/id_stage_i/register_file_i/mem_reg[17][23]
         core_i/id_stage_i/register_file_i/mem_reg[17][22]
         core_i/id_stage_i/register_file_i/mem_reg[17][21]
         core_i/id_stage_i/register_file_i/mem_reg[21][31]
         core_i/id_stage_i/register_file_i/mem_reg[21][30]
         core_i/id_stage_i/register_file_i/mem_reg[21][29]
         core_i/id_stage_i/register_file_i/mem_reg[21][28]
         core_i/id_stage_i/register_file_i/mem_reg[21][27]
         core_i/id_stage_i/register_file_i/mem_reg[21][26]
         core_i/id_stage_i/register_file_i/mem_reg[21][25]
         core_i/id_stage_i/register_file_i/mem_reg[21][24]
         core_i/id_stage_i/register_file_i/mem_reg[21][23]
         core_i/id_stage_i/register_file_i/mem_reg[21][22]
         core_i/id_stage_i/register_file_i/mem_reg[25][31]
         core_i/id_stage_i/register_file_i/mem_reg[25][30]
         core_i/id_stage_i/register_file_i/mem_reg[25][29]
         core_i/id_stage_i/register_file_i/mem_reg[25][28]
         core_i/id_stage_i/register_file_i/mem_reg[25][27]
         core_i/id_stage_i/register_file_i/mem_reg[25][26]
         core_i/id_stage_i/register_file_i/mem_reg[25][25]
         core_i/id_stage_i/register_file_i/mem_reg[25][24]
         core_i/id_stage_i/register_file_i/mem_reg[25][23]
         core_i/id_stage_i/register_file_i/mem_reg[25][22]
         core_i/id_stage_i/register_file_i/mem_reg[31][31]
         core_i/id_stage_i/register_file_i/mem_reg[31][30]
         core_i/id_stage_i/register_file_i/mem_reg[31][29]
         core_i/id_stage_i/register_file_i/mem_reg[31][28]
         core_i/id_stage_i/register_file_i/mem_reg[31][27]
         core_i/id_stage_i/register_file_i/mem_reg[31][26]
         core_i/id_stage_i/register_file_i/mem_reg[31][25]
         core_i/id_stage_i/register_file_i/mem_reg[31][24]
         core_i/id_stage_i/register_file_i/mem_reg[31][23]
         core_i/id_stage_i/register_file_i/mem_reg[31][22]
         core_i/id_stage_i/register_file_i/mem_reg[1][18]
         core_i/id_stage_i/register_file_i/mem_reg[1][17]
         core_i/id_stage_i/register_file_i/mem_reg[1][16]
         core_i/id_stage_i/register_file_i/mem_reg[1][15]
         core_i/id_stage_i/register_file_i/mem_reg[1][14]
         core_i/id_stage_i/register_file_i/mem_reg[1][13]
         core_i/id_stage_i/register_file_i/mem_reg[1][12]
         core_i/id_stage_i/register_file_i/mem_reg[1][11]
         core_i/id_stage_i/register_file_i/mem_reg[1][10]
         core_i/id_stage_i/register_file_i/mem_reg[1][9]
         core_i/id_stage_i/register_file_i/mem_reg[1][8]
         core_i/id_stage_i/register_file_i/mem_reg[1][7]
         core_i/id_stage_i/register_file_i/mem_reg[1][6]
         core_i/id_stage_i/register_file_i/mem_reg[1][5]
         core_i/id_stage_i/register_file_i/mem_reg[1][4]
         core_i/id_stage_i/register_file_i/mem_reg[1][3]
         core_i/id_stage_i/register_file_i/mem_reg[1][2]
         core_i/id_stage_i/register_file_i/mem_reg[1][1]
         core_i/id_stage_i/register_file_i/mem_reg[1][0]
         core_i/id_stage_i/register_file_i/mem_reg[4][19]
         core_i/id_stage_i/register_file_i/mem_reg[4][18]
         core_i/id_stage_i/register_file_i/mem_reg[4][17]
         core_i/id_stage_i/register_file_i/mem_reg[4][16]
         core_i/id_stage_i/register_file_i/mem_reg[4][15]
         core_i/id_stage_i/register_file_i/mem_reg[4][14]
         core_i/id_stage_i/register_file_i/mem_reg[4][13]
         core_i/id_stage_i/register_file_i/mem_reg[4][12]
         core_i/id_stage_i/register_file_i/mem_reg[4][11]
         core_i/id_stage_i/register_file_i/mem_reg[4][10]
         core_i/id_stage_i/register_file_i/mem_reg[4][9]
         core_i/id_stage_i/register_file_i/mem_reg[4][8]
         core_i/id_stage_i/register_file_i/mem_reg[4][7]
         core_i/id_stage_i/register_file_i/mem_reg[4][6]
         core_i/id_stage_i/register_file_i/mem_reg[4][5]
         core_i/id_stage_i/register_file_i/mem_reg[4][4]
         core_i/id_stage_i/register_file_i/mem_reg[4][3]
         core_i/id_stage_i/register_file_i/mem_reg[4][2]
         core_i/id_stage_i/register_file_i/mem_reg[4][1]
         core_i/id_stage_i/register_file_i/mem_reg[4][0]
         core_i/id_stage_i/register_file_i/mem_reg[8][20]
         core_i/id_stage_i/register_file_i/mem_reg[8][19]
         core_i/id_stage_i/register_file_i/mem_reg[8][18]
         core_i/id_stage_i/register_file_i/mem_reg[8][17]
         core_i/id_stage_i/register_file_i/mem_reg[8][16]
         core_i/id_stage_i/register_file_i/mem_reg[8][15]
         core_i/id_stage_i/register_file_i/mem_reg[8][14]
         core_i/id_stage_i/register_file_i/mem_reg[8][13]
         core_i/id_stage_i/register_file_i/mem_reg[8][12]
         core_i/id_stage_i/register_file_i/mem_reg[8][11]
         core_i/id_stage_i/register_file_i/mem_reg[8][10]
         core_i/id_stage_i/register_file_i/mem_reg[8][9]
         core_i/id_stage_i/register_file_i/mem_reg[8][8]
         core_i/id_stage_i/register_file_i/mem_reg[8][7]
         core_i/id_stage_i/register_file_i/mem_reg[8][6]
         core_i/id_stage_i/register_file_i/mem_reg[8][5]
         core_i/id_stage_i/register_file_i/mem_reg[8][4]
         core_i/id_stage_i/register_file_i/mem_reg[8][3]
         core_i/id_stage_i/register_file_i/mem_reg[8][2]
         core_i/id_stage_i/register_file_i/mem_reg[8][1]
         core_i/id_stage_i/register_file_i/mem_reg[8][0]
         core_i/id_stage_i/register_file_i/mem_reg[14][20]
         core_i/id_stage_i/register_file_i/mem_reg[14][19]
         core_i/id_stage_i/register_file_i/mem_reg[14][18]
         core_i/id_stage_i/register_file_i/mem_reg[14][17]
         core_i/id_stage_i/register_file_i/mem_reg[14][16]
         core_i/id_stage_i/register_file_i/mem_reg[14][15]
         core_i/id_stage_i/register_file_i/mem_reg[14][14]
         core_i/id_stage_i/register_file_i/mem_reg[14][13]
         core_i/id_stage_i/register_file_i/mem_reg[14][12]
         core_i/id_stage_i/register_file_i/mem_reg[14][11]
         core_i/id_stage_i/register_file_i/mem_reg[14][10]
         core_i/id_stage_i/register_file_i/mem_reg[14][9]
         core_i/id_stage_i/register_file_i/mem_reg[14][8]
         core_i/id_stage_i/register_file_i/mem_reg[14][7]
         core_i/id_stage_i/register_file_i/mem_reg[14][6]
         core_i/id_stage_i/register_file_i/mem_reg[14][5]
         core_i/id_stage_i/register_file_i/mem_reg[14][4]
         core_i/id_stage_i/register_file_i/mem_reg[14][3]
         core_i/id_stage_i/register_file_i/mem_reg[14][2]
         core_i/id_stage_i/register_file_i/mem_reg[14][1]
         core_i/id_stage_i/register_file_i/mem_reg[14][0]
         core_i/id_stage_i/register_file_i/mem_reg[16][19]
         core_i/id_stage_i/register_file_i/mem_reg[16][18]
         core_i/id_stage_i/register_file_i/mem_reg[16][17]
         core_i/id_stage_i/register_file_i/mem_reg[16][16]
         core_i/id_stage_i/register_file_i/mem_reg[16][15]
         core_i/id_stage_i/register_file_i/mem_reg[16][14]
         core_i/id_stage_i/register_file_i/mem_reg[16][13]
         core_i/id_stage_i/register_file_i/mem_reg[16][12]
         core_i/id_stage_i/register_file_i/mem_reg[16][11]
         core_i/id_stage_i/register_file_i/mem_reg[16][10]
         core_i/id_stage_i/register_file_i/mem_reg[16][9]
         core_i/id_stage_i/register_file_i/mem_reg[16][8]
         core_i/id_stage_i/register_file_i/mem_reg[16][7]
         core_i/id_stage_i/register_file_i/mem_reg[16][6]
         core_i/id_stage_i/register_file_i/mem_reg[16][5]
         core_i/id_stage_i/register_file_i/mem_reg[16][4]
         core_i/id_stage_i/register_file_i/mem_reg[16][3]
         core_i/id_stage_i/register_file_i/mem_reg[16][2]
         core_i/id_stage_i/register_file_i/mem_reg[16][1]
         core_i/id_stage_i/register_file_i/mem_reg[16][0]
         core_i/id_stage_i/register_file_i/mem_reg[20][20]
         core_i/id_stage_i/register_file_i/mem_reg[20][19]
         core_i/id_stage_i/register_file_i/mem_reg[20][18]
         core_i/id_stage_i/register_file_i/mem_reg[20][17]
         core_i/id_stage_i/register_file_i/mem_reg[20][16]
         core_i/id_stage_i/register_file_i/mem_reg[20][15]
         core_i/id_stage_i/register_file_i/mem_reg[20][14]
         core_i/id_stage_i/register_file_i/mem_reg[20][13]
         core_i/id_stage_i/register_file_i/mem_reg[20][12]
         core_i/id_stage_i/register_file_i/mem_reg[20][11]
         core_i/id_stage_i/register_file_i/mem_reg[20][10]
         core_i/id_stage_i/register_file_i/mem_reg[20][9]
         core_i/id_stage_i/register_file_i/mem_reg[20][8]
         core_i/id_stage_i/register_file_i/mem_reg[20][7]
         core_i/id_stage_i/register_file_i/mem_reg[20][6]
         core_i/id_stage_i/register_file_i/mem_reg[20][5]
         core_i/id_stage_i/register_file_i/mem_reg[20][4]
         core_i/id_stage_i/register_file_i/mem_reg[20][3]
         core_i/id_stage_i/register_file_i/mem_reg[20][2]
         core_i/id_stage_i/register_file_i/mem_reg[20][1]
         core_i/id_stage_i/register_file_i/mem_reg[20][0]
         core_i/id_stage_i/register_file_i/mem_reg[24][20]
         core_i/id_stage_i/register_file_i/mem_reg[24][19]
         core_i/id_stage_i/register_file_i/mem_reg[24][18]
         core_i/id_stage_i/register_file_i/mem_reg[24][17]
         core_i/id_stage_i/register_file_i/mem_reg[24][16]
         core_i/id_stage_i/register_file_i/mem_reg[24][15]
         core_i/id_stage_i/register_file_i/mem_reg[24][14]
         core_i/id_stage_i/register_file_i/mem_reg[24][13]
         core_i/id_stage_i/register_file_i/mem_reg[24][12]
         core_i/id_stage_i/register_file_i/mem_reg[24][11]
         core_i/id_stage_i/register_file_i/mem_reg[24][10]
         core_i/id_stage_i/register_file_i/mem_reg[24][9]
         core_i/id_stage_i/register_file_i/mem_reg[24][8]
         core_i/id_stage_i/register_file_i/mem_reg[24][7]
         core_i/id_stage_i/register_file_i/mem_reg[24][6]
         core_i/id_stage_i/register_file_i/mem_reg[24][5]
         core_i/id_stage_i/register_file_i/mem_reg[24][4]
         core_i/id_stage_i/register_file_i/mem_reg[24][3]
         core_i/id_stage_i/register_file_i/mem_reg[24][2]
         core_i/id_stage_i/register_file_i/mem_reg[24][1]
         core_i/id_stage_i/register_file_i/mem_reg[24][0]
         core_i/id_stage_i/register_file_i/mem_reg[30][20]
         core_i/id_stage_i/register_file_i/mem_reg[30][19]
         core_i/id_stage_i/register_file_i/mem_reg[30][18]
         core_i/id_stage_i/register_file_i/mem_reg[30][17]
         core_i/id_stage_i/register_file_i/mem_reg[30][16]
         core_i/id_stage_i/register_file_i/mem_reg[30][15]
         core_i/id_stage_i/register_file_i/mem_reg[30][14]
         core_i/id_stage_i/register_file_i/mem_reg[30][13]
         core_i/id_stage_i/register_file_i/mem_reg[30][12]
         core_i/id_stage_i/register_file_i/mem_reg[30][11]
         core_i/id_stage_i/register_file_i/mem_reg[30][10]
         core_i/id_stage_i/register_file_i/mem_reg[30][9]
         core_i/id_stage_i/register_file_i/mem_reg[30][8]
         core_i/id_stage_i/register_file_i/mem_reg[30][7]
         core_i/id_stage_i/register_file_i/mem_reg[30][6]
         core_i/id_stage_i/register_file_i/mem_reg[30][5]
         core_i/id_stage_i/register_file_i/mem_reg[30][4]
         core_i/id_stage_i/register_file_i/mem_reg[30][3]
         core_i/id_stage_i/register_file_i/mem_reg[30][2]
         core_i/id_stage_i/register_file_i/mem_reg[30][1]
         core_i/id_stage_i/register_file_i/mem_reg[30][0]
         core_i/id_stage_i/register_file_i/mem_reg[3][18]
         core_i/id_stage_i/register_file_i/mem_reg[3][17]
         core_i/id_stage_i/register_file_i/mem_reg[3][16]
         core_i/id_stage_i/register_file_i/mem_reg[3][15]
         core_i/id_stage_i/register_file_i/mem_reg[3][14]
         core_i/id_stage_i/register_file_i/mem_reg[3][13]
         core_i/id_stage_i/register_file_i/mem_reg[3][12]
         core_i/id_stage_i/register_file_i/mem_reg[3][11]
         core_i/id_stage_i/register_file_i/mem_reg[3][10]
         core_i/id_stage_i/register_file_i/mem_reg[3][9]
         core_i/id_stage_i/register_file_i/mem_reg[3][8]
         core_i/id_stage_i/register_file_i/mem_reg[3][7]
         core_i/id_stage_i/register_file_i/mem_reg[3][6]
         core_i/id_stage_i/register_file_i/mem_reg[3][5]
         core_i/id_stage_i/register_file_i/mem_reg[3][4]
         core_i/id_stage_i/register_file_i/mem_reg[3][3]
         core_i/id_stage_i/register_file_i/mem_reg[3][2]
         core_i/id_stage_i/register_file_i/mem_reg[3][1]
         core_i/id_stage_i/register_file_i/mem_reg[3][0]
         core_i/id_stage_i/register_file_i/mem_reg[7][19]
         core_i/id_stage_i/register_file_i/mem_reg[7][18]
         core_i/id_stage_i/register_file_i/mem_reg[7][17]
         core_i/id_stage_i/register_file_i/mem_reg[7][16]
         core_i/id_stage_i/register_file_i/mem_reg[7][15]
         core_i/id_stage_i/register_file_i/mem_reg[7][14]
         core_i/id_stage_i/register_file_i/mem_reg[7][13]
         core_i/id_stage_i/register_file_i/mem_reg[7][12]
         core_i/id_stage_i/register_file_i/mem_reg[7][11]
         core_i/id_stage_i/register_file_i/mem_reg[7][10]
         core_i/id_stage_i/register_file_i/mem_reg[7][9]
         core_i/id_stage_i/register_file_i/mem_reg[7][8]
         core_i/id_stage_i/register_file_i/mem_reg[7][7]
         core_i/id_stage_i/register_file_i/mem_reg[7][6]
         core_i/id_stage_i/register_file_i/mem_reg[7][5]
         core_i/id_stage_i/register_file_i/mem_reg[7][4]
         core_i/id_stage_i/register_file_i/mem_reg[7][3]
         core_i/id_stage_i/register_file_i/mem_reg[7][2]
         core_i/id_stage_i/register_file_i/mem_reg[7][1]
         core_i/id_stage_i/register_file_i/mem_reg[7][0]
         core_i/id_stage_i/register_file_i/mem_reg[11][19]
         core_i/id_stage_i/register_file_i/mem_reg[11][18]
         core_i/id_stage_i/register_file_i/mem_reg[11][17]
         core_i/id_stage_i/register_file_i/mem_reg[11][16]
         core_i/id_stage_i/register_file_i/mem_reg[11][15]
         core_i/id_stage_i/register_file_i/mem_reg[11][14]
         core_i/id_stage_i/register_file_i/mem_reg[11][13]
         core_i/id_stage_i/register_file_i/mem_reg[11][12]
         core_i/id_stage_i/register_file_i/mem_reg[11][11]
         core_i/id_stage_i/register_file_i/mem_reg[11][10]
         core_i/id_stage_i/register_file_i/mem_reg[11][9]
         core_i/id_stage_i/register_file_i/mem_reg[11][8]
         core_i/id_stage_i/register_file_i/mem_reg[11][7]
         core_i/id_stage_i/register_file_i/mem_reg[11][6]
         core_i/id_stage_i/register_file_i/mem_reg[11][5]
         core_i/id_stage_i/register_file_i/mem_reg[11][4]
         core_i/id_stage_i/register_file_i/mem_reg[11][3]
         core_i/id_stage_i/register_file_i/mem_reg[11][2]
         core_i/id_stage_i/register_file_i/mem_reg[11][1]
         core_i/id_stage_i/register_file_i/mem_reg[11][0]
         core_i/id_stage_i/register_file_i/mem_reg[13][19]
         core_i/id_stage_i/register_file_i/mem_reg[13][18]
         core_i/id_stage_i/register_file_i/mem_reg[13][17]
         core_i/id_stage_i/register_file_i/mem_reg[13][16]
         core_i/id_stage_i/register_file_i/mem_reg[13][15]
         core_i/id_stage_i/register_file_i/mem_reg[13][14]
         core_i/id_stage_i/register_file_i/mem_reg[13][13]
         core_i/id_stage_i/register_file_i/mem_reg[13][12]
         core_i/id_stage_i/register_file_i/mem_reg[13][11]
         core_i/id_stage_i/register_file_i/mem_reg[13][10]
         core_i/id_stage_i/register_file_i/mem_reg[13][9]
         core_i/id_stage_i/register_file_i/mem_reg[13][8]
         core_i/id_stage_i/register_file_i/mem_reg[13][7]
         core_i/id_stage_i/register_file_i/mem_reg[13][6]
         core_i/id_stage_i/register_file_i/mem_reg[13][5]
         core_i/id_stage_i/register_file_i/mem_reg[13][4]
         core_i/id_stage_i/register_file_i/mem_reg[13][3]
         core_i/id_stage_i/register_file_i/mem_reg[13][2]
         core_i/id_stage_i/register_file_i/mem_reg[13][1]
         core_i/id_stage_i/register_file_i/mem_reg[13][0]
         core_i/id_stage_i/register_file_i/mem_reg[19][18]
         core_i/id_stage_i/register_file_i/mem_reg[19][17]
         core_i/id_stage_i/register_file_i/mem_reg[19][16]
         core_i/id_stage_i/register_file_i/mem_reg[19][15]
         core_i/id_stage_i/register_file_i/mem_reg[19][14]
         core_i/id_stage_i/register_file_i/mem_reg[19][13]
         core_i/id_stage_i/register_file_i/mem_reg[19][12]
         core_i/id_stage_i/register_file_i/mem_reg[19][11]
         core_i/id_stage_i/register_file_i/mem_reg[19][10]
         core_i/id_stage_i/register_file_i/mem_reg[19][9]
         core_i/id_stage_i/register_file_i/mem_reg[19][8]
         core_i/id_stage_i/register_file_i/mem_reg[19][7]
         core_i/id_stage_i/register_file_i/mem_reg[19][6]
         core_i/id_stage_i/register_file_i/mem_reg[19][5]
         core_i/id_stage_i/register_file_i/mem_reg[19][4]
         core_i/id_stage_i/register_file_i/mem_reg[19][3]
         core_i/id_stage_i/register_file_i/mem_reg[19][2]
         core_i/id_stage_i/register_file_i/mem_reg[19][1]
         core_i/id_stage_i/register_file_i/mem_reg[19][0]
         core_i/id_stage_i/register_file_i/mem_reg[23][19]
         core_i/id_stage_i/register_file_i/mem_reg[23][18]
         core_i/id_stage_i/register_file_i/mem_reg[23][17]
         core_i/id_stage_i/register_file_i/mem_reg[23][16]
         core_i/id_stage_i/register_file_i/mem_reg[23][15]
         core_i/id_stage_i/register_file_i/mem_reg[23][14]
         core_i/id_stage_i/register_file_i/mem_reg[23][13]
         core_i/id_stage_i/register_file_i/mem_reg[23][12]
         core_i/id_stage_i/register_file_i/mem_reg[23][11]
         core_i/id_stage_i/register_file_i/mem_reg[23][10]
         core_i/id_stage_i/register_file_i/mem_reg[23][9]
         core_i/id_stage_i/register_file_i/mem_reg[23][8]
         core_i/id_stage_i/register_file_i/mem_reg[23][7]
         core_i/id_stage_i/register_file_i/mem_reg[23][6]
         core_i/id_stage_i/register_file_i/mem_reg[23][5]
         core_i/id_stage_i/register_file_i/mem_reg[23][4]
         core_i/id_stage_i/register_file_i/mem_reg[23][3]
         core_i/id_stage_i/register_file_i/mem_reg[23][2]
         core_i/id_stage_i/register_file_i/mem_reg[23][1]
         core_i/id_stage_i/register_file_i/mem_reg[23][0]
         core_i/id_stage_i/register_file_i/mem_reg[27][19]
         core_i/id_stage_i/register_file_i/mem_reg[27][18]
         core_i/id_stage_i/register_file_i/mem_reg[27][17]
         core_i/id_stage_i/register_file_i/mem_reg[27][16]
         core_i/id_stage_i/register_file_i/mem_reg[27][15]
         core_i/id_stage_i/register_file_i/mem_reg[27][14]
         core_i/id_stage_i/register_file_i/mem_reg[27][13]
         core_i/id_stage_i/register_file_i/mem_reg[27][12]
         core_i/id_stage_i/register_file_i/mem_reg[27][11]
         core_i/id_stage_i/register_file_i/mem_reg[27][10]
         core_i/id_stage_i/register_file_i/mem_reg[27][9]
         core_i/id_stage_i/register_file_i/mem_reg[27][8]
         core_i/id_stage_i/register_file_i/mem_reg[27][7]
         core_i/id_stage_i/register_file_i/mem_reg[27][6]
         core_i/id_stage_i/register_file_i/mem_reg[27][5]
         core_i/id_stage_i/register_file_i/mem_reg[27][4]
         core_i/id_stage_i/register_file_i/mem_reg[27][3]
         core_i/id_stage_i/register_file_i/mem_reg[27][2]
         core_i/id_stage_i/register_file_i/mem_reg[27][1]
         core_i/id_stage_i/register_file_i/mem_reg[27][0]
         core_i/id_stage_i/register_file_i/mem_reg[29][19]
         core_i/id_stage_i/register_file_i/mem_reg[29][18]
         core_i/id_stage_i/register_file_i/mem_reg[29][17]
         core_i/id_stage_i/register_file_i/mem_reg[29][16]
         core_i/id_stage_i/register_file_i/mem_reg[29][15]
         core_i/id_stage_i/register_file_i/mem_reg[29][14]
         core_i/id_stage_i/register_file_i/mem_reg[29][13]
         core_i/id_stage_i/register_file_i/mem_reg[29][12]
         core_i/id_stage_i/register_file_i/mem_reg[29][11]
         core_i/id_stage_i/register_file_i/mem_reg[29][10]
         core_i/id_stage_i/register_file_i/mem_reg[29][9]
         core_i/id_stage_i/register_file_i/mem_reg[29][8]
         core_i/id_stage_i/register_file_i/mem_reg[29][7]
         core_i/id_stage_i/register_file_i/mem_reg[29][6]
         core_i/id_stage_i/register_file_i/mem_reg[29][5]
         core_i/id_stage_i/register_file_i/mem_reg[29][4]
         core_i/id_stage_i/register_file_i/mem_reg[29][3]
         core_i/id_stage_i/register_file_i/mem_reg[29][2]
         core_i/id_stage_i/register_file_i/mem_reg[29][1]
         core_i/id_stage_i/register_file_i/mem_reg[29][0]
         core_i/id_stage_i/register_file_i/mem_reg[2][19]
         core_i/id_stage_i/register_file_i/mem_reg[2][18]
         core_i/id_stage_i/register_file_i/mem_reg[2][17]
         core_i/id_stage_i/register_file_i/mem_reg[2][16]
         core_i/id_stage_i/register_file_i/mem_reg[2][15]
         core_i/id_stage_i/register_file_i/mem_reg[2][14]
         core_i/id_stage_i/register_file_i/mem_reg[2][13]
         core_i/id_stage_i/register_file_i/mem_reg[2][12]
         core_i/id_stage_i/register_file_i/mem_reg[2][11]
         core_i/id_stage_i/register_file_i/mem_reg[2][10]
         core_i/id_stage_i/register_file_i/mem_reg[2][9]
         core_i/id_stage_i/register_file_i/mem_reg[2][8]
         core_i/id_stage_i/register_file_i/mem_reg[2][7]
         core_i/id_stage_i/register_file_i/mem_reg[2][6]
         core_i/id_stage_i/register_file_i/mem_reg[2][5]
         core_i/id_stage_i/register_file_i/mem_reg[2][4]
         core_i/id_stage_i/register_file_i/mem_reg[2][3]
         core_i/id_stage_i/register_file_i/mem_reg[2][2]
         core_i/id_stage_i/register_file_i/mem_reg[2][1]
         core_i/id_stage_i/register_file_i/mem_reg[2][0]
         core_i/id_stage_i/register_file_i/mem_reg[6][19]
         core_i/id_stage_i/register_file_i/mem_reg[6][18]
         core_i/id_stage_i/register_file_i/mem_reg[6][17]
         core_i/id_stage_i/register_file_i/mem_reg[6][16]
         core_i/id_stage_i/register_file_i/mem_reg[6][15]
         core_i/id_stage_i/register_file_i/mem_reg[6][14]
         core_i/id_stage_i/register_file_i/mem_reg[6][13]
         core_i/id_stage_i/register_file_i/mem_reg[6][12]
         core_i/id_stage_i/register_file_i/mem_reg[6][11]
         core_i/id_stage_i/register_file_i/mem_reg[6][10]
         core_i/id_stage_i/register_file_i/mem_reg[6][9]
         core_i/id_stage_i/register_file_i/mem_reg[6][8]
         core_i/id_stage_i/register_file_i/mem_reg[6][7]
         core_i/id_stage_i/register_file_i/mem_reg[6][6]
         core_i/id_stage_i/register_file_i/mem_reg[6][5]
         core_i/id_stage_i/register_file_i/mem_reg[6][4]
         core_i/id_stage_i/register_file_i/mem_reg[6][3]
         core_i/id_stage_i/register_file_i/mem_reg[6][2]
         core_i/id_stage_i/register_file_i/mem_reg[6][1]
         core_i/id_stage_i/register_file_i/mem_reg[6][0]
         core_i/id_stage_i/register_file_i/mem_reg[10][19]
         core_i/id_stage_i/register_file_i/mem_reg[10][18]
         core_i/id_stage_i/register_file_i/mem_reg[10][17]
         core_i/id_stage_i/register_file_i/mem_reg[10][16]
         core_i/id_stage_i/register_file_i/mem_reg[10][15]
         core_i/id_stage_i/register_file_i/mem_reg[10][14]
         core_i/id_stage_i/register_file_i/mem_reg[10][13]
         core_i/id_stage_i/register_file_i/mem_reg[10][12]
         core_i/id_stage_i/register_file_i/mem_reg[10][11]
         core_i/id_stage_i/register_file_i/mem_reg[10][10]
         core_i/id_stage_i/register_file_i/mem_reg[10][9]
         core_i/id_stage_i/register_file_i/mem_reg[10][8]
         core_i/id_stage_i/register_file_i/mem_reg[10][7]
         core_i/id_stage_i/register_file_i/mem_reg[10][6]
         core_i/id_stage_i/register_file_i/mem_reg[10][5]
         core_i/id_stage_i/register_file_i/mem_reg[10][4]
         core_i/id_stage_i/register_file_i/mem_reg[10][3]
         core_i/id_stage_i/register_file_i/mem_reg[10][2]
         core_i/id_stage_i/register_file_i/mem_reg[10][1]
         core_i/id_stage_i/register_file_i/mem_reg[10][0]
         core_i/id_stage_i/register_file_i/mem_reg[12][19]
         core_i/id_stage_i/register_file_i/mem_reg[12][18]
         core_i/id_stage_i/register_file_i/mem_reg[12][17]
         core_i/id_stage_i/register_file_i/mem_reg[12][16]
         core_i/id_stage_i/register_file_i/mem_reg[12][15]
         core_i/id_stage_i/register_file_i/mem_reg[12][14]
         core_i/id_stage_i/register_file_i/mem_reg[12][13]
         core_i/id_stage_i/register_file_i/mem_reg[12][12]
         core_i/id_stage_i/register_file_i/mem_reg[12][11]
         core_i/id_stage_i/register_file_i/mem_reg[12][10]
         core_i/id_stage_i/register_file_i/mem_reg[12][9]
         core_i/id_stage_i/register_file_i/mem_reg[12][8]
         core_i/id_stage_i/register_file_i/mem_reg[12][7]
         core_i/id_stage_i/register_file_i/mem_reg[12][6]
         core_i/id_stage_i/register_file_i/mem_reg[12][5]
         core_i/id_stage_i/register_file_i/mem_reg[12][4]
         core_i/id_stage_i/register_file_i/mem_reg[12][3]
         core_i/id_stage_i/register_file_i/mem_reg[12][2]
         core_i/id_stage_i/register_file_i/mem_reg[12][1]
         core_i/id_stage_i/register_file_i/mem_reg[12][0]
         core_i/id_stage_i/register_file_i/mem_reg[18][19]
         core_i/id_stage_i/register_file_i/mem_reg[18][18]
         core_i/id_stage_i/register_file_i/mem_reg[18][17]
         core_i/id_stage_i/register_file_i/mem_reg[18][16]
         core_i/id_stage_i/register_file_i/mem_reg[18][15]
         core_i/id_stage_i/register_file_i/mem_reg[18][14]
         core_i/id_stage_i/register_file_i/mem_reg[18][13]
         core_i/id_stage_i/register_file_i/mem_reg[18][12]
         core_i/id_stage_i/register_file_i/mem_reg[18][11]
         core_i/id_stage_i/register_file_i/mem_reg[18][10]
         core_i/id_stage_i/register_file_i/mem_reg[18][9]
         core_i/id_stage_i/register_file_i/mem_reg[18][8]
         core_i/id_stage_i/register_file_i/mem_reg[18][7]
         core_i/id_stage_i/register_file_i/mem_reg[18][6]
         core_i/id_stage_i/register_file_i/mem_reg[18][5]
         core_i/id_stage_i/register_file_i/mem_reg[18][4]
         core_i/id_stage_i/register_file_i/mem_reg[18][3]
         core_i/id_stage_i/register_file_i/mem_reg[18][2]
         core_i/id_stage_i/register_file_i/mem_reg[18][1]
         core_i/id_stage_i/register_file_i/mem_reg[18][0]
         core_i/id_stage_i/register_file_i/mem_reg[22][19]
         core_i/id_stage_i/register_file_i/mem_reg[22][18]
         core_i/id_stage_i/register_file_i/mem_reg[22][17]
         core_i/id_stage_i/register_file_i/mem_reg[22][16]
         core_i/id_stage_i/register_file_i/mem_reg[22][15]
         core_i/id_stage_i/register_file_i/mem_reg[22][14]
         core_i/id_stage_i/register_file_i/mem_reg[22][13]
         core_i/id_stage_i/register_file_i/mem_reg[22][12]
         core_i/id_stage_i/register_file_i/mem_reg[22][11]
         core_i/id_stage_i/register_file_i/mem_reg[22][10]
         core_i/id_stage_i/register_file_i/mem_reg[22][9]
         core_i/id_stage_i/register_file_i/mem_reg[22][8]
         core_i/id_stage_i/register_file_i/mem_reg[22][7]
         core_i/id_stage_i/register_file_i/mem_reg[22][6]
         core_i/id_stage_i/register_file_i/mem_reg[22][5]
         core_i/id_stage_i/register_file_i/mem_reg[22][4]
         core_i/id_stage_i/register_file_i/mem_reg[22][3]
         core_i/id_stage_i/register_file_i/mem_reg[22][2]
         core_i/id_stage_i/register_file_i/mem_reg[22][1]
         core_i/id_stage_i/register_file_i/mem_reg[22][0]
         core_i/id_stage_i/register_file_i/mem_reg[26][19]
         core_i/id_stage_i/register_file_i/mem_reg[26][18]
         core_i/id_stage_i/register_file_i/mem_reg[26][17]
         core_i/id_stage_i/register_file_i/mem_reg[26][16]
         core_i/id_stage_i/register_file_i/mem_reg[26][15]
         core_i/id_stage_i/register_file_i/mem_reg[26][14]
         core_i/id_stage_i/register_file_i/mem_reg[26][13]
         core_i/id_stage_i/register_file_i/mem_reg[26][12]
         core_i/id_stage_i/register_file_i/mem_reg[26][11]
         core_i/id_stage_i/register_file_i/mem_reg[26][10]
         core_i/id_stage_i/register_file_i/mem_reg[26][9]
         core_i/id_stage_i/register_file_i/mem_reg[26][8]
         core_i/id_stage_i/register_file_i/mem_reg[26][7]
         core_i/id_stage_i/register_file_i/mem_reg[26][6]
         core_i/id_stage_i/register_file_i/mem_reg[26][5]
         core_i/id_stage_i/register_file_i/mem_reg[26][4]
         core_i/id_stage_i/register_file_i/mem_reg[26][3]
         core_i/id_stage_i/register_file_i/mem_reg[26][2]
         core_i/id_stage_i/register_file_i/mem_reg[26][1]
         core_i/id_stage_i/register_file_i/mem_reg[26][0]
         core_i/id_stage_i/register_file_i/mem_reg[28][19]
         core_i/id_stage_i/register_file_i/mem_reg[28][18]
         core_i/id_stage_i/register_file_i/mem_reg[28][17]
         core_i/id_stage_i/register_file_i/mem_reg[28][16]
         core_i/id_stage_i/register_file_i/mem_reg[28][15]
         core_i/id_stage_i/register_file_i/mem_reg[28][14]
         core_i/id_stage_i/register_file_i/mem_reg[28][13]
         core_i/id_stage_i/register_file_i/mem_reg[28][12]
         core_i/id_stage_i/register_file_i/mem_reg[28][11]
         core_i/id_stage_i/register_file_i/mem_reg[28][10]
         core_i/id_stage_i/register_file_i/mem_reg[28][9]
         core_i/id_stage_i/register_file_i/mem_reg[28][8]
         core_i/id_stage_i/register_file_i/mem_reg[28][7]
         core_i/id_stage_i/register_file_i/mem_reg[28][6]
         core_i/id_stage_i/register_file_i/mem_reg[28][5]
         core_i/id_stage_i/register_file_i/mem_reg[28][4]
         core_i/id_stage_i/register_file_i/mem_reg[28][3]
         core_i/id_stage_i/register_file_i/mem_reg[28][2]
         core_i/id_stage_i/register_file_i/mem_reg[28][1]
         core_i/id_stage_i/register_file_i/mem_reg[28][0]
         core_i/id_stage_i/register_file_i/mem_reg[5][21]
         core_i/id_stage_i/register_file_i/mem_reg[5][20]
         core_i/id_stage_i/register_file_i/mem_reg[5][19]
         core_i/id_stage_i/register_file_i/mem_reg[5][18]
         core_i/id_stage_i/register_file_i/mem_reg[5][17]
         core_i/id_stage_i/register_file_i/mem_reg[5][16]
         core_i/id_stage_i/register_file_i/mem_reg[5][15]
         core_i/id_stage_i/register_file_i/mem_reg[5][14]
         core_i/id_stage_i/register_file_i/mem_reg[5][13]
         core_i/id_stage_i/register_file_i/mem_reg[5][12]
         core_i/id_stage_i/register_file_i/mem_reg[5][11]
         core_i/id_stage_i/register_file_i/mem_reg[5][10]
         core_i/id_stage_i/register_file_i/mem_reg[5][9]
         core_i/id_stage_i/register_file_i/mem_reg[5][8]
         core_i/id_stage_i/register_file_i/mem_reg[5][7]
         core_i/id_stage_i/register_file_i/mem_reg[5][6]
         core_i/id_stage_i/register_file_i/mem_reg[5][5]
         core_i/id_stage_i/register_file_i/mem_reg[5][4]
         core_i/id_stage_i/register_file_i/mem_reg[5][3]
         core_i/id_stage_i/register_file_i/mem_reg[5][2]
         core_i/id_stage_i/register_file_i/mem_reg[5][1]
         core_i/id_stage_i/register_file_i/mem_reg[5][0]
         core_i/id_stage_i/register_file_i/mem_reg[9][21]
         core_i/id_stage_i/register_file_i/mem_reg[9][20]
         core_i/id_stage_i/register_file_i/mem_reg[9][19]
         core_i/id_stage_i/register_file_i/mem_reg[9][18]
         core_i/id_stage_i/register_file_i/mem_reg[9][17]
         core_i/id_stage_i/register_file_i/mem_reg[9][16]
         core_i/id_stage_i/register_file_i/mem_reg[9][15]
         core_i/id_stage_i/register_file_i/mem_reg[9][14]
         core_i/id_stage_i/register_file_i/mem_reg[9][13]
         core_i/id_stage_i/register_file_i/mem_reg[9][12]
         core_i/id_stage_i/register_file_i/mem_reg[9][11]
         core_i/id_stage_i/register_file_i/mem_reg[9][10]
         core_i/id_stage_i/register_file_i/mem_reg[9][9]
         core_i/id_stage_i/register_file_i/mem_reg[9][8]
         core_i/id_stage_i/register_file_i/mem_reg[9][7]
         core_i/id_stage_i/register_file_i/mem_reg[9][6]
         core_i/id_stage_i/register_file_i/mem_reg[9][5]
         core_i/id_stage_i/register_file_i/mem_reg[9][4]
         core_i/id_stage_i/register_file_i/mem_reg[9][3]
         core_i/id_stage_i/register_file_i/mem_reg[9][2]
         core_i/id_stage_i/register_file_i/mem_reg[9][1]
         core_i/id_stage_i/register_file_i/mem_reg[9][0]
         core_i/id_stage_i/register_file_i/mem_reg[15][21]
         core_i/id_stage_i/register_file_i/mem_reg[15][20]
         core_i/id_stage_i/register_file_i/mem_reg[15][19]
         core_i/id_stage_i/register_file_i/mem_reg[15][18]
         core_i/id_stage_i/register_file_i/mem_reg[15][17]
         core_i/id_stage_i/register_file_i/mem_reg[15][16]
         core_i/id_stage_i/register_file_i/mem_reg[15][15]
         core_i/id_stage_i/register_file_i/mem_reg[15][14]
         core_i/id_stage_i/register_file_i/mem_reg[15][13]
         core_i/id_stage_i/register_file_i/mem_reg[15][12]
         core_i/id_stage_i/register_file_i/mem_reg[15][11]
         core_i/id_stage_i/register_file_i/mem_reg[15][10]
         core_i/id_stage_i/register_file_i/mem_reg[15][9]
         core_i/id_stage_i/register_file_i/mem_reg[15][8]
         core_i/id_stage_i/register_file_i/mem_reg[15][7]
         core_i/id_stage_i/register_file_i/mem_reg[15][6]
         core_i/id_stage_i/register_file_i/mem_reg[15][5]
         core_i/id_stage_i/register_file_i/mem_reg[15][4]
         core_i/id_stage_i/register_file_i/mem_reg[15][3]
         core_i/id_stage_i/register_file_i/mem_reg[15][2]
         core_i/id_stage_i/register_file_i/mem_reg[15][1]
         core_i/id_stage_i/register_file_i/mem_reg[15][0]
         core_i/id_stage_i/register_file_i/mem_reg[17][20]
         core_i/id_stage_i/register_file_i/mem_reg[17][19]
         core_i/id_stage_i/register_file_i/mem_reg[17][18]
         core_i/id_stage_i/register_file_i/mem_reg[17][17]
         core_i/id_stage_i/register_file_i/mem_reg[17][16]
         core_i/id_stage_i/register_file_i/mem_reg[17][15]
         core_i/id_stage_i/register_file_i/mem_reg[17][14]
         core_i/id_stage_i/register_file_i/mem_reg[17][13]
         core_i/id_stage_i/register_file_i/mem_reg[17][12]
         core_i/id_stage_i/register_file_i/mem_reg[17][11]
         core_i/id_stage_i/register_file_i/mem_reg[17][10]
         core_i/id_stage_i/register_file_i/mem_reg[17][9]
         core_i/id_stage_i/register_file_i/mem_reg[17][8]
         core_i/id_stage_i/register_file_i/mem_reg[17][7]
         core_i/id_stage_i/register_file_i/mem_reg[17][6]
         core_i/id_stage_i/register_file_i/mem_reg[17][5]
         core_i/id_stage_i/register_file_i/mem_reg[17][4]
         core_i/id_stage_i/register_file_i/mem_reg[17][3]
         core_i/id_stage_i/register_file_i/mem_reg[17][2]
         core_i/id_stage_i/register_file_i/mem_reg[17][1]
         core_i/id_stage_i/register_file_i/mem_reg[17][0]
         core_i/id_stage_i/register_file_i/mem_reg[21][21]
         core_i/id_stage_i/register_file_i/mem_reg[21][20]
         core_i/id_stage_i/register_file_i/mem_reg[21][19]
         core_i/id_stage_i/register_file_i/mem_reg[21][18]
         core_i/id_stage_i/register_file_i/mem_reg[21][17]
         core_i/id_stage_i/register_file_i/mem_reg[21][16]
         core_i/id_stage_i/register_file_i/mem_reg[21][15]
         core_i/id_stage_i/register_file_i/mem_reg[21][14]
         core_i/id_stage_i/register_file_i/mem_reg[21][13]
         core_i/id_stage_i/register_file_i/mem_reg[21][12]
         core_i/id_stage_i/register_file_i/mem_reg[21][11]
         core_i/id_stage_i/register_file_i/mem_reg[21][10]
         core_i/id_stage_i/register_file_i/mem_reg[21][9]
         core_i/id_stage_i/register_file_i/mem_reg[21][8]
         core_i/id_stage_i/register_file_i/mem_reg[21][7]
         core_i/id_stage_i/register_file_i/mem_reg[21][6]
         core_i/id_stage_i/register_file_i/mem_reg[21][5]
         core_i/id_stage_i/register_file_i/mem_reg[21][4]
         core_i/id_stage_i/register_file_i/mem_reg[21][3]
         core_i/id_stage_i/register_file_i/mem_reg[21][2]
         core_i/id_stage_i/register_file_i/mem_reg[21][1]
         core_i/id_stage_i/register_file_i/mem_reg[21][0]
         core_i/id_stage_i/register_file_i/mem_reg[25][21]
         core_i/id_stage_i/register_file_i/mem_reg[25][20]
         core_i/id_stage_i/register_file_i/mem_reg[25][19]
         core_i/id_stage_i/register_file_i/mem_reg[25][18]
         core_i/id_stage_i/register_file_i/mem_reg[25][17]
         core_i/id_stage_i/register_file_i/mem_reg[25][16]
         core_i/id_stage_i/register_file_i/mem_reg[25][15]
         core_i/id_stage_i/register_file_i/mem_reg[25][14]
         core_i/id_stage_i/register_file_i/mem_reg[25][13]
         core_i/id_stage_i/register_file_i/mem_reg[25][12]
         core_i/id_stage_i/register_file_i/mem_reg[25][11]
         core_i/id_stage_i/register_file_i/mem_reg[25][10]
         core_i/id_stage_i/register_file_i/mem_reg[25][9]
         core_i/id_stage_i/register_file_i/mem_reg[25][8]
         core_i/id_stage_i/register_file_i/mem_reg[25][7]
         core_i/id_stage_i/register_file_i/mem_reg[25][6]
         core_i/id_stage_i/register_file_i/mem_reg[25][5]
         core_i/id_stage_i/register_file_i/mem_reg[25][4]
         core_i/id_stage_i/register_file_i/mem_reg[25][3]
         core_i/id_stage_i/register_file_i/mem_reg[25][2]
         core_i/id_stage_i/register_file_i/mem_reg[25][1]
         core_i/id_stage_i/register_file_i/mem_reg[25][0]
         core_i/id_stage_i/register_file_i/mem_reg[31][21]
         core_i/id_stage_i/register_file_i/mem_reg[31][20]
         core_i/id_stage_i/register_file_i/mem_reg[31][19]
         core_i/id_stage_i/register_file_i/mem_reg[31][18]
         core_i/id_stage_i/register_file_i/mem_reg[31][17]
         core_i/id_stage_i/register_file_i/mem_reg[31][16]
         core_i/id_stage_i/register_file_i/mem_reg[31][15]
         core_i/id_stage_i/register_file_i/mem_reg[31][14]
         core_i/id_stage_i/register_file_i/mem_reg[31][13]
         core_i/id_stage_i/register_file_i/mem_reg[31][12]
         core_i/id_stage_i/register_file_i/mem_reg[31][11]
         core_i/id_stage_i/register_file_i/mem_reg[31][10]
         core_i/id_stage_i/register_file_i/mem_reg[31][9]
         core_i/id_stage_i/register_file_i/mem_reg[31][8]
         core_i/id_stage_i/register_file_i/mem_reg[31][7]
         core_i/id_stage_i/register_file_i/mem_reg[31][6]
         core_i/id_stage_i/register_file_i/mem_reg[31][5]
         core_i/id_stage_i/register_file_i/mem_reg[31][4]
         core_i/id_stage_i/register_file_i/mem_reg[31][3]
         core_i/id_stage_i/register_file_i/mem_reg[31][2]
         core_i/id_stage_i/register_file_i/mem_reg[31][1]
         core_i/id_stage_i/register_file_i/mem_reg[31][0]
         core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0]
         core_i/id_stage_i/controller_i/debug_force_wakeup_q_reg
         core_i/id_stage_i/controller_i/debug_req_entry_q_reg
         core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
         core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]
         core_i/id_stage_i/controller_i/debug_mode_q_reg
         core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]
         core_i/id_stage_i/controller_i/illegal_insn_q_reg
         core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]
         core_i/id_stage_i/controller_i/debug_fsm_cs_reg[2]
         core_i/id_stage_i/controller_i/debug_fsm_cs_reg[1]
         core_i/id_stage_i/controller_i/debug_req_q_reg
         core_i/id_stage_i/controller_i/data_err_q_reg
         core_i/id_stage_i/controller_i/jump_done_q_reg
         core_i/id_stage_i/int_controller_i/irq_sec_q_reg
         core_i/id_stage_i/int_controller_i/irq_q_reg[11]
         core_i/id_stage_i/int_controller_i/irq_q_reg[7]
         core_i/id_stage_i/int_controller_i/irq_q_reg[3]
         core_i/id_stage_i/int_controller_i/irq_q_reg[16]
         core_i/id_stage_i/int_controller_i/irq_q_reg[17]
         core_i/id_stage_i/int_controller_i/irq_q_reg[29]
         core_i/id_stage_i/int_controller_i/irq_q_reg[31]
         core_i/id_stage_i/int_controller_i/irq_q_reg[30]
         core_i/id_stage_i/int_controller_i/irq_q_reg[27]
         core_i/id_stage_i/int_controller_i/irq_q_reg[24]
         core_i/id_stage_i/int_controller_i/irq_q_reg[28]
         core_i/id_stage_i/int_controller_i/irq_q_reg[26]
         core_i/id_stage_i/int_controller_i/irq_q_reg[25]
         core_i/id_stage_i/int_controller_i/irq_q_reg[23]
         core_i/id_stage_i/int_controller_i/irq_q_reg[22]
         core_i/id_stage_i/int_controller_i/irq_q_reg[21]
         core_i/id_stage_i/int_controller_i/irq_q_reg[20]
         core_i/id_stage_i/int_controller_i/irq_q_reg[19]
         core_i/id_stage_i/int_controller_i/irq_q_reg[18]
         core_i/ex_stage_i/mult_i/mulh_carry_q_reg
         core_i/ex_stage_i/mult_i/mulh_CS_reg[0]
         core_i/ex_stage_i/mult_i/mulh_CS_reg[1]
         core_i/ex_stage_i/mult_i/mulh_CS_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[10]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[11]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[12]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[13]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[14]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[15]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[16]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[17]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[18]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[19]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[21]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[22]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[23]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[24]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[25]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[26]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[27]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[28]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[29]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[30]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_q_reg
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[31]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[3]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[4]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[5]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[6]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[7]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[8]
         core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[9]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][31]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][30]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][29]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][28]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][27]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][26]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][25]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][24]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][23]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][22]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][21]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][20]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][19]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][18]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][17]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][16]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][15]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][14]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][13]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][12]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][11]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][10]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][9]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][8]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][7]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][6]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][5]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][4]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][3]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][2]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][1]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[1][0]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][31]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][30]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][29]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][28]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][27]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][26]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][25]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][24]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][23]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][22]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][21]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][20]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][19]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][18]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][17]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][16]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][15]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][14]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][13]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][12]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][11]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][10]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][9]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][8]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][7]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][6]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][5]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][4]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][3]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][2]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][1]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q_reg[0][0]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[5]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[4]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[3]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_we_q_reg
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[3]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[31]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[30]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[29]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[28]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[27]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[26]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[25]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[24]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[23]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[22]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[21]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[20]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[19]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[18]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[17]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[16]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[15]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[14]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[13]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[12]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[11]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[10]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[9]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[8]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[7]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[6]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[5]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[4]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[3]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[0]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/state_q_reg
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[27]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[26]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[18]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[17]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[15]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[14]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[13]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[12]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[10]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[9]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[8]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[6]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[5]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[4]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[2]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[1]
         core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[24]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[28]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[23]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[27]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[30]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[31]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[22]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[26]
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[3]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[25]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[29]
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[4]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[28]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[24]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[20]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[9]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[8]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[7]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[6]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[5]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[4]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[3]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[2]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[1]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[30]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[26]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[22]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[27]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[23]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[19]
         core_i/ex_stage_i/alu_i/alu_div_i/CompInv_SP_reg
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[31]
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[5]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[29]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[25]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[21]
         core_i/ex_stage_i/alu_i/alu_div_i/ResInv_SP_reg
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[1]
         core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP_reg[2]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[1]
         core_i/ex_stage_i/alu_i/alu_div_i/State_SP_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[8]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[9]
         core_i/ex_stage_i/alu_i/alu_div_i/State_SP_reg[1]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[4]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[12]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[16]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[20]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[5]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[13]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[17]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[2]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[6]
         core_i/ex_stage_i/alu_i/alu_div_i/RemSel_SP_reg
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[11]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[15]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[19]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[21]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[3]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[7]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[10]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[14]
         core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP_reg[18]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[1]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[16]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[12]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[8]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[3]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[30]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[29]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[28]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[27]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[26]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[25]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[24]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[23]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[22]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[21]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[20]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[19]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[18]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[17]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[16]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[15]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[14]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[13]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[12]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[11]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[10]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[18]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[14]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[10]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[6]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[15]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[11]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[7]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[0]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[17]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[13]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[9]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[5]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[4]
         core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP_reg[2]
         core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[31]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 242848 faults were added to fault list.
 0           99300 110285         1/0/0    53.88%      0.87
 0           23267  87018         1/0/0    63.61%      1.46
 0           11465  75552         2/0/0    68.40%      1.94
 0           10983  64568         3/0/1    73.00%      2.32
 0            5288  59280         3/0/1    75.21%      2.66
 0            5882  53398         3/0/2    77.67%      2.98
 0            8474  44923         4/0/3    81.21%      3.29
 0            3533  41389         5/0/4    82.69%      3.56
 0            4139  37249         6/0/5    84.42%      3.81
 0            2878  34369         7/0/7    85.62%      4.03
 0            2673  31695         8/0/7    86.74%      4.26
 0            2441  29253         9/0/8    87.76%      4.53
 0            1553  27698        11/0/8    88.41%      4.79
 0            2340  25357        12/0/9    89.39%      4.98
 0            1746  23610        13/0/9    90.12%      5.18
 0            1621  21985        16/0/9    90.80%      5.42
 0            1482  20499        18/0/9    91.42%      5.63
 0            1760  18734       21/0/10    92.16%      5.83
 0             880  17848       26/1/14    92.53%      6.05
 0             990  16854       28/1/15    92.95%      6.25
 0            1116  15731       30/1/16    93.42%      6.43
 0            1049  14678       34/1/20    93.86%      6.63
 0             642  14034       35/1/23    94.13%      6.81
 0             580  13448       38/1/23    94.37%      6.98
 0             819  12618       43/1/26    94.72%      7.22
 0             652  11962       47/1/26    94.99%      7.42
 0             681  11277       50/1/27    95.28%      7.58
 0             778  10493       54/2/30    95.61%      7.79
 0             448  10042       57/2/31    95.79%      7.97
 0             491   9539       67/2/35    96.00%      8.22
 0             434   9098       72/2/38    96.19%      8.41
 0             280   8810       78/2/43    96.31%      8.68
 0             513   8285       88/2/44    96.53%      8.92
 0             277   8005       90/2/44    96.65%      9.12
 0             381   7617       94/3/46    96.81%      9.32
 0             382   7228       98/3/48    96.97%      9.52
 0             260   6957      105/3/52    97.08%      9.77
 0             292   6660      109/3/55    97.21%      9.95
 0             174   6481      112/3/55    97.28%     10.12
 0             286   6181      118/3/56    97.41%     10.29
 0             179   5988      126/3/61    97.49%     10.51
 0             207   5770      132/3/65    97.58%     10.73
 0             173   5588      136/4/67    97.65%     10.94
 0             208   5363      147/4/68    97.75%     11.17
 0             109   5234      158/4/71    97.80%     11.40
 0             148   5072      164/5/76    97.87%     11.63
 0             267   4794      172/5/79    97.99%     11.87
 0             209   4572      181/5/82    98.08%     12.09
 0             128   4430      190/5/87    98.14%     12.34
 0             124   4286      207/5/94    98.20%     12.78
 0             113   4153      215/7/97    98.25%     13.09
 0             149   3993     220/8/101    98.32%     13.30
 0             110   3870     229/8/105    98.37%     13.50
 0             154   3699     242/8/111    98.44%     13.73
 0             164   3519     254/8/114    98.52%     13.95
 0              87   3418     262/8/117    98.56%     14.17
 0              90   3247     317/8/123    98.63%     14.48
 0              79   3159     325/8/126    98.67%     14.71
 0              66   3083     330/8/131    98.70%     14.89
 0             104   2968     338/8/135    98.75%     15.13
 0              91   2867     345/9/144    98.79%     15.39
 0              84   2768     355/9/147    98.83%     15.64
 0              70   2584     415/9/151    98.91%     16.04
 0             146   2422    425/10/155    98.97%     16.28
 0             127   2278    435/10/161    99.03%     16.57
 0              67   2196    443/10/164    99.07%     16.82
 0              71   2117    450/10/168    99.10%     17.04
 0              85   2018    460/10/173    99.14%     17.35
 0              65   1942    467/10/176    99.17%     17.59
 0              75   1853    477/11/178    99.21%     17.79
 0             106   1733    486/11/183    99.26%     18.03
 0              85   1506    578/11/193    99.36%     18.48
 0              54   1441    588/11/198    99.38%     18.74
 0              68   1348    603/11/201    99.42%     19.00
 0              57   1279    613/11/208    99.45%     19.23
 0              66   1192    622/11/210    99.49%     19.46
 0              95   1089    627/11/214    99.53%     19.71
 0              52   1020    639/11/219    99.56%     19.87
 0              59    943    648/11/222    99.59%     20.04
 0              73    858    658/11/224    99.63%     20.26
 0              51    795    666/11/227    99.65%     20.48
 0              49    737    674/11/229    99.68%     20.68
 0              56    672    680/11/230    99.71%     20.90
 0              65    598    687/11/232    99.74%     21.12
 0              46    533    696/12/233    99.76%     21.45
 0              57    469    702/12/234    99.79%     21.66
 0              41    416    712/12/236    99.81%     21.90
 0              45    355    724/12/239    99.84%     22.13
 0              50    301    728/12/240    99.86%     22.40
 0              31    258    736/12/241    99.88%     22.51
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     237735
 Possibly detected                PT          0
 Undetectable                     UD       4826
 ATPG untestable                  AU         29
 Not detected                     ND        258
 -----------------------------------------------
 total faults                            242848
 test coverage                            99.88%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/ICer/ITI/PnR_Grad/Backend/DFT/netlists/cv32e40p_top.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 23 nets to module cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 36 nets to module cv32e40p_alu_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module cv32e40p_mult_DW02_mult_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module cv32e40p_mult_DW02_mult_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 39 nets to module cv32e40p_mult_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module cv32e40p_load_store_unit_PULP_OBI0_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 30 nets to module cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/ICer/ITI/PnR_Grad/Backend/DFT/netlists/cv32e40p_top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 23 nets to module cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 36 nets to module cv32e40p_alu_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module cv32e40p_mult_DW02_mult_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module cv32e40p_mult_DW02_mult_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 39 nets to module cv32e40p_mult_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module cv32e40p_load_store_unit_PULP_OBI0_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 30 nets to module cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ICer/ITI/PnR_Grad/Backend/DFT/sdf/cv32e40p_top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'cv32e40p_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Warning: Clock port 'scan_clk' is assigned input delay relative to clock 'clk_i'. (TIM-111)
Information: There are 2403 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
write_scan_def -output outputs/$top_module.scandef
1
################# reporting #######################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -max_paths 10 -delay_type min > reports/hold.rpt
report_timing -max_paths 10 -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators > reports/constraints.rpt
report_port > reports/ports.rpt
dft_drc -coverage_estimate > reports/dft_drc_post_dft.rpt
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 1670 Mbytes.
Memory usage for this session 1670 Mbytes.
CPU usage for this session 852 seconds ( 0.24 hours ).

Thank you...
