#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 19 11:22:29 2024
# Process ID: 13833
# Current directory: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1
# Command line: vivado -log tima_ro_puf_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tima_ro_puf_wrapper.tcl
# Log file: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/tima_ro_puf_wrapper.vds
# Journal file: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tima_ro_puf_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/hdl/ip/PWM_w_Int'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/Hw-designs/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/puftester/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top tima_ro_puf_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13877
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2633.215 ; gain = 30.902 ; free physical = 130 ; free virtual = 18116
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_wrapper' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/hdl/tima_ro_puf_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'tima_ro_puf' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:8037' bound to instance 'tima_ro_puf_i' of component 'tima_ro_puf' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/hdl/tima_ro_puf_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:8069]
INFO: [Synth 8-3491] module 'tima_ro_puf_PWM_w_Int_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_PWM_w_Int_0_0_stub.vhdl:5' bound to instance 'PWM_w_Int_0' of component 'tima_ro_puf_PWM_w_Int_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9053]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_PWM_w_Int_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_PWM_w_Int_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'tima_ro_puf_PWM_w_Int_1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_PWM_w_Int_1_0_stub.vhdl:5' bound to instance 'PWM_w_Int_1' of component 'tima_ro_puf_PWM_w_Int_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9081]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_PWM_w_Int_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_PWM_w_Int_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_stub.vhdl:5' bound to instance 'Tima_Ro_Puf_AXI4L_0' of component 'tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9109]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'tima_ro_puf_axi_bram_ctrl_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'tima_ro_puf_axi_bram_ctrl_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9133]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_axi_bram_ctrl_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_bram_ctrl_0_0_stub.vhdl:62]
INFO: [Synth 8-3491] module 'tima_ro_puf_axi_bram_ctrl_0_bram_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_bram_ctrl_0_bram_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'tima_ro_puf_axi_bram_ctrl_0_bram_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9187]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_axi_bram_ctrl_0_bram_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_bram_ctrl_0_bram_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'tima_ro_puf_axi_gpio_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'tima_ro_puf_axi_gpio_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9208]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_axi_gpio_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'tima_ro_puf_axi_gpio_1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'tima_ro_puf_axi_gpio_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9232]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_axi_gpio_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'tima_ro_puf_axi_gpio_2_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_gpio_2_0_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'tima_ro_puf_axi_gpio_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9255]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_axi_gpio_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_gpio_2_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'tima_ro_puf_axi_uart16550_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_uart16550_0_0_stub.vhdl:5' bound to instance 'axi_uart16550_0' of component 'tima_ro_puf_axi_uart16550_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9279]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_axi_uart16550_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_uart16550_0_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'tima_ro_puf_axi_uart16550_1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_uart16550_1_0_stub.vhdl:5' bound to instance 'axi_uart16550_1' of component 'tima_ro_puf_axi_uart16550_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9317]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_axi_uart16550_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_axi_uart16550_1_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'tima_ro_puf_clk_wiz_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'tima_ro_puf_clk_wiz_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9355]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_clk_wiz_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_clk_wiz_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'tima_ro_puf_proc_sys_reset_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'tima_ro_puf_proc_sys_reset_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9368]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_proc_sys_reset_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'tima_ro_puf_proc_sys_reset_1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'tima_ro_puf_proc_sys_reset_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9381]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_proc_sys_reset_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'tima_ro_puf_proc_sys_reset_2_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_2_0_stub.vhdl:5' bound to instance 'proc_sys_reset_2' of component 'tima_ro_puf_proc_sys_reset_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9394]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_proc_sys_reset_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_2_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'tima_ro_puf_proc_sys_reset_3_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_3_0_stub.vhdl:5' bound to instance 'proc_sys_reset_3' of component 'tima_ro_puf_proc_sys_reset_3_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9407]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_proc_sys_reset_3_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_3_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'tima_ro_puf_proc_sys_reset_4_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_4_0_stub.vhdl:5' bound to instance 'proc_sys_reset_4' of component 'tima_ro_puf_proc_sys_reset_4_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9420]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_proc_sys_reset_4_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_4_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'tima_ro_puf_proc_sys_reset_5_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_5_0_stub.vhdl:5' bound to instance 'proc_sys_reset_5' of component 'tima_ro_puf_proc_sys_reset_5_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9433]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_proc_sys_reset_5_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_5_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'tima_ro_puf_proc_sys_reset_6_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_6_0_stub.vhdl:5' bound to instance 'proc_sys_reset_6' of component 'tima_ro_puf_proc_sys_reset_6_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9446]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_proc_sys_reset_6_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_proc_sys_reset_6_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_ps8_0_axi_periph_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:5223]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_12HBTIH' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_12HBTIH' (1#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:93]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_5XXOS7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:270]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_ds_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'tima_ro_puf_auto_ds_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:565]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_ds_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_pc_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'tima_ro_puf_auto_pc_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:644]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_pc_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_5XXOS7' (2#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:270]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_UNAWK4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:773]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_ds_1' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'tima_ro_puf_auto_ds_1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_ds_1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_pc_1' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'tima_ro_puf_auto_pc_1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_pc_1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_UNAWK4' (3#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:773]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1V23VT6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:1276]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_ds_2' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_2_stub.vhdl:5' bound to instance 'auto_ds' of component 'tima_ro_puf_auto_ds_2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_ds_2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_2_stub.vhdl:87]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_pc_2' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'tima_ro_puf_auto_pc_2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_pc_2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_2_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1V23VT6' (4#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:1276]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1695H8Y' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:1779]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_ds_3' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_3_stub.vhdl:5' bound to instance 'auto_ds' of component 'tima_ro_puf_auto_ds_3' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:2074]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_ds_3' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_3_stub.vhdl:87]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_pc_3' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'tima_ro_puf_auto_pc_3' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:2153]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_pc_3' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1695H8Y' (5#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:1779]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_23OZD8' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:2282]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_ds_4' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_4_stub.vhdl:5' bound to instance 'auto_ds' of component 'tima_ro_puf_auto_ds_4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:2577]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_ds_4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_4_stub.vhdl:87]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_pc_4' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'tima_ro_puf_auto_pc_4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:2656]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_pc_4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_4_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_23OZD8' (6#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:2282]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_YK4D0V' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:2787]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_ds_5' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_5_stub.vhdl:5' bound to instance 'auto_ds' of component 'tima_ro_puf_auto_ds_5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:3084]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_ds_5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_5_stub.vhdl:87]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_pc_5' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'tima_ro_puf_auto_pc_5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:3163]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_pc_5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_5_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_YK4D0V' (7#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:2787]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1R2VDRL' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:3294]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_ds_6' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_6_stub.vhdl:5' bound to instance 'auto_ds' of component 'tima_ro_puf_auto_ds_6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:3591]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_ds_6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_6_stub.vhdl:87]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_pc_6' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_6_stub.vhdl:5' bound to instance 'auto_pc' of component 'tima_ro_puf_auto_pc_6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:3670]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_pc_6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_6_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1R2VDRL' (8#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:3294]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1CMMBMN' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:3801]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_ds_7' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_7_stub.vhdl:5' bound to instance 'auto_ds' of component 'tima_ro_puf_auto_ds_7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:4098]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_ds_7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_ds_7_stub.vhdl:87]
INFO: [Synth 8-3491] module 'tima_ro_puf_auto_pc_7' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_7_stub.vhdl:5' bound to instance 'auto_pc' of component 'tima_ro_puf_auto_pc_7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:4177]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_auto_pc_7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_auto_pc_7_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1CMMBMN' (9#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:3801]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_DHFE0X' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:4332]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_DHFE0X' (10#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:4332]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_17Q5W4P' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:4553]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_17Q5W4P' (11#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:4553]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SHSABD' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:4770]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SHSABD' (12#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:4770]
INFO: [Synth 8-3491] module 'tima_ro_puf_xbar_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'tima_ro_puf_xbar_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:7235]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_xbar_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'tima_ro_puf_ps8_0_axi_periph_0' (13#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:5223]
INFO: [Synth 8-3491] module 'tima_ro_puf_rst_ps8_0_100M_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_rst_ps8_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'tima_ro_puf_rst_ps8_0_100M_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9786]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_rst_ps8_0_100M_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_rst_ps8_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlconcat_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlconcat_0_0/synth/tima_ro_puf_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'tima_ro_puf_xlconcat_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9799]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlconcat_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlconcat_0_0/synth/tima_ro_puf_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 2 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (14#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlconcat_0_0' (15#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlconcat_0_0/synth/tima_ro_puf_xlconcat_0_0.v:60]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlslice_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_0_0/synth/tima_ro_puf_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'tima_ro_puf_xlslice_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9808]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlslice_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_0_0/synth/tima_ro_puf_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 29 - type: integer 
	Parameter DIN_TO bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (16#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlslice_0_0' (17#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_0_0/synth/tima_ro_puf_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlslice_1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_1_0/synth/tima_ro_puf_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'tima_ro_puf_xlslice_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9813]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlslice_1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_1_0/synth/tima_ro_puf_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (17#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlslice_1_0' (18#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_1_0/synth/tima_ro_puf_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlslice_2_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_2_0/synth/tima_ro_puf_xlslice_2_0.v:57' bound to instance 'xlslice_2' of component 'tima_ro_puf_xlslice_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9818]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlslice_2_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_2_0/synth/tima_ro_puf_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (18#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlslice_2_0' (19#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_2_0/synth/tima_ro_puf_xlslice_2_0.v:57]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlslice_3_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_3_0/synth/tima_ro_puf_xlslice_3_0.v:57' bound to instance 'xlslice_3' of component 'tima_ro_puf_xlslice_3_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9823]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlslice_3_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_3_0/synth/tima_ro_puf_xlslice_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 17 - type: integer 
	Parameter DIN_TO bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (19#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlslice_3_0' (20#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_3_0/synth/tima_ro_puf_xlslice_3_0.v:57]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlslice_4_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_4_0/synth/tima_ro_puf_xlslice_4_0.v:57' bound to instance 'xlslice_4' of component 'tima_ro_puf_xlslice_4_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9828]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlslice_4_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_4_0/synth/tima_ro_puf_xlslice_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 13 - type: integer 
	Parameter DIN_TO bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (20#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlslice_4_0' (21#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_4_0/synth/tima_ro_puf_xlslice_4_0.v:57]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlslice_5_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_5_0/synth/tima_ro_puf_xlslice_5_0.v:57' bound to instance 'xlslice_5' of component 'tima_ro_puf_xlslice_5_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9833]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlslice_5_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_5_0/synth/tima_ro_puf_xlslice_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 12 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (21#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlslice_5_0' (22#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_5_0/synth/tima_ro_puf_xlslice_5_0.v:57]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlslice_6_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_6_0/synth/tima_ro_puf_xlslice_6_0.v:57' bound to instance 'xlslice_6' of component 'tima_ro_puf_xlslice_6_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9838]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlslice_6_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_6_0/synth/tima_ro_puf_xlslice_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (22#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlslice_6_0' (23#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_6_0/synth/tima_ro_puf_xlslice_6_0.v:57]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlslice_7_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_7_0/synth/tima_ro_puf_xlslice_7_0.v:57' bound to instance 'xlslice_7' of component 'tima_ro_puf_xlslice_7_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9843]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlslice_7_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_7_0/synth/tima_ro_puf_xlslice_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (23#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlslice_7_0' (24#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_7_0/synth/tima_ro_puf_xlslice_7_0.v:57]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlslice_8_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_8_0/synth/tima_ro_puf_xlslice_8_0.v:57' bound to instance 'xlslice_8' of component 'tima_ro_puf_xlslice_8_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9848]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlslice_8_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_8_0/synth/tima_ro_puf_xlslice_8_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (24#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlslice_8_0' (25#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_8_0/synth/tima_ro_puf_xlslice_8_0.v:57]
INFO: [Synth 8-3491] module 'tima_ro_puf_xlslice_9_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_9_0/synth/tima_ro_puf_xlslice_9_0.v:57' bound to instance 'xlslice_9' of component 'tima_ro_puf_xlslice_9_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9853]
INFO: [Synth 8-6157] synthesizing module 'tima_ro_puf_xlslice_9_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_9_0/synth/tima_ro_puf_xlslice_9_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' (25#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tima_ro_puf_xlslice_9_0' (26#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xlslice_9_0/synth/tima_ro_puf_xlslice_9_0.v:57]
INFO: [Synth 8-3491] module 'tima_ro_puf_zynq_ultra_ps_e_0_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'tima_ro_puf_zynq_ultra_ps_e_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:9858]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_zynq_ultra_ps_e_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/.Xil/Vivado-13833-puftester-Latitude-E7240/realtime/tima_ro_puf_zynq_ultra_ps_e_0_0_stub.vhdl:63]
INFO: [Synth 8-256] done synthesizing module 'tima_ro_puf' (27#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/synth/tima_ro_puf.vhd:8069]
INFO: [Synth 8-256] done synthesizing module 'tima_ro_puf_wrapper' (28#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/hdl/tima_ro_puf_wrapper.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2703.121 ; gain = 100.809 ; free physical = 656 ; free virtual = 18860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2718.965 ; gain = 116.652 ; free physical = 653 ; free virtual = 18863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2718.965 ; gain = 116.652 ; free physical = 653 ; free virtual = 18863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2718.965 ; gain = 0.000 ; free physical = 631 ; free virtual = 18851
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_zynq_ultra_ps_e_0_0/tima_ro_puf_zynq_ultra_ps_e_0_0/u96v2_tima_ropuf_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'tima_ro_puf_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_zynq_ultra_ps_e_0_0/tima_ro_puf_zynq_ultra_ps_e_0_0/u96v2_tima_ropuf_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'tima_ro_puf_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xbar_0/tima_ro_puf_xbar_0/u96v2_tima_ropuf_xbar_0_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_xbar_0/tima_ro_puf_xbar_0/u96v2_tima_ropuf_xbar_0_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_0/tima_ro_puf_auto_ds_0/u96v2_tima_ropuf_auto_ds_1_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_0/tima_ro_puf_auto_ds_0/u96v2_tima_ropuf_auto_ds_1_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_0/tima_ro_puf_auto_pc_0/u96v2_tima_ropuf_auto_pc_1_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_0/tima_ro_puf_auto_pc_0/u96v2_tima_ropuf_auto_pc_1_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_1/tima_ro_puf_auto_ds_1/u96v2_tima_ropuf_auto_ds_1_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_1/tima_ro_puf_auto_ds_1/u96v2_tima_ropuf_auto_ds_1_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_1/tima_ro_puf_auto_pc_1/u96v2_tima_ropuf_auto_pc_1_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_1/tima_ro_puf_auto_pc_1/u96v2_tima_ropuf_auto_pc_1_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_2/tima_ro_puf_auto_ds_2/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_2/tima_ro_puf_auto_ds_2/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_2/tima_ro_puf_auto_pc_2/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_2/tima_ro_puf_auto_pc_2/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_3/tima_ro_puf_auto_ds_3/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_3/tima_ro_puf_auto_ds_3/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_3/tima_ro_puf_auto_pc_3/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_3/tima_ro_puf_auto_pc_3/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_4/tima_ro_puf_auto_ds_4/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_4/tima_ro_puf_auto_ds_4/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_4/tima_ro_puf_auto_pc_4/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_4/tima_ro_puf_auto_pc_4/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_5/tima_ro_puf_auto_ds_5/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_5/tima_ro_puf_auto_ds_5/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_5/tima_ro_puf_auto_pc_5/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_5/tima_ro_puf_auto_pc_5/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_6/tima_ro_puf_auto_ds_6/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_6/tima_ro_puf_auto_ds_6/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_6/tima_ro_puf_auto_pc_6/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_6/tima_ro_puf_auto_pc_6/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_7/tima_ro_puf_auto_ds_7/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_ds_7/tima_ro_puf_auto_ds_7/u96v2_tima_ropuf_auto_ds_2_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_7/tima_ro_puf_auto_pc_7/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_auto_pc_7/tima_ro_puf_auto_pc_7/u96v2_tima_ropuf_auto_pc_3_in_context.xdc] for cell 'tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_rst_ps8_0_100M_0/tima_ro_puf_rst_ps8_0_100M_0/u96v2_tima_ropuf_rst_ps8_0_100M_0_in_context.xdc] for cell 'tima_ro_puf_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_rst_ps8_0_100M_0/tima_ro_puf_rst_ps8_0_100M_0/u96v2_tima_ropuf_rst_ps8_0_100M_0_in_context.xdc] for cell 'tima_ro_puf_i/rst_ps8_0_100M'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_bram_ctrl_0_0/tima_ro_puf_axi_bram_ctrl_0_0/u96v2_tima_ropuf_axi_bram_ctrl_0_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_bram_ctrl_0_0/tima_ro_puf_axi_bram_ctrl_0_0/u96v2_tima_ropuf_axi_bram_ctrl_0_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_bram_ctrl_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_bram_ctrl_0_bram_0/tima_ro_puf_axi_bram_ctrl_0_bram_0/u96v2_tima_ropuf_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_bram_ctrl_0_bram_0/tima_ro_puf_axi_bram_ctrl_0_bram_0/u96v2_tima_ropuf_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_uart16550_0_0/tima_ro_puf_axi_uart16550_0_0/u96v2_tima_ropuf_axi_uart16550_0_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_uart16550_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_uart16550_0_0/tima_ro_puf_axi_uart16550_0_0/u96v2_tima_ropuf_axi_uart16550_0_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_uart16550_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_uart16550_1_0/tima_ro_puf_axi_uart16550_1_0/u96v2_tima_ropuf_axi_uart16550_0_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_uart16550_1'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_uart16550_1_0/tima_ro_puf_axi_uart16550_1_0/u96v2_tima_ropuf_axi_uart16550_0_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_uart16550_1'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_gpio_0_0/tima_ro_puf_axi_gpio_0_0/u96v2_tima_ropuf_axi_gpio_0_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_gpio_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_gpio_0_0/tima_ro_puf_axi_gpio_0_0/u96v2_tima_ropuf_axi_gpio_0_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_gpio_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_gpio_1_0/tima_ro_puf_axi_gpio_1_0/u96v2_tima_ropuf_axi_gpio_1_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_gpio_1'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_gpio_1_0/tima_ro_puf_axi_gpio_1_0/u96v2_tima_ropuf_axi_gpio_1_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_gpio_1'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_gpio_2_0/tima_ro_puf_axi_gpio_2_0/u96v2_tima_ropuf_axi_gpio_2_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_gpio_2'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_axi_gpio_2_0/tima_ro_puf_axi_gpio_2_0/u96v2_tima_ropuf_axi_gpio_2_0_in_context.xdc] for cell 'tima_ro_puf_i/axi_gpio_2'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_PWM_w_Int_0_0/tima_ro_puf_PWM_w_Int_0_0/u96v2_tima_ropuf_PWM_w_Int_0_0_in_context.xdc] for cell 'tima_ro_puf_i/PWM_w_Int_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_PWM_w_Int_0_0/tima_ro_puf_PWM_w_Int_0_0/u96v2_tima_ropuf_PWM_w_Int_0_0_in_context.xdc] for cell 'tima_ro_puf_i/PWM_w_Int_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_PWM_w_Int_1_0/tima_ro_puf_PWM_w_Int_1_0/u96v2_tima_ropuf_PWM_w_Int_0_0_in_context.xdc] for cell 'tima_ro_puf_i/PWM_w_Int_1'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_PWM_w_Int_1_0/tima_ro_puf_PWM_w_Int_1_0/u96v2_tima_ropuf_PWM_w_Int_0_0_in_context.xdc] for cell 'tima_ro_puf_i/PWM_w_Int_1'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_clk_wiz_0_0/tima_ro_puf_clk_wiz_0_0/tima_ro_puf_clk_wiz_0_0_in_context.xdc] for cell 'tima_ro_puf_i/clk_wiz_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_clk_wiz_0_0/tima_ro_puf_clk_wiz_0_0/tima_ro_puf_clk_wiz_0_0_in_context.xdc] for cell 'tima_ro_puf_i/clk_wiz_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_0_0/tima_ro_puf_proc_sys_reset_0_0/u96v2_tima_ropuf_proc_sys_reset_0_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_0_0/tima_ro_puf_proc_sys_reset_0_0/u96v2_tima_ropuf_proc_sys_reset_0_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_1_0/tima_ro_puf_proc_sys_reset_1_0/u96v2_tima_ropuf_proc_sys_reset_1_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_1_0/tima_ro_puf_proc_sys_reset_1_0/u96v2_tima_ropuf_proc_sys_reset_1_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_1'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_2_0/tima_ro_puf_proc_sys_reset_2_0/u96v2_tima_ropuf_proc_sys_reset_2_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_2_0/tima_ro_puf_proc_sys_reset_2_0/u96v2_tima_ropuf_proc_sys_reset_2_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_2'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_3_0/tima_ro_puf_proc_sys_reset_3_0/u96v2_tima_ropuf_rst_ps8_0_100M_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_3_0/tima_ro_puf_proc_sys_reset_3_0/u96v2_tima_ropuf_rst_ps8_0_100M_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_3'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_4_0/tima_ro_puf_proc_sys_reset_4_0/u96v2_tima_ropuf_proc_sys_reset_4_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_4'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_4_0/tima_ro_puf_proc_sys_reset_4_0/u96v2_tima_ropuf_proc_sys_reset_4_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_4'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_5_0/tima_ro_puf_proc_sys_reset_5_0/u96v2_tima_ropuf_proc_sys_reset_5_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_5'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_5_0/tima_ro_puf_proc_sys_reset_5_0/u96v2_tima_ropuf_proc_sys_reset_5_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_5'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_6_0/tima_ro_puf_proc_sys_reset_6_0/u96v2_tima_ropuf_proc_sys_reset_6_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_6'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_proc_sys_reset_6_0/tima_ro_puf_proc_sys_reset_6_0/u96v2_tima_ropuf_proc_sys_reset_6_0_in_context.xdc] for cell 'tima_ro_puf_i/proc_sys_reset_6'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_in_context.xdc] for cell 'tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_in_context.xdc] for cell 'tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:2]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:3]
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tima_ro_puf_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tima_ro_puf_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.793 ; gain = 0.000 ; free physical = 339 ; free virtual = 18767
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2773.793 ; gain = 0.000 ; free physical = 337 ; free virtual = 18767
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tima_ro_puf_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2776.762 ; gain = 174.449 ; free physical = 405 ; free virtual = 18839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2776.762 ; gain = 174.449 ; free physical = 405 ; free virtual = 18839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/axi_uart16550_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/axi_uart16550_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/PWM_w_Int_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/PWM_w_Int_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlslice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlslice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlslice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlslice_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlslice_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/xlslice_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/proc_sys_reset_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/proc_sys_reset_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/proc_sys_reset_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/proc_sys_reset_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tima_ro_puf_i/Tima_Ro_Puf_AXI4L_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2776.762 ; gain = 174.449 ; free physical = 409 ; free virtual = 18844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2776.762 ; gain = 174.449 ; free physical = 407 ; free virtual = 18844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2776.762 ; gain = 174.449 ; free physical = 397 ; free virtual = 18842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 3228.473 ; gain = 626.160 ; free physical = 126 ; free virtual = 18198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 3229.473 ; gain = 627.160 ; free physical = 124 ; free virtual = 18197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 3250.520 ; gain = 648.207 ; free physical = 132 ; free virtual = 18192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.457 ; gain = 654.145 ; free physical = 121 ; free virtual = 18194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.457 ; gain = 654.145 ; free physical = 121 ; free virtual = 18194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.457 ; gain = 654.145 ; free physical = 120 ; free virtual = 18193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.457 ; gain = 654.145 ; free physical = 120 ; free virtual = 18193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.457 ; gain = 654.145 ; free physical = 120 ; free virtual = 18193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.457 ; gain = 654.145 ; free physical = 120 ; free virtual = 18193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |tima_ro_puf_xbar_0                 |         1|
|2     |tima_ro_puf_auto_ds_0              |         1|
|3     |tima_ro_puf_auto_pc_0              |         1|
|4     |tima_ro_puf_auto_ds_1              |         1|
|5     |tima_ro_puf_auto_pc_1              |         1|
|6     |tima_ro_puf_auto_ds_2              |         1|
|7     |tima_ro_puf_auto_pc_2              |         1|
|8     |tima_ro_puf_auto_ds_3              |         1|
|9     |tima_ro_puf_auto_pc_3              |         1|
|10    |tima_ro_puf_auto_ds_4              |         1|
|11    |tima_ro_puf_auto_pc_4              |         1|
|12    |tima_ro_puf_auto_ds_5              |         1|
|13    |tima_ro_puf_auto_pc_5              |         1|
|14    |tima_ro_puf_auto_ds_6              |         1|
|15    |tima_ro_puf_auto_pc_6              |         1|
|16    |tima_ro_puf_auto_ds_7              |         1|
|17    |tima_ro_puf_auto_pc_7              |         1|
|18    |tima_ro_puf_PWM_w_Int_0_0          |         1|
|19    |tima_ro_puf_PWM_w_Int_1_0          |         1|
|20    |tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0  |         1|
|21    |tima_ro_puf_axi_bram_ctrl_0_0      |         1|
|22    |tima_ro_puf_axi_bram_ctrl_0_bram_0 |         1|
|23    |tima_ro_puf_axi_gpio_0_0           |         1|
|24    |tima_ro_puf_axi_gpio_1_0           |         1|
|25    |tima_ro_puf_axi_gpio_2_0           |         1|
|26    |tima_ro_puf_axi_uart16550_0_0      |         1|
|27    |tima_ro_puf_axi_uart16550_1_0      |         1|
|28    |tima_ro_puf_clk_wiz_0_0            |         1|
|29    |tima_ro_puf_proc_sys_reset_0_0     |         1|
|30    |tima_ro_puf_proc_sys_reset_1_0     |         1|
|31    |tima_ro_puf_proc_sys_reset_2_0     |         1|
|32    |tima_ro_puf_proc_sys_reset_3_0     |         1|
|33    |tima_ro_puf_proc_sys_reset_4_0     |         1|
|34    |tima_ro_puf_proc_sys_reset_5_0     |         1|
|35    |tima_ro_puf_proc_sys_reset_6_0     |         1|
|36    |tima_ro_puf_rst_ps8_0_100M_0       |         1|
|37    |tima_ro_puf_zynq_ultra_ps_e_0_0    |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |tima_ro_puf_PWM_w_Int_0_0_bbox          |     1|
|2     |tima_ro_puf_PWM_w_Int_1_0_bbox          |     1|
|3     |tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_bbox  |     1|
|4     |tima_ro_puf_auto_ds_0_bbox              |     1|
|5     |tima_ro_puf_auto_ds_1_bbox              |     1|
|6     |tima_ro_puf_auto_ds_2_bbox              |     1|
|7     |tima_ro_puf_auto_ds_3_bbox              |     1|
|8     |tima_ro_puf_auto_ds_4_bbox              |     1|
|9     |tima_ro_puf_auto_ds_5_bbox              |     1|
|10    |tima_ro_puf_auto_ds_6_bbox              |     1|
|11    |tima_ro_puf_auto_ds_7_bbox              |     1|
|12    |tima_ro_puf_auto_pc_0_bbox              |     1|
|13    |tima_ro_puf_auto_pc_1_bbox              |     1|
|14    |tima_ro_puf_auto_pc_2_bbox              |     1|
|15    |tima_ro_puf_auto_pc_3_bbox              |     1|
|16    |tima_ro_puf_auto_pc_4_bbox              |     1|
|17    |tima_ro_puf_auto_pc_5_bbox              |     1|
|18    |tima_ro_puf_auto_pc_6_bbox              |     1|
|19    |tima_ro_puf_auto_pc_7_bbox              |     1|
|20    |tima_ro_puf_axi_bram_ctrl_0_0_bbox      |     1|
|21    |tima_ro_puf_axi_bram_ctrl_0_bram_0_bbox |     1|
|22    |tima_ro_puf_axi_gpio_0_0_bbox           |     1|
|23    |tima_ro_puf_axi_gpio_1_0_bbox           |     1|
|24    |tima_ro_puf_axi_gpio_2_0_bbox           |     1|
|25    |tima_ro_puf_axi_uart16550_0_0_bbox      |     1|
|26    |tima_ro_puf_axi_uart16550_1_0_bbox      |     1|
|27    |tima_ro_puf_clk_wiz_0_0_bbox            |     1|
|28    |tima_ro_puf_proc_sys_reset_0_0_bbox     |     1|
|29    |tima_ro_puf_proc_sys_reset_1_0_bbox     |     1|
|30    |tima_ro_puf_proc_sys_reset_2_0_bbox     |     1|
|31    |tima_ro_puf_proc_sys_reset_3_0_bbox     |     1|
|32    |tima_ro_puf_proc_sys_reset_4_0_bbox     |     1|
|33    |tima_ro_puf_proc_sys_reset_5_0_bbox     |     1|
|34    |tima_ro_puf_proc_sys_reset_6_0_bbox     |     1|
|35    |tima_ro_puf_rst_ps8_0_100M_0_bbox       |     1|
|36    |tima_ro_puf_xbar_0_bbox                 |     1|
|37    |tima_ro_puf_zynq_ultra_ps_e_0_0_bbox    |     1|
|38    |IBUF                                    |     5|
|39    |OBUF                                    |    40|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.457 ; gain = 654.145 ; free physical = 119 ; free virtual = 18193
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 3256.457 ; gain = 596.348 ; free physical = 155 ; free virtual = 18229
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 3256.465 ; gain = 654.145 ; free physical = 155 ; free virtual = 18230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3267.426 ; gain = 0.000 ; free physical = 218 ; free virtual = 18313
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3286.238 ; gain = 0.000 ; free physical = 147 ; free virtual = 18255
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
180 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 3286.238 ; gain = 969.164 ; free physical = 282 ; free virtual = 18393
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/synth_1/tima_ro_puf_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tima_ro_puf_wrapper_utilization_synth.rpt -pb tima_ro_puf_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 11:24:01 2024...
