-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut_calc_svd is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strm_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    strm_in_V_empty_n : IN STD_LOGIC;
    strm_in_V_read : OUT STD_LOGIC;
    strm_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    strm_out_V_full_n : IN STD_LOGIC;
    strm_out_V_write : OUT STD_LOGIC );
end;


architecture behav of dut_calc_svd is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_pp0_stg1_fsm_2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_pp0_stg2_fsm_3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_pp0_stg3_fsm_4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_pp0_stg4_fsm_5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_pp0_stg5_fsm_6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_pp0_stg6_fsm_7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_pp0_stg7_fsm_8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_pp0_stg8_fsm_9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_pp0_stg9_fsm_10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_pp0_stg10_fsm_11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_pp0_stg11_fsm_12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_pp0_stg12_fsm_13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_pp0_stg13_fsm_14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_pp0_stg14_fsm_15 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_pp0_stg15_fsm_16 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_pp0_stg16_fsm_17 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_pp0_stg17_fsm_18 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_pp0_stg18_fsm_19 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_pp0_stg19_fsm_20 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_st156_fsm_21 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_39 : BOOLEAN;
    signal strm_in_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg1_fsm_2 : STD_LOGIC;
    signal ap_sig_58 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal exitcond_reg_369 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg2_fsm_3 : STD_LOGIC;
    signal ap_sig_86 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg3_fsm_4 : STD_LOGIC;
    signal ap_sig_96 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg4_fsm_5 : STD_LOGIC;
    signal ap_sig_106 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg13_fsm_14 : STD_LOGIC;
    signal ap_sig_116 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg14_fsm_15 : STD_LOGIC;
    signal ap_sig_126 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg15_fsm_16 : STD_LOGIC;
    signal ap_sig_136 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg16_fsm_17 : STD_LOGIC;
    signal ap_sig_146 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg17_fsm_18 : STD_LOGIC;
    signal ap_sig_156 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg18_fsm_19 : STD_LOGIC;
    signal ap_sig_166 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg19_fsm_20 : STD_LOGIC;
    signal ap_sig_176 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_186 : BOOLEAN;
    signal strm_out_V_blk_n : STD_LOGIC;
    signal ap_reg_ppstg_exitcond_reg_369_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_369_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg5_fsm_6 : STD_LOGIC;
    signal ap_sig_233 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg6_fsm_7 : STD_LOGIC;
    signal ap_sig_243 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg7_fsm_8 : STD_LOGIC;
    signal ap_sig_253 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg8_fsm_9 : STD_LOGIC;
    signal ap_sig_263 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg9_fsm_10 : STD_LOGIC;
    signal ap_sig_273 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg10_fsm_11 : STD_LOGIC;
    signal ap_sig_283 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg11_fsm_12 : STD_LOGIC;
    signal ap_sig_293 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg12_fsm_13 : STD_LOGIC;
    signal ap_sig_303 : BOOLEAN;
    signal proc_reg_70 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_87_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_111 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_318 : BOOLEAN;
    signal ap_sig_326 : BOOLEAN;
    signal ap_sig_329 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_reg_369_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_91_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_117 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_123 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_95_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_exitcond_reg_369_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_99_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_135 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_141 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_147 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_153 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_165 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_193 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_369_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_369_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_369_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal proc_1_fu_205_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal proc_1_reg_373 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_63_reg_378 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_63_reg_378_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_63_reg_378_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_63_reg_378_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_63_reg_378_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_63_reg_378_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_64_reg_385 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_385_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_385_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_385_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_385_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_385_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_reg_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_392_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_392_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_392_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_392_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_392_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_reg_399 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_399_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_399_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_399_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_399_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_399_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal u1_1_reg_406 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_411 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_411_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_411_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_411_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_reg_411_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_reg_416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_416_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_416_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_416_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_416_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_421 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_421_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_421_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_421_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_421_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_426_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_426_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_426_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_426_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_reg_431 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_431_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_431_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_431_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_431_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_431_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_reg_437 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_437_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_437_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_437_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_437_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_437_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_437_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_reg_442 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_442_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_442_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_442_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_442_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_442_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_442_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_reg_447 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_447_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_447_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_447_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_447_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_447_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_447_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosA_half_reg_452 : STD_LOGIC_VECTOR (31 downto 0);
    signal sinA_half_reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosB_half_reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal sinB_half_reg_472 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_3_fu_220_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_fu_234_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_1_reg_488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vz_int_1_reg_488_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_1_reg_497 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vy_int_1_reg_497_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_reg_505 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_505_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_reg_513 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_41_reg_513_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_fu_248_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_reg_521 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vy_int_reg_521_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_fu_262_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_reg_528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_uy_int_reg_528_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out2_reg_535 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_55_reg_540_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_reg_545 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_56_reg_545_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_57_reg_550_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_reg_555 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_58_reg_555_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_3_fu_311_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_3_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal vx_int_fu_319_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vx_int_reg_566 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out_3_fu_348_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out_3_reg_572 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_2_fu_356_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_2_reg_577 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_fu_362_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_reg_590 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i2_i1_reg_595 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i4_i1_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i5_i1_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i7_i1_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i8_i1_reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_reg_620 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_81_A_M_real : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_81_A_M_imag : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_81_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_81_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_81_ap_ce : STD_LOGIC;
    signal proc_phi_fu_74_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_out_3_fu_302_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_87_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_87_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_91_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_91_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_95_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_95_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_99_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_99_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_to_int_fu_211_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_neg_fu_214_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_to_int_fu_225_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_neg_fu_228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_to_int_fu_239_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_neg_fu_242_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_to_int_fu_253_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_neg_fu_256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_fu_267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_out_1_neg_fu_279_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_to_int_fu_289_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_neg_fu_292_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_271_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_out_fu_285_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_fu_298_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_6_fu_326_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out_1_neg_fu_338_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_2_fu_330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_out_fu_344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_87_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_87_ce : STD_LOGIC;
    signal grp_fu_91_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_91_ce : STD_LOGIC;
    signal grp_fu_95_ce : STD_LOGIC;
    signal grp_fu_99_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st156_fsm_21 : STD_LOGIC;
    signal ap_sig_1034 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_sig_1100 : BOOLEAN;

    component dut_calc_angle_float_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        A_M_real : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_imag : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component dut_faddfsub_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_dut_calc_angle_float_float_s_fu_81 : component dut_calc_angle_float_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        A_M_real => grp_dut_calc_angle_float_float_s_fu_81_A_M_real,
        A_M_imag => grp_dut_calc_angle_float_float_s_fu_81_A_M_imag,
        ap_return_0 => grp_dut_calc_angle_float_float_s_fu_81_ap_return_0,
        ap_return_1 => grp_dut_calc_angle_float_float_s_fu_81_ap_return_1,
        ap_ce => grp_dut_calc_angle_float_float_s_fu_81_ap_ce);

    dut_faddfsub_32ns_32ns_32_5_full_dsp_U29 : component dut_faddfsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_87_p0,
        din1 => grp_fu_87_p1,
        opcode => grp_fu_87_opcode,
        ce => grp_fu_87_ce,
        dout => grp_fu_87_p2);

    dut_faddfsub_32ns_32ns_32_5_full_dsp_U30 : component dut_faddfsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_91_p0,
        din1 => grp_fu_91_p1,
        opcode => grp_fu_91_opcode,
        ce => grp_fu_91_ce,
        dout => grp_fu_91_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U31 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_95_p0,
        din1 => grp_fu_95_p1,
        ce => grp_fu_95_ce,
        dout => grp_fu_95_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U32 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_99_p0,
        din1 => grp_fu_99_p1,
        ce => grp_fu_99_ce,
        dout => grp_fu_99_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329))) and not((ap_const_lv1_0 = exitcond_fu_199_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and not((exitcond_reg_369 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    proc_reg_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329))))) then 
                proc_reg_70 <= proc_1_reg_373;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                proc_reg_70 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329))))) then
                ap_reg_ppstg_exitcond_reg_369_pp0_iter1 <= exitcond_reg_369;
                ap_reg_ppstg_exitcond_reg_369_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_369_pp0_iter1;
                ap_reg_ppstg_exitcond_reg_369_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_369_pp0_iter2;
                ap_reg_ppstg_exitcond_reg_369_pp0_iter4 <= ap_reg_ppstg_exitcond_reg_369_pp0_iter3;
                ap_reg_ppstg_exitcond_reg_369_pp0_iter5 <= ap_reg_ppstg_exitcond_reg_369_pp0_iter4;
                ap_reg_ppstg_exitcond_reg_369_pp0_iter6 <= ap_reg_ppstg_exitcond_reg_369_pp0_iter5;
                ap_reg_ppstg_exitcond_reg_369_pp0_iter7 <= ap_reg_ppstg_exitcond_reg_369_pp0_iter6;
                ap_reg_ppstg_tmp_57_reg_550_pp0_iter7 <= tmp_57_reg_550;
                ap_reg_ppstg_tmp_73_reg_447_pp0_iter2 <= tmp_73_reg_447;
                ap_reg_ppstg_tmp_73_reg_447_pp0_iter3 <= ap_reg_ppstg_tmp_73_reg_447_pp0_iter2;
                ap_reg_ppstg_tmp_73_reg_447_pp0_iter4 <= ap_reg_ppstg_tmp_73_reg_447_pp0_iter3;
                ap_reg_ppstg_tmp_73_reg_447_pp0_iter5 <= ap_reg_ppstg_tmp_73_reg_447_pp0_iter4;
                ap_reg_ppstg_tmp_73_reg_447_pp0_iter6 <= ap_reg_ppstg_tmp_73_reg_447_pp0_iter5;
                ap_reg_ppstg_tmp_73_reg_447_pp0_iter7 <= ap_reg_ppstg_tmp_73_reg_447_pp0_iter6;
                exitcond_reg_369 <= exitcond_fu_199_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then
                ap_reg_ppstg_tmp_40_reg_505_pp0_iter6 <= tmp_40_reg_505;
                ap_reg_ppstg_tmp_41_reg_513_pp0_iter6 <= tmp_41_reg_513;
                ap_reg_ppstg_vy_int_reg_521_pp0_iter6 <= vy_int_reg_521;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                ap_reg_ppstg_tmp_55_reg_540_pp0_iter6 <= tmp_55_reg_540;
                ap_reg_ppstg_tmp_71_reg_437_pp0_iter1 <= tmp_71_reg_437;
                ap_reg_ppstg_tmp_71_reg_437_pp0_iter2 <= ap_reg_ppstg_tmp_71_reg_437_pp0_iter1;
                ap_reg_ppstg_tmp_71_reg_437_pp0_iter3 <= ap_reg_ppstg_tmp_71_reg_437_pp0_iter2;
                ap_reg_ppstg_tmp_71_reg_437_pp0_iter4 <= ap_reg_ppstg_tmp_71_reg_437_pp0_iter3;
                ap_reg_ppstg_tmp_71_reg_437_pp0_iter5 <= ap_reg_ppstg_tmp_71_reg_437_pp0_iter4;
                ap_reg_ppstg_tmp_71_reg_437_pp0_iter6 <= ap_reg_ppstg_tmp_71_reg_437_pp0_iter5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                ap_reg_ppstg_tmp_56_reg_545_pp0_iter6 <= tmp_56_reg_545;
                ap_reg_ppstg_tmp_72_reg_442_pp0_iter1 <= tmp_72_reg_442;
                ap_reg_ppstg_tmp_72_reg_442_pp0_iter2 <= ap_reg_ppstg_tmp_72_reg_442_pp0_iter1;
                ap_reg_ppstg_tmp_72_reg_442_pp0_iter3 <= ap_reg_ppstg_tmp_72_reg_442_pp0_iter2;
                ap_reg_ppstg_tmp_72_reg_442_pp0_iter4 <= ap_reg_ppstg_tmp_72_reg_442_pp0_iter3;
                ap_reg_ppstg_tmp_72_reg_442_pp0_iter5 <= ap_reg_ppstg_tmp_72_reg_442_pp0_iter4;
                ap_reg_ppstg_tmp_72_reg_442_pp0_iter6 <= ap_reg_ppstg_tmp_72_reg_442_pp0_iter5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                ap_reg_ppstg_tmp_58_reg_555_pp0_iter7 <= tmp_58_reg_555;
                ap_reg_ppstg_tmp_63_reg_378_pp0_iter1 <= tmp_63_reg_378;
                ap_reg_ppstg_tmp_63_reg_378_pp0_iter2 <= ap_reg_ppstg_tmp_63_reg_378_pp0_iter1;
                ap_reg_ppstg_tmp_63_reg_378_pp0_iter3 <= ap_reg_ppstg_tmp_63_reg_378_pp0_iter2;
                ap_reg_ppstg_tmp_63_reg_378_pp0_iter4 <= ap_reg_ppstg_tmp_63_reg_378_pp0_iter3;
                ap_reg_ppstg_tmp_63_reg_378_pp0_iter5 <= ap_reg_ppstg_tmp_63_reg_378_pp0_iter4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                ap_reg_ppstg_tmp_64_reg_385_pp0_iter1 <= tmp_64_reg_385;
                ap_reg_ppstg_tmp_64_reg_385_pp0_iter2 <= ap_reg_ppstg_tmp_64_reg_385_pp0_iter1;
                ap_reg_ppstg_tmp_64_reg_385_pp0_iter3 <= ap_reg_ppstg_tmp_64_reg_385_pp0_iter2;
                ap_reg_ppstg_tmp_64_reg_385_pp0_iter4 <= ap_reg_ppstg_tmp_64_reg_385_pp0_iter3;
                ap_reg_ppstg_tmp_64_reg_385_pp0_iter5 <= ap_reg_ppstg_tmp_64_reg_385_pp0_iter4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                ap_reg_ppstg_tmp_65_reg_392_pp0_iter1 <= tmp_65_reg_392;
                ap_reg_ppstg_tmp_65_reg_392_pp0_iter2 <= ap_reg_ppstg_tmp_65_reg_392_pp0_iter1;
                ap_reg_ppstg_tmp_65_reg_392_pp0_iter3 <= ap_reg_ppstg_tmp_65_reg_392_pp0_iter2;
                ap_reg_ppstg_tmp_65_reg_392_pp0_iter4 <= ap_reg_ppstg_tmp_65_reg_392_pp0_iter3;
                ap_reg_ppstg_tmp_65_reg_392_pp0_iter5 <= ap_reg_ppstg_tmp_65_reg_392_pp0_iter4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                ap_reg_ppstg_tmp_66_reg_399_pp0_iter1 <= tmp_66_reg_399;
                ap_reg_ppstg_tmp_66_reg_399_pp0_iter2 <= ap_reg_ppstg_tmp_66_reg_399_pp0_iter1;
                ap_reg_ppstg_tmp_66_reg_399_pp0_iter3 <= ap_reg_ppstg_tmp_66_reg_399_pp0_iter2;
                ap_reg_ppstg_tmp_66_reg_399_pp0_iter4 <= ap_reg_ppstg_tmp_66_reg_399_pp0_iter3;
                ap_reg_ppstg_tmp_66_reg_399_pp0_iter5 <= ap_reg_ppstg_tmp_66_reg_399_pp0_iter4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                ap_reg_ppstg_tmp_67_reg_416_pp0_iter1 <= tmp_67_reg_416;
                ap_reg_ppstg_tmp_67_reg_416_pp0_iter2 <= ap_reg_ppstg_tmp_67_reg_416_pp0_iter1;
                ap_reg_ppstg_tmp_67_reg_416_pp0_iter3 <= ap_reg_ppstg_tmp_67_reg_416_pp0_iter2;
                ap_reg_ppstg_tmp_67_reg_416_pp0_iter4 <= ap_reg_ppstg_tmp_67_reg_416_pp0_iter3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                ap_reg_ppstg_tmp_68_reg_421_pp0_iter1 <= tmp_68_reg_421;
                ap_reg_ppstg_tmp_68_reg_421_pp0_iter2 <= ap_reg_ppstg_tmp_68_reg_421_pp0_iter1;
                ap_reg_ppstg_tmp_68_reg_421_pp0_iter3 <= ap_reg_ppstg_tmp_68_reg_421_pp0_iter2;
                ap_reg_ppstg_tmp_68_reg_421_pp0_iter4 <= ap_reg_ppstg_tmp_68_reg_421_pp0_iter3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                ap_reg_ppstg_tmp_69_reg_426_pp0_iter1 <= tmp_69_reg_426;
                ap_reg_ppstg_tmp_69_reg_426_pp0_iter2 <= ap_reg_ppstg_tmp_69_reg_426_pp0_iter1;
                ap_reg_ppstg_tmp_69_reg_426_pp0_iter3 <= ap_reg_ppstg_tmp_69_reg_426_pp0_iter2;
                ap_reg_ppstg_tmp_69_reg_426_pp0_iter4 <= ap_reg_ppstg_tmp_69_reg_426_pp0_iter3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                ap_reg_ppstg_tmp_70_reg_431_pp0_iter1 <= tmp_70_reg_431;
                ap_reg_ppstg_tmp_70_reg_431_pp0_iter2 <= ap_reg_ppstg_tmp_70_reg_431_pp0_iter1;
                ap_reg_ppstg_tmp_70_reg_431_pp0_iter3 <= ap_reg_ppstg_tmp_70_reg_431_pp0_iter2;
                ap_reg_ppstg_tmp_70_reg_431_pp0_iter4 <= ap_reg_ppstg_tmp_70_reg_431_pp0_iter3;
                ap_reg_ppstg_tmp_70_reg_431_pp0_iter5 <= ap_reg_ppstg_tmp_70_reg_431_pp0_iter4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                ap_reg_ppstg_tmp_reg_411_pp0_iter1 <= tmp_reg_411;
                ap_reg_ppstg_tmp_reg_411_pp0_iter2 <= ap_reg_ppstg_tmp_reg_411_pp0_iter1;
                ap_reg_ppstg_tmp_reg_411_pp0_iter3 <= ap_reg_ppstg_tmp_reg_411_pp0_iter2;
                ap_reg_ppstg_tmp_reg_411_pp0_iter4 <= ap_reg_ppstg_tmp_reg_411_pp0_iter3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then
                ap_reg_ppstg_uy_int_reg_528_pp0_iter6 <= uy_int_reg_528;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then
                ap_reg_ppstg_vy_int_1_reg_497_pp0_iter6 <= vy_int_1_reg_497;
                ap_reg_ppstg_vz_int_1_reg_488_pp0_iter6 <= vz_int_1_reg_488;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter4))) then
                cosA_half_reg_452 <= grp_dut_calc_angle_float_float_s_fu_81_ap_return_0;
                sinA_half_reg_459 <= grp_dut_calc_angle_float_float_s_fu_81_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter4))) then
                cosB_half_reg_466 <= grp_dut_calc_angle_float_float_s_fu_81_ap_return_0;
                sinB_half_reg_472 <= grp_dut_calc_angle_float_float_s_fu_81_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329))))) then
                proc_1_reg_373 <= proc_1_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))))) then
                reg_111 <= grp_fu_87_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))))) then
                reg_117 <= grp_fu_91_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)))) then
                reg_123 <= grp_fu_87_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)))) then
                reg_130 <= grp_fu_95_p2;
                reg_135 <= grp_fu_99_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)))) then
                reg_141 <= grp_fu_95_p2;
                reg_147 <= grp_fu_99_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)))) then
                reg_153 <= grp_fu_95_p2;
                reg_159 <= grp_fu_99_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)))) then
                reg_165 <= grp_fu_95_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))))) then
                reg_170 <= grp_fu_99_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))))) then
                reg_176 <= grp_fu_95_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))))) then
                reg_182 <= grp_fu_99_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))))) then
                reg_188 <= grp_fu_87_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))))) then
                reg_193 <= grp_fu_95_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                tmp_3_i2_i1_reg_595 <= grp_fu_99_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                tmp_3_i5_i1_reg_605 <= grp_fu_99_p2;
                tmp_i4_i1_reg_600 <= grp_fu_95_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then
                tmp_3_i8_i1_reg_615 <= grp_fu_99_p2;
                tmp_i7_i1_reg_610 <= grp_fu_95_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5))) then
                tmp_40_reg_505 <= grp_fu_87_p2;
                tmp_41_reg_513 <= grp_fu_91_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5))) then
                tmp_55_reg_540 <= grp_fu_87_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5))) then
                tmp_56_reg_545 <= grp_fu_87_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329))))) then
                tmp_57_reg_550 <= grp_fu_87_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                tmp_58_reg_555 <= grp_fu_87_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                tmp_59_reg_590 <= grp_fu_87_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then
                tmp_60_reg_620 <= grp_fu_91_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                tmp_63_reg_378 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                tmp_64_reg_385 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                tmp_65_reg_392 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                tmp_66_reg_399 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                tmp_67_reg_416 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                tmp_68_reg_421 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                tmp_69_reg_426 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                tmp_70_reg_431 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                tmp_71_reg_437 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                tmp_72_reg_442 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329))))) then
                tmp_73_reg_447 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then
                tmp_reg_411 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then
                u1_1_reg_406 <= grp_fu_91_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5))) then
                uy_int_reg_528 <= uy_int_fu_262_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then
                vw_int_3_reg_560 <= vw_int_3_fu_311_p3;
                vx_int_reg_566 <= vx_int_fu_319_p3;
                vy_int_2_reg_577 <= vy_int_2_fu_356_p3;
                vz_int_reg_584 <= vz_int_fu_362_p3;
                z_out_3_reg_572 <= z_out_3_fu_348_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5))) then
                vy_int_1_reg_497 <= grp_fu_91_p2;
                vz_int_1_reg_488 <= grp_fu_87_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5))) then
                vy_int_reg_521 <= vy_int_fu_248_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5))) then
                z_out2_reg_535 <= grp_fu_87_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_318, ap_sig_326, ap_sig_329, exitcond_fu_199_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329))) and not((ap_const_lv1_0 = exitcond_fu_199_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329))) and not((ap_const_lv1_0 = exitcond_fu_199_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then
                    ap_NS_fsm <= ap_ST_st156_fsm_21;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_pp0_stg1_fsm_2 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                end if;
            when ap_ST_pp0_stg2_fsm_3 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
                end if;
            when ap_ST_pp0_stg3_fsm_4 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_4;
                end if;
            when ap_ST_pp0_stg4_fsm_5 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg5_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_5;
                end if;
            when ap_ST_pp0_stg5_fsm_6 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) then
                    ap_NS_fsm <= ap_ST_pp0_stg6_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg5_fsm_6;
                end if;
            when ap_ST_pp0_stg6_fsm_7 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) then
                    ap_NS_fsm <= ap_ST_pp0_stg7_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg6_fsm_7;
                end if;
            when ap_ST_pp0_stg7_fsm_8 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) then
                    ap_NS_fsm <= ap_ST_pp0_stg8_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg7_fsm_8;
                end if;
            when ap_ST_pp0_stg8_fsm_9 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) then
                    ap_NS_fsm <= ap_ST_pp0_stg9_fsm_10;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg8_fsm_9;
                end if;
            when ap_ST_pp0_stg9_fsm_10 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) then
                    ap_NS_fsm <= ap_ST_pp0_stg10_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg9_fsm_10;
                end if;
            when ap_ST_pp0_stg10_fsm_11 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) then
                    ap_NS_fsm <= ap_ST_pp0_stg11_fsm_12;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg10_fsm_11;
                end if;
            when ap_ST_pp0_stg11_fsm_12 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) then
                    ap_NS_fsm <= ap_ST_pp0_stg12_fsm_13;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg11_fsm_12;
                end if;
            when ap_ST_pp0_stg12_fsm_13 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) then
                    ap_NS_fsm <= ap_ST_pp0_stg13_fsm_14;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg12_fsm_13;
                end if;
            when ap_ST_pp0_stg13_fsm_14 => 
                if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg14_fsm_15;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)))) then
                    ap_NS_fsm <= ap_ST_st156_fsm_21;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg13_fsm_14;
                end if;
            when ap_ST_pp0_stg14_fsm_15 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg15_fsm_16;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg14_fsm_15;
                end if;
            when ap_ST_pp0_stg15_fsm_16 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg16_fsm_17;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg15_fsm_16;
                end if;
            when ap_ST_pp0_stg16_fsm_17 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg17_fsm_18;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg16_fsm_17;
                end if;
            when ap_ST_pp0_stg17_fsm_18 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg18_fsm_19;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg17_fsm_18;
                end if;
            when ap_ST_pp0_stg18_fsm_19 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg19_fsm_20;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg18_fsm_19;
                end if;
            when ap_ST_pp0_stg19_fsm_20 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg19_fsm_20;
                end if;
            when ap_ST_st156_fsm_21 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a2_assign_3_fu_220_p1 <= tmp_4_neg_fu_214_p2;
    a2_assign_fu_234_p1 <= tmp_neg_fu_228_p2;

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st156_fsm_21)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st156_fsm_21))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st156_fsm_21)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st156_fsm_21)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_1034_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1034 <= (ap_const_lv1_1 = ap_CS_fsm(21 downto 21));
    end process;


    ap_sig_106_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_106 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_1100_assign_proc : process(ap_reg_ppiten_pp0_it0, exitcond_reg_369)
    begin
                ap_sig_1100 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0));
    end process;


    ap_sig_116_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_116 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_126_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_126 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_136_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_136 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    ap_sig_146_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_146 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    ap_sig_156_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_156 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    ap_sig_166_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_166 <= (ap_const_lv1_1 = ap_CS_fsm(19 downto 19));
    end process;


    ap_sig_176_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_176 <= (ap_const_lv1_1 = ap_CS_fsm(20 downto 20));
    end process;


    ap_sig_186_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_186 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_233_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_233 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_243_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_243 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_253_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_253 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_263_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_263 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_273_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_273 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_283_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_283 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_293_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_293 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_303_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_303 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_318_assign_proc : process(strm_out_V_full_n, ap_reg_ppstg_exitcond_reg_369_pp0_iter7)
    begin
                ap_sig_318 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (strm_out_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_326_assign_proc : process(strm_in_V_empty_n, exitcond_reg_369)
    begin
                ap_sig_326 <= ((exitcond_reg_369 = ap_const_lv1_0) and (strm_in_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_329_assign_proc : process(strm_out_V_full_n, ap_reg_ppstg_exitcond_reg_369_pp0_iter6)
    begin
                ap_sig_329 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and (strm_out_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_39_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_39 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_58_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_58 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_86_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_86 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_96_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_96 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_186)
    begin
        if (ap_sig_186) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg10_fsm_11_assign_proc : process(ap_sig_283)
    begin
        if (ap_sig_283) then 
            ap_sig_cseq_ST_pp0_stg10_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg10_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg11_fsm_12_assign_proc : process(ap_sig_293)
    begin
        if (ap_sig_293) then 
            ap_sig_cseq_ST_pp0_stg11_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg11_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg12_fsm_13_assign_proc : process(ap_sig_303)
    begin
        if (ap_sig_303) then 
            ap_sig_cseq_ST_pp0_stg12_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg12_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg13_fsm_14_assign_proc : process(ap_sig_116)
    begin
        if (ap_sig_116) then 
            ap_sig_cseq_ST_pp0_stg13_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg13_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg14_fsm_15_assign_proc : process(ap_sig_126)
    begin
        if (ap_sig_126) then 
            ap_sig_cseq_ST_pp0_stg14_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg14_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg15_fsm_16_assign_proc : process(ap_sig_136)
    begin
        if (ap_sig_136) then 
            ap_sig_cseq_ST_pp0_stg15_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg15_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg16_fsm_17_assign_proc : process(ap_sig_146)
    begin
        if (ap_sig_146) then 
            ap_sig_cseq_ST_pp0_stg16_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg16_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg17_fsm_18_assign_proc : process(ap_sig_156)
    begin
        if (ap_sig_156) then 
            ap_sig_cseq_ST_pp0_stg17_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg17_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg18_fsm_19_assign_proc : process(ap_sig_166)
    begin
        if (ap_sig_166) then 
            ap_sig_cseq_ST_pp0_stg18_fsm_19 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg18_fsm_19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg19_fsm_20_assign_proc : process(ap_sig_176)
    begin
        if (ap_sig_176) then 
            ap_sig_cseq_ST_pp0_stg19_fsm_20 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg19_fsm_20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg1_fsm_2_assign_proc : process(ap_sig_58)
    begin
        if (ap_sig_58) then 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg2_fsm_3_assign_proc : process(ap_sig_86)
    begin
        if (ap_sig_86) then 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg3_fsm_4_assign_proc : process(ap_sig_96)
    begin
        if (ap_sig_96) then 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg4_fsm_5_assign_proc : process(ap_sig_106)
    begin
        if (ap_sig_106) then 
            ap_sig_cseq_ST_pp0_stg4_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg4_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg5_fsm_6_assign_proc : process(ap_sig_233)
    begin
        if (ap_sig_233) then 
            ap_sig_cseq_ST_pp0_stg5_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg5_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg6_fsm_7_assign_proc : process(ap_sig_243)
    begin
        if (ap_sig_243) then 
            ap_sig_cseq_ST_pp0_stg6_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg6_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg7_fsm_8_assign_proc : process(ap_sig_253)
    begin
        if (ap_sig_253) then 
            ap_sig_cseq_ST_pp0_stg7_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg7_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg8_fsm_9_assign_proc : process(ap_sig_263)
    begin
        if (ap_sig_263) then 
            ap_sig_cseq_ST_pp0_stg8_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg8_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg9_fsm_10_assign_proc : process(ap_sig_273)
    begin
        if (ap_sig_273) then 
            ap_sig_cseq_ST_pp0_stg9_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg9_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st156_fsm_21_assign_proc : process(ap_sig_1034)
    begin
        if (ap_sig_1034) then 
            ap_sig_cseq_ST_st156_fsm_21 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st156_fsm_21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_39)
    begin
        if (ap_sig_39) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_fu_199_p2 <= "1" when (proc_phi_fu_74_p4 = ap_const_lv4_8) else "0";

    grp_dut_calc_angle_float_float_s_fu_81_A_M_imag_assign_proc : process(ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, reg_111, reg_117, ap_sig_1100)
    begin
        if (ap_sig_1100) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) then 
                grp_dut_calc_angle_float_float_s_fu_81_A_M_imag <= reg_117;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) then 
                grp_dut_calc_angle_float_float_s_fu_81_A_M_imag <= reg_111;
            else 
                grp_dut_calc_angle_float_float_s_fu_81_A_M_imag <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_dut_calc_angle_float_float_s_fu_81_A_M_imag <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dut_calc_angle_float_float_s_fu_81_A_M_real_assign_proc : process(ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, reg_123, u1_1_reg_406, ap_sig_1100)
    begin
        if (ap_sig_1100) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) then 
                grp_dut_calc_angle_float_float_s_fu_81_A_M_real <= u1_1_reg_406;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) then 
                grp_dut_calc_angle_float_float_s_fu_81_A_M_real <= reg_123;
            else 
                grp_dut_calc_angle_float_float_s_fu_81_A_M_real <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_dut_calc_angle_float_float_s_fu_81_A_M_real <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dut_calc_angle_float_float_s_fu_81_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_318, ap_sig_326, ap_sig_329)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))))) then 
            grp_dut_calc_angle_float_float_s_fu_81_ap_ce <= ap_const_logic_1;
        else 
            grp_dut_calc_angle_float_float_s_fu_81_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_87_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_318, ap_sig_326, ap_sig_329)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))))) then 
            grp_fu_87_ce <= ap_const_logic_1;
        else 
            grp_fu_87_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_87_opcode_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, exitcond_reg_369, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_reg_ppstg_exitcond_reg_369_pp0_iter6, ap_reg_ppstg_exitcond_reg_369_pp0_iter7, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_318, ap_sig_326, ap_sig_329, ap_reg_ppstg_exitcond_reg_369_pp0_iter5)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then 
            grp_fu_87_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))))) then 
            grp_fu_87_opcode <= ap_const_lv2_0;
        else 
            grp_fu_87_opcode <= "XX";
        end if; 
    end process;


    grp_fu_87_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, reg_130, reg_141, reg_153, reg_165, reg_170, reg_176, reg_193, tmp_65_reg_392, tmp_66_reg_399, tmp_i4_i1_reg_600)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_87_p0 <= tmp_i4_i1_reg_600;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19))) then 
            grp_fu_87_p0 <= reg_193;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_87_p0 <= reg_170;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15))) then 
            grp_fu_87_p0 <= reg_176;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)))) then 
            grp_fu_87_p0 <= reg_165;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18)))) then 
            grp_fu_87_p0 <= reg_153;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17)))) then 
            grp_fu_87_p0 <= reg_141;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_87_p0 <= reg_130;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_87_p0 <= tmp_66_reg_399;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_87_p0 <= tmp_65_reg_392;
        else 
            grp_fu_87_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_87_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, reg_135, reg_141, reg_147, reg_153, reg_159, reg_170, reg_176, reg_182, reg_193, tmp_63_reg_378, tmp_64_reg_385, tmp_3_i5_i1_reg_605)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_87_p1 <= tmp_3_i5_i1_reg_605;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_87_p1 <= reg_193;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_87_p1 <= reg_176;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15))) then 
            grp_fu_87_p1 <= reg_182;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)))) then 
            grp_fu_87_p1 <= reg_170;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18)))) then 
            grp_fu_87_p1 <= reg_159;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17)))) then 
            grp_fu_87_p1 <= reg_147;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)))) then 
            grp_fu_87_p1 <= reg_135;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3))) then 
            grp_fu_87_p1 <= reg_153;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5))) then 
            grp_fu_87_p1 <= reg_141;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_87_p1 <= tmp_63_reg_378;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_87_p1 <= tmp_64_reg_385;
        else 
            grp_fu_87_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_91_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_318, ap_sig_326)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))))) then 
            grp_fu_91_ce <= ap_const_logic_1;
        else 
            grp_fu_91_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_91_opcode_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it7, exitcond_reg_369, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_reg_ppstg_exitcond_reg_369_pp0_iter7, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_318, ap_sig_326, ap_reg_ppstg_exitcond_reg_369_pp0_iter5)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then 
            grp_fu_91_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))))) then 
            grp_fu_91_opcode <= ap_const_lv2_0;
        else 
            grp_fu_91_opcode <= "XX";
        end if; 
    end process;


    grp_fu_91_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, reg_135, reg_182, tmp_65_reg_392, tmp_66_reg_399, tmp_i7_i1_reg_610)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_91_p0 <= tmp_i7_i1_reg_610;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_91_p0 <= reg_182;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_91_p0 <= reg_135;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_91_p0 <= tmp_66_reg_399;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_91_p0 <= tmp_65_reg_392;
        else 
            grp_fu_91_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_91_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, reg_147, reg_159, tmp_63_reg_378, tmp_64_reg_385, tmp_3_i2_i1_reg_595, tmp_3_i8_i1_reg_615)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_91_p1 <= tmp_3_i8_i1_reg_615;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_91_p1 <= tmp_3_i2_i1_reg_595;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3))) then 
            grp_fu_91_p1 <= reg_159;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5))) then 
            grp_fu_91_p1 <= reg_147;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_91_p1 <= tmp_63_reg_378;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_91_p1 <= tmp_64_reg_385;
        else 
            grp_fu_91_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_95_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_318, ap_sig_326, ap_sig_329)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))))) then 
            grp_fu_95_ce <= ap_const_logic_1;
        else 
            grp_fu_95_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_95_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_reg_ppstg_tmp_63_reg_378_pp0_iter5, ap_reg_ppstg_tmp_65_reg_392_pp0_iter5, ap_reg_ppstg_tmp_reg_411_pp0_iter4, ap_reg_ppstg_tmp_68_reg_421_pp0_iter4, ap_reg_ppstg_tmp_70_reg_431_pp0_iter5, ap_reg_ppstg_tmp_72_reg_442_pp0_iter6, cosA_half_reg_452, sinA_half_reg_459, a2_assign_3_fu_220_p1, tmp_40_reg_505, uy_int_reg_528)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_95_p0 <= ap_reg_ppstg_tmp_72_reg_442_pp0_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15))) then 
            grp_fu_95_p0 <= ap_reg_ppstg_tmp_70_reg_431_pp0_iter5;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20))) then 
            grp_fu_95_p0 <= uy_int_reg_528;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)))) then 
            grp_fu_95_p0 <= tmp_40_reg_505;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)))) then 
            grp_fu_95_p0 <= ap_reg_ppstg_tmp_68_reg_421_pp0_iter4;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)))) then 
            grp_fu_95_p0 <= ap_reg_ppstg_tmp_reg_411_pp0_iter4;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)))) then 
            grp_fu_95_p0 <= ap_reg_ppstg_tmp_65_reg_392_pp0_iter5;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)))) then 
            grp_fu_95_p0 <= ap_reg_ppstg_tmp_63_reg_378_pp0_iter5;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19))) then 
            grp_fu_95_p0 <= sinA_half_reg_459;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18))) then 
            grp_fu_95_p0 <= a2_assign_3_fu_220_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17))) then 
            grp_fu_95_p0 <= cosA_half_reg_452;
        else 
            grp_fu_95_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_95_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, reg_111, reg_123, cosB_half_reg_466, sinB_half_reg_472, vz_int_1_reg_488, vy_int_1_reg_497, tmp_40_reg_505, tmp_41_reg_513, z_out2_reg_535, vw_int_3_fu_311_p3, vw_int_3_reg_560, vy_int_2_reg_577)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3))) then 
            grp_fu_95_p1 <= vy_int_2_reg_577;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))) then 
            grp_fu_95_p1 <= vw_int_3_reg_560;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15))) then 
            grp_fu_95_p1 <= vw_int_3_fu_311_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_95_p1 <= z_out2_reg_535;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20))) then 
            grp_fu_95_p1 <= reg_123;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16))) then 
            grp_fu_95_p1 <= reg_111;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)))) then 
            grp_fu_95_p1 <= tmp_41_reg_513;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)))) then 
            grp_fu_95_p1 <= tmp_40_reg_505;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)))) then 
            grp_fu_95_p1 <= vy_int_1_reg_497;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)))) then 
            grp_fu_95_p1 <= vz_int_1_reg_488;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19)))) then 
            grp_fu_95_p1 <= sinB_half_reg_472;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17))) then 
            grp_fu_95_p1 <= cosB_half_reg_466;
        else 
            grp_fu_95_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_99_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_318, ap_sig_326, ap_sig_329)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))))) then 
            grp_fu_99_ce <= ap_const_logic_1;
        else 
            grp_fu_99_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_99_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_reg_ppstg_tmp_64_reg_385_pp0_iter5, ap_reg_ppstg_tmp_66_reg_399_pp0_iter5, ap_reg_ppstg_tmp_67_reg_416_pp0_iter4, ap_reg_ppstg_tmp_69_reg_426_pp0_iter4, ap_reg_ppstg_tmp_70_reg_431_pp0_iter5, ap_reg_ppstg_tmp_71_reg_437_pp0_iter5, ap_reg_ppstg_tmp_71_reg_437_pp0_iter6, ap_reg_ppstg_tmp_73_reg_447_pp0_iter7, cosA_half_reg_452, sinA_half_reg_459, a2_assign_fu_234_p1, tmp_41_reg_513)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_99_p0 <= ap_reg_ppstg_tmp_73_reg_447_pp0_iter7;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_99_p0 <= ap_reg_ppstg_tmp_71_reg_437_pp0_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16))) then 
            grp_fu_99_p0 <= ap_reg_ppstg_tmp_70_reg_431_pp0_iter5;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15))) then 
            grp_fu_99_p0 <= ap_reg_ppstg_tmp_71_reg_437_pp0_iter5;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20))) then 
            grp_fu_99_p0 <= tmp_41_reg_513;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)))) then 
            grp_fu_99_p0 <= ap_reg_ppstg_tmp_69_reg_426_pp0_iter4;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)))) then 
            grp_fu_99_p0 <= ap_reg_ppstg_tmp_67_reg_416_pp0_iter4;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)))) then 
            grp_fu_99_p0 <= ap_reg_ppstg_tmp_66_reg_399_pp0_iter5;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)))) then 
            grp_fu_99_p0 <= ap_reg_ppstg_tmp_64_reg_385_pp0_iter5;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19))) then 
            grp_fu_99_p0 <= a2_assign_fu_234_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18))) then 
            grp_fu_99_p0 <= cosA_half_reg_452;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17))) then 
            grp_fu_99_p0 <= sinA_half_reg_459;
        else 
            grp_fu_99_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_99_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, reg_188, cosB_half_reg_466, sinB_half_reg_472, vz_int_1_reg_488, tmp_40_reg_505, vy_int_fu_248_p1, vy_int_reg_521, uy_int_fu_262_p1, uy_int_reg_528, vx_int_fu_319_p3, vx_int_reg_566, vy_int_2_reg_577, vz_int_reg_584)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))) then 
            grp_fu_99_p1 <= vx_int_reg_566;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_99_p1 <= vz_int_reg_584;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16))) then 
            grp_fu_99_p1 <= vy_int_2_reg_577;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15))) then 
            grp_fu_99_p1 <= vx_int_fu_319_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20))) then 
            grp_fu_99_p1 <= reg_188;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13))) then 
            grp_fu_99_p1 <= uy_int_reg_528;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)))) then 
            grp_fu_99_p1 <= tmp_40_reg_505;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_99_p1 <= uy_int_fu_262_p1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)))) then 
            grp_fu_99_p1 <= vz_int_1_reg_488;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_99_p1 <= vy_int_reg_521;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_99_p1 <= vy_int_fu_248_p1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19)))) then 
            grp_fu_99_p1 <= sinB_half_reg_472;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17))) then 
            grp_fu_99_p1 <= cosB_half_reg_466;
        else 
            grp_fu_99_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_Result_2_fu_330_p3 <= p_Val2_6_fu_326_p1(31 downto 31);
    p_Result_s_fu_271_p3 <= p_Val2_s_fu_267_p1(31 downto 31);
    p_Val2_6_fu_326_p1 <= reg_111;
    p_Val2_s_fu_267_p1 <= reg_188;
    proc_1_fu_205_p2 <= std_logic_vector(unsigned(proc_phi_fu_74_p4) + unsigned(ap_const_lv4_1));

    proc_phi_fu_74_p4_assign_proc : process(ap_reg_ppiten_pp0_it1, exitcond_reg_369, ap_sig_cseq_ST_pp0_stg0_fsm_1, proc_reg_70, proc_1_reg_373)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            proc_phi_fu_74_p4 <= proc_1_reg_373;
        else 
            proc_phi_fu_74_p4 <= proc_reg_70;
        end if; 
    end process;


    strm_in_V_blk_n_assign_proc : process(strm_in_V_empty_n, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, exitcond_reg_369, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)))) then 
            strm_in_V_blk_n <= strm_in_V_empty_n;
        else 
            strm_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_in_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, exitcond_reg_369, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_318, ap_sig_326, ap_sig_329)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_369 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329)))))) then 
            strm_in_V_read <= ap_const_logic_1;
        else 
            strm_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    strm_out_V_blk_n_assign_proc : process(strm_out_V_full_n, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppstg_exitcond_reg_369_pp0_iter6, ap_reg_ppstg_exitcond_reg_369_pp0_iter7, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7)))) then 
            strm_out_V_blk_n <= strm_out_V_full_n;
        else 
            strm_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_out_V_din_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppstg_exitcond_reg_369_pp0_iter6, ap_reg_ppstg_exitcond_reg_369_pp0_iter7, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_318, ap_sig_326, ap_sig_329, reg_117, reg_123, ap_reg_ppstg_tmp_40_reg_505_pp0_iter6, ap_reg_ppstg_tmp_41_reg_513_pp0_iter6, ap_reg_ppstg_uy_int_reg_528_pp0_iter6, ap_reg_ppstg_tmp_55_reg_540_pp0_iter6, ap_reg_ppstg_tmp_56_reg_545_pp0_iter6, ap_reg_ppstg_tmp_57_reg_550_pp0_iter7, ap_reg_ppstg_tmp_58_reg_555_pp0_iter7, vw_int_3_reg_560, vx_int_reg_566, z_out_3_reg_572, vy_int_2_reg_577, vz_int_reg_584, tmp_59_reg_590, tmp_60_reg_620, w_out_3_fu_302_p3)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then 
            strm_out_V_din <= reg_117;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then 
            strm_out_V_din <= reg_123;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then 
            strm_out_V_din <= tmp_60_reg_620;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then 
            strm_out_V_din <= tmp_59_reg_590;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_58_reg_555_pp0_iter7;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_57_reg_550_pp0_iter7;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_56_reg_545_pp0_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_55_reg_540_pp0_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318)))) then 
            strm_out_V_din <= vz_int_reg_584;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then 
            strm_out_V_din <= vx_int_reg_566;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then 
            strm_out_V_din <= vy_int_2_reg_577;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326))))) then 
            strm_out_V_din <= vw_int_3_reg_560;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329))))) then 
            strm_out_V_din <= ap_reg_ppstg_uy_int_reg_528_pp0_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_41_reg_513_pp0_iter6;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_40_reg_505_pp0_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then 
            strm_out_V_din <= z_out_3_reg_572;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))))) then 
            strm_out_V_din <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329))))) then 
            strm_out_V_din <= w_out_3_fu_302_p3;
        else 
            strm_out_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    strm_out_V_write_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppstg_exitcond_reg_369_pp0_iter6, ap_reg_ppstg_exitcond_reg_369_pp0_iter7, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_318, ap_sig_326, ap_sig_329)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_329)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_326) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_329)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_369_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and ap_sig_318) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_326)))))) then 
            strm_out_V_write <= ap_const_logic_1;
        else 
            strm_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_4_neg_fu_214_p2 <= (tmp_4_to_int_fu_211_p1 xor ap_const_lv32_80000000);
    tmp_4_to_int_fu_211_p1 <= sinA_half_reg_459;
    tmp_neg_fu_228_p2 <= (tmp_to_int_fu_225_p1 xor ap_const_lv32_80000000);
    tmp_to_int_fu_225_p1 <= cosA_half_reg_452;
    uy_int_fu_262_p1 <= uy_int_neg_fu_256_p2;
    uy_int_neg_fu_256_p2 <= (uy_int_to_int_fu_253_p1 xor ap_const_lv32_80000000);
    uy_int_to_int_fu_253_p1 <= tmp_41_reg_513;
    vw_int_3_fu_311_p3 <= 
        vw_int_fu_298_p1 when (p_Result_s_fu_271_p3(0) = '1') else 
        ap_reg_ppstg_vz_int_1_reg_488_pp0_iter6;
    vw_int_fu_298_p1 <= vw_int_neg_fu_292_p2;
    vw_int_neg_fu_292_p2 <= (vw_int_to_int_fu_289_p1 xor ap_const_lv32_80000000);
    vw_int_to_int_fu_289_p1 <= ap_reg_ppstg_vz_int_1_reg_488_pp0_iter6;
    vx_int_fu_319_p3 <= 
        ap_reg_ppstg_vy_int_1_reg_497_pp0_iter6 when (p_Result_s_fu_271_p3(0) = '1') else 
        ap_reg_ppstg_vy_int_reg_521_pp0_iter6;
    vy_int_2_fu_356_p3 <= 
        ap_reg_ppstg_vy_int_reg_521_pp0_iter6 when (p_Result_2_fu_330_p3(0) = '1') else 
        ap_reg_ppstg_vy_int_1_reg_497_pp0_iter6;
    vy_int_fu_248_p1 <= vy_int_neg_fu_242_p2;
    vy_int_neg_fu_242_p2 <= (vy_int_to_int_fu_239_p1 xor ap_const_lv32_80000000);
    vy_int_to_int_fu_239_p1 <= vy_int_1_reg_497;
    vz_int_fu_362_p3 <= 
        vw_int_fu_298_p1 when (p_Result_2_fu_330_p3(0) = '1') else 
        ap_reg_ppstg_vz_int_1_reg_488_pp0_iter6;
    w_out_1_neg_fu_279_p2 <= (p_Val2_s_fu_267_p1 xor ap_const_lv32_80000000);
    w_out_3_fu_302_p3 <= 
        w_out_fu_285_p1 when (p_Result_s_fu_271_p3(0) = '1') else 
        reg_188;
    w_out_fu_285_p1 <= w_out_1_neg_fu_279_p2;
    z_out_1_neg_fu_338_p2 <= (p_Val2_6_fu_326_p1 xor ap_const_lv32_80000000);
    z_out_3_fu_348_p3 <= 
        z_out_fu_344_p1 when (p_Result_2_fu_330_p3(0) = '1') else 
        reg_111;
    z_out_fu_344_p1 <= z_out_1_neg_fu_338_p2;
end behav;
