15:07:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\User\AES_CBC_128_ip_check\temp_xsdb_launch_script.tcl
15:07:47 INFO  : Registering command handlers for Vitis TCF services
15:07:52 INFO  : Platform repository initialization has completed.
15:07:52 INFO  : XSCT server has started successfully.
15:07:57 INFO  : Successfully done setting XSCT server connection channel  
15:07:57 INFO  : plnx-install-location is set to ''
15:07:57 INFO  : Successfully done query RDI_DATADIR 
15:07:57 INFO  : Successfully done setting workspace for the tool. 
15:22:38 INFO  : Result from executing command 'getProjects': my_platfrom
15:22:38 INFO  : Result from executing command 'getPlatforms': 
15:24:30 INFO  : Result from executing command 'getProjects': my_platfrom
15:24:30 INFO  : Result from executing command 'getPlatforms': my_platfrom|C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/my_platfrom.xpfm
15:25:39 INFO  : Checking for BSP changes to sync application flags for project 'software_test'...
15:25:48 INFO  : Checking for BSP changes to sync application flags for project 'software_test'...
16:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:57 INFO  : 'jtag frequency' command is executed.
16:08:57 INFO  : Context for 'APU' is selected.
16:08:57 INFO  : System reset is completed.
16:09:00 INFO  : 'after 3000' command is executed.
16:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:09:03 INFO  : FPGA configured successfully with bitstream "C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/bitstream/AES_CBC_128_design_wrapper.bit"
16:09:03 INFO  : Context for 'APU' is selected.
16:09:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/hw/AES_CBC_128_design_wrapper.xsa'.
16:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:03 INFO  : Context for 'APU' is selected.
16:09:03 INFO  : Sourcing of 'C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/psinit/ps7_init.tcl' is done.
16:09:03 INFO  : 'ps7_init' command is executed.
16:09:03 INFO  : 'ps7_post_config' command is executed.
16:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:04 INFO  : The application 'C:/Users/User/AES_CBC_128_ip_check/software_test/Debug/software_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/bitstream/AES_CBC_128_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/hw/AES_CBC_128_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/User/AES_CBC_128_ip_check/software_test/Debug/software_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:04 INFO  : 'con' command is executed.
16:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:04 INFO  : Launch script is exported to file 'C:\Users\User\AES_CBC_128_ip_check\.sdk\launch_scripts\single_application_debug\debugger_software_test-default.tcl'
16:11:06 INFO  : Checking for BSP changes to sync application flags for project 'software_test'...
16:11:13 INFO  : Checking for BSP changes to sync application flags for project 'software_test'...
16:11:58 INFO  : Disconnected from the channel tcfchan#3.
16:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:59 INFO  : 'jtag frequency' command is executed.
16:11:59 INFO  : Context for 'APU' is selected.
16:11:59 INFO  : System reset is completed.
16:12:02 INFO  : 'after 3000' command is executed.
16:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:12:05 INFO  : FPGA configured successfully with bitstream "C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/bitstream/AES_CBC_128_design_wrapper.bit"
16:12:05 INFO  : Context for 'APU' is selected.
16:12:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/hw/AES_CBC_128_design_wrapper.xsa'.
16:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:05 INFO  : Context for 'APU' is selected.
16:12:05 INFO  : Sourcing of 'C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/psinit/ps7_init.tcl' is done.
16:12:06 INFO  : 'ps7_init' command is executed.
16:12:06 INFO  : 'ps7_post_config' command is executed.
16:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:06 INFO  : The application 'C:/Users/User/AES_CBC_128_ip_check/software_test/Debug/software_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/bitstream/AES_CBC_128_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/hw/AES_CBC_128_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/User/AES_CBC_128_ip_check/software_test/Debug/software_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:06 INFO  : 'con' command is executed.
16:12:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:06 INFO  : Launch script is exported to file 'C:\Users\User\AES_CBC_128_ip_check\.sdk\launch_scripts\single_application_debug\debugger_software_test-default.tcl'
16:13:07 INFO  : Disconnected from the channel tcfchan#5.
16:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:13:08 INFO  : 'jtag frequency' command is executed.
16:13:08 INFO  : Context for 'APU' is selected.
16:13:08 INFO  : System reset is completed.
16:13:11 INFO  : 'after 3000' command is executed.
16:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:13:14 INFO  : FPGA configured successfully with bitstream "C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/bitstream/AES_CBC_128_design_wrapper.bit"
16:13:14 INFO  : Context for 'APU' is selected.
16:13:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/hw/AES_CBC_128_design_wrapper.xsa'.
16:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:14 INFO  : Context for 'APU' is selected.
16:13:14 INFO  : Sourcing of 'C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/psinit/ps7_init.tcl' is done.
16:13:15 INFO  : 'ps7_init' command is executed.
16:13:15 INFO  : 'ps7_post_config' command is executed.
16:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:15 INFO  : The application 'C:/Users/User/AES_CBC_128_ip_check/software_test/Debug/software_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/bitstream/AES_CBC_128_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/hw/AES_CBC_128_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/User/AES_CBC_128_ip_check/software_test/Debug/software_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:15 INFO  : 'con' command is executed.
16:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:15 INFO  : Launch script is exported to file 'C:\Users\User\AES_CBC_128_ip_check\.sdk\launch_scripts\single_application_debug\debugger_software_test-default.tcl'
16:15:04 INFO  : Checking for BSP changes to sync application flags for project 'software_test'...
16:15:09 INFO  : Checking for BSP changes to sync application flags for project 'software_test'...
16:15:29 INFO  : Disconnected from the channel tcfchan#6.
16:15:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:30 INFO  : 'jtag frequency' command is executed.
16:15:30 INFO  : Context for 'APU' is selected.
16:15:30 INFO  : System reset is completed.
16:15:33 INFO  : 'after 3000' command is executed.
16:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:15:35 INFO  : FPGA configured successfully with bitstream "C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/bitstream/AES_CBC_128_design_wrapper.bit"
16:15:35 INFO  : Context for 'APU' is selected.
16:15:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/hw/AES_CBC_128_design_wrapper.xsa'.
16:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:35 INFO  : Context for 'APU' is selected.
16:15:35 INFO  : Sourcing of 'C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/psinit/ps7_init.tcl' is done.
16:15:36 INFO  : 'ps7_init' command is executed.
16:15:36 INFO  : 'ps7_post_config' command is executed.
16:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:36 INFO  : The application 'C:/Users/User/AES_CBC_128_ip_check/software_test/Debug/software_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/bitstream/AES_CBC_128_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/hw/AES_CBC_128_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/User/AES_CBC_128_ip_check/software_test/Debug/software_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:37 INFO  : 'con' command is executed.
16:15:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:37 INFO  : Launch script is exported to file 'C:\Users\User\AES_CBC_128_ip_check\.sdk\launch_scripts\single_application_debug\debugger_software_test-default.tcl'
16:17:13 INFO  : Disconnected from the channel tcfchan#8.
16:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:15 INFO  : 'jtag frequency' command is executed.
16:17:15 INFO  : Context for 'APU' is selected.
16:17:15 INFO  : System reset is completed.
16:17:18 INFO  : 'after 3000' command is executed.
16:17:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:17:20 INFO  : FPGA configured successfully with bitstream "C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/bitstream/AES_CBC_128_design_wrapper.bit"
16:17:20 INFO  : Context for 'APU' is selected.
16:17:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/hw/AES_CBC_128_design_wrapper.xsa'.
16:17:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:20 INFO  : Context for 'APU' is selected.
16:17:20 INFO  : Sourcing of 'C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/psinit/ps7_init.tcl' is done.
16:17:21 INFO  : 'ps7_init' command is executed.
16:17:21 INFO  : 'ps7_post_config' command is executed.
16:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:21 INFO  : The application 'C:/Users/User/AES_CBC_128_ip_check/software_test/Debug/software_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/bitstream/AES_CBC_128_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/User/AES_CBC_128_ip_check/my_platfrom/export/my_platfrom/hw/AES_CBC_128_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/User/AES_CBC_128_ip_check/software_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/User/AES_CBC_128_ip_check/software_test/Debug/software_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:22 INFO  : 'con' command is executed.
16:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:22 INFO  : Launch script is exported to file 'C:\Users\User\AES_CBC_128_ip_check\.sdk\launch_scripts\single_application_debug\debugger_software_test-default.tcl'
20:13:20 INFO  : Disconnected from the channel tcfchan#9.
10:13:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\User\AES_CBC_128_ip_check\temp_xsdb_launch_script.tcl
10:13:12 INFO  : XSCT server has started successfully.
10:13:12 INFO  : plnx-install-location is set to ''
10:13:12 INFO  : Successfully done setting XSCT server connection channel  
10:13:12 INFO  : Successfully done setting workspace for the tool. 
10:13:18 INFO  : Registering command handlers for Vitis TCF services
10:13:18 INFO  : Platform repository initialization has completed.
10:13:24 INFO  : Successfully done query RDI_DATADIR 
