--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/rhodesej/Documents/PSU/540/ece540_proj1/xilinx/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Nexys3fpga.twx Nexys3fpga.ncd -o
Nexys3fpga.twr Nexys3fpga.pcf

Design file:              Nexys3fpga.ncd
Physical constraint file: Nexys3fpga.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk25 = PERIOD TIMEGRP "clk25" TS_sys_clk_pin / 4 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2559 paths analyzed, 273 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.228ns.
--------------------------------------------------------------------------------

Paths for end point dtg1/video_on (SLICE_X15Y22.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DB/pbtn_db_0 (FF)
  Destination:          dtg1/video_on (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.330ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (1.639 - 1.791)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: DB/pbtn_db_0 to dtg1/video_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y50.AQ      Tcko                  0.447   DB/pbtn_db<3>
                                                       DB/pbtn_db_0
    SLICE_X27Y22.B5      net (fanout=45)       3.198   DB/pbtn_db<0>
    SLICE_X27Y22.B       Tilo                  0.259   SSB/clk_cnt[17]_PWR_3_o_equal_7_o<17>1
                                                       dtg1/pixel_column[9]_PWR_65_o_LessThan_15_o1
    SLICE_X15Y22.SR      net (fanout=1)        1.026   dtg1/pixel_column[9]_PWR_65_o_LessThan_15_o_0
    SLICE_X15Y22.CLK     Tsrck                 0.400   dtg1/video_on
                                                       dtg1/video_on
    -------------------------------------------------  ---------------------------
    Total                                      5.330ns (1.106ns logic, 4.224ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dtg1/pixel_column_9 (FF)
  Destination:          dtg1/video_on (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.360ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         clk25_BUFG rising at 0.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dtg1/pixel_column_9 to dtg1/video_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.BQ      Tcko                  0.447   dtg1/pixel_column<9>
                                                       dtg1/pixel_column_9
    SLICE_X27Y22.B1      net (fanout=9)        1.228   dtg1/pixel_column<9>
    SLICE_X27Y22.B       Tilo                  0.259   SSB/clk_cnt[17]_PWR_3_o_equal_7_o<17>1
                                                       dtg1/pixel_column[9]_PWR_65_o_LessThan_15_o1
    SLICE_X15Y22.SR      net (fanout=1)        1.026   dtg1/pixel_column[9]_PWR_65_o_LessThan_15_o_0
    SLICE_X15Y22.CLK     Tsrck                 0.400   dtg1/video_on
                                                       dtg1/video_on
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.106ns logic, 2.254ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point colorizer1/out_color_4 (SLICE_X13Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DB/pbtn_db_0 (FF)
  Destination:          colorizer1/out_color_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.172ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (1.653 - 1.791)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: DB/pbtn_db_0 to colorizer1/out_color_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y50.AQ      Tcko                  0.447   DB/pbtn_db<3>
                                                       DB/pbtn_db_0
    SLICE_X13Y1.SR       net (fanout=45)       4.303   DB/pbtn_db<0>
    SLICE_X13Y1.CLK      Tsrck                 0.422   colorizer1/out_color<4>
                                                       colorizer1/out_color_4
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (0.869ns logic, 4.303ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point colorizer1/out_color_1 (SLICE_X13Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DB/pbtn_db_0 (FF)
  Destination:          colorizer1/out_color_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.152ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (1.653 - 1.791)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: DB/pbtn_db_0 to colorizer1/out_color_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y50.AQ      Tcko                  0.447   DB/pbtn_db<3>
                                                       DB/pbtn_db_0
    SLICE_X13Y1.SR       net (fanout=45)       4.303   DB/pbtn_db<0>
    SLICE_X13Y1.CLK      Tsrck                 0.402   colorizer1/out_color<4>
                                                       colorizer1/out_color_1
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (0.849ns logic, 4.303ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk25 = PERIOD TIMEGRP "clk25" TS_sys_clk_pin / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dtg1/pixel_row_4 (SLICE_X16Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dtg1/pixel_row_4 (FF)
  Destination:          dtg1/pixel_row_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFG rising at 40.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dtg1/pixel_row_4 to dtg1/pixel_row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.200   dtg1/pixel_row<7>
                                                       dtg1/pixel_row_4
    SLICE_X16Y21.A6      net (fanout=6)        0.031   dtg1/pixel_row<4>
    SLICE_X16Y21.CLK     Tah         (-Th)    -0.238   dtg1/pixel_row<7>
                                                       dtg1/Mcount_pixel_row_lut<4>
                                                       dtg1/Mcount_pixel_row_cy<7>
                                                       dtg1/pixel_row_4
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.438ns logic, 0.031ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point dtg1/pixel_row_7 (SLICE_X16Y21.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dtg1/pixel_row_7 (FF)
  Destination:          dtg1/pixel_row_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFG rising at 40.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dtg1/pixel_row_7 to dtg1/pixel_row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.200   dtg1/pixel_row<7>
                                                       dtg1/pixel_row_7
    SLICE_X16Y21.D6      net (fanout=7)        0.041   dtg1/pixel_row<7>
    SLICE_X16Y21.CLK     Tah         (-Th)    -0.237   dtg1/pixel_row<7>
                                                       dtg1/Mcount_pixel_row_lut<7>
                                                       dtg1/Mcount_pixel_row_cy<7>
                                                       dtg1/pixel_row_7
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.437ns logic, 0.041ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

Paths for end point dtg1/pixel_row_8 (SLICE_X16Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dtg1/pixel_row_8 (FF)
  Destination:          dtg1/pixel_row_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFG rising at 40.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dtg1/pixel_row_8 to dtg1/pixel_row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.200   dtg1/pixel_row<9>
                                                       dtg1/pixel_row_8
    SLICE_X16Y22.A6      net (fanout=6)        0.048   dtg1/pixel_row<8>
    SLICE_X16Y22.CLK     Tah         (-Th)    -0.238   dtg1/pixel_row<9>
                                                       dtg1/Mcount_pixel_row_lut<8>
                                                       dtg1/Mcount_pixel_row_xor<9>
                                                       dtg1/pixel_row_8
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.438ns logic, 0.048ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk25 = PERIOD TIMEGRP "clk25" TS_sys_clk_pin / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk25_BUFG/I0
  Logical resource: clk25_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk25
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dtg1/pixel_row<3>/CLK
  Logical resource: dtg1/pixel_row_0/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk25_BUFG
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dtg1/pixel_row<3>/CLK
  Logical resource: dtg1/pixel_row_1/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk25_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0_buf = PERIOD TIMEGRP "clk0_buf" TS_sys_clk_pin HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25397 paths analyzed, 3232 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.824ns.
--------------------------------------------------------------------------------

Paths for end point nex/in_port_2 (SLICE_X21Y39.C2), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/in_port_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.328 - 0.390)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/in_port_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA7    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y50.C4      net (fanout=9)        1.737   instruction<7>
    SLICE_X30Y50.CMUX    Tilo                  0.261   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC
    SLICE_X32Y52.C2      net (fanout=2)        0.819   PSM/sy<2>
    SLICE_X32Y52.CMUX    Tilo                  0.251   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y39.A1      net (fanout=66)       2.463   port_id<2>
    SLICE_X18Y39.A       Tilo                  0.203   nex/port_id[7]_GND_54_o_select_10_OUT<3>1
                                                       nex/port_id[7]_GND_54_o_select_10_OUT<2>1
    SLICE_X21Y39.C2      net (fanout=1)        0.721   nex/port_id[7]_GND_54_o_select_10_OUT<2>1
    SLICE_X21Y39.CLK     Tas                   0.322   nex/in_port<3>
                                                       nex/port_id[7]_GND_54_o_select_10_OUT<2>4
                                                       nex/in_port_2
    -------------------------------------------------  ---------------------------
    Total                                      8.627ns (2.887ns logic, 5.740ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/in_port_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.162ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.328 - 0.390)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/in_port_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA7    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y50.C4      net (fanout=9)        1.737   instruction<7>
    SLICE_X30Y50.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X32Y52.C5      net (fanout=2)        0.567   PSM/sy<3>
    SLICE_X32Y52.C       Tilo                  0.205   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y39.A3      net (fanout=27)       2.353   port_id<3>
    SLICE_X18Y39.A       Tilo                  0.203   nex/port_id[7]_GND_54_o_select_10_OUT<3>1
                                                       nex/port_id[7]_GND_54_o_select_10_OUT<2>1
    SLICE_X21Y39.C2      net (fanout=1)        0.721   nex/port_id[7]_GND_54_o_select_10_OUT<2>1
    SLICE_X21Y39.CLK     Tas                   0.322   nex/in_port<3>
                                                       nex/port_id[7]_GND_54_o_select_10_OUT<2>4
                                                       nex/in_port_2
    -------------------------------------------------  ---------------------------
    Total                                      8.162ns (2.784ns logic, 5.378ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/in_port_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.162ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.328 - 0.390)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/in_port_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA6    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y50.C3      net (fanout=7)        1.272   instruction<6>
    SLICE_X30Y50.CMUX    Tilo                  0.261   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC
    SLICE_X32Y52.C2      net (fanout=2)        0.819   PSM/sy<2>
    SLICE_X32Y52.CMUX    Tilo                  0.251   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y39.A1      net (fanout=66)       2.463   port_id<2>
    SLICE_X18Y39.A       Tilo                  0.203   nex/port_id[7]_GND_54_o_select_10_OUT<3>1
                                                       nex/port_id[7]_GND_54_o_select_10_OUT<2>1
    SLICE_X21Y39.C2      net (fanout=1)        0.721   nex/port_id[7]_GND_54_o_select_10_OUT<2>1
    SLICE_X21Y39.CLK     Tas                   0.322   nex/in_port<3>
                                                       nex/port_id[7]_GND_54_o_select_10_OUT<2>4
                                                       nex/in_port_2
    -------------------------------------------------  ---------------------------
    Total                                      8.162ns (2.887ns logic, 5.275ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point nex/in_port_3 (SLICE_X21Y39.D2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/in_port_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.328 - 0.390)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/in_port_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA5    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X34Y50.A2      net (fanout=7)        1.793   instruction<5>
    SLICE_X34Y50.A       Tilo                  0.203   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMA_D1
    SLICE_X32Y52.B2      net (fanout=2)        1.185   PSM/sy<5>
    SLICE_X32Y52.B       Tilo                  0.205   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y44.D2      net (fanout=10)       1.234   port_id<5>
    SLICE_X31Y44.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X21Y39.D2      net (fanout=20)       1.576   nex/_n0089_inv1
    SLICE_X21Y39.CLK     Tas                   0.322   nex/in_port<3>
                                                       nex/port_id[7]_GND_54_o_select_10_OUT<3>4
                                                       nex/in_port_3
    -------------------------------------------------  ---------------------------
    Total                                      8.627ns (2.839ns logic, 5.788ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/in_port_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.430ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.328 - 0.390)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/in_port_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA4    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X34Y50.A1      net (fanout=7)        1.596   instruction<4>
    SLICE_X34Y50.A       Tilo                  0.203   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMA_D1
    SLICE_X32Y52.B2      net (fanout=2)        1.185   PSM/sy<5>
    SLICE_X32Y52.B       Tilo                  0.205   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y44.D2      net (fanout=10)       1.234   port_id<5>
    SLICE_X31Y44.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X21Y39.D2      net (fanout=20)       1.576   nex/_n0089_inv1
    SLICE_X21Y39.CLK     Tas                   0.322   nex/in_port<3>
                                                       nex/port_id[7]_GND_54_o_select_10_OUT<3>4
                                                       nex/in_port_3
    -------------------------------------------------  ---------------------------
    Total                                      8.430ns (2.839ns logic, 5.591ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/in_port_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.328 - 0.390)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/in_port_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA5    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X34Y50.A2      net (fanout=7)        1.793   instruction<5>
    SLICE_X34Y50.AMUX    Tilo                  0.261   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMA
    SLICE_X32Y52.B4      net (fanout=2)        0.906   PSM/sy<4>
    SLICE_X32Y52.BMUX    Tilo                  0.251   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y44.D3      net (fanout=10)       1.167   port_id<4>
    SLICE_X31Y44.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X21Y39.D2      net (fanout=20)       1.576   nex/_n0089_inv1
    SLICE_X21Y39.CLK     Tas                   0.322   nex/in_port<3>
                                                       nex/port_id[7]_GND_54_o_select_10_OUT<3>4
                                                       nex/in_port_3
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (2.943ns logic, 5.442ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point nex/led_6 (SLICE_X31Y35.D2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/led_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.663ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.372 - 0.390)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/led_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA7    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y50.C4      net (fanout=9)        1.737   instruction<7>
    SLICE_X30Y50.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X32Y52.C5      net (fanout=2)        0.567   PSM/sy<3>
    SLICE_X32Y52.C       Tilo                  0.205   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X34Y38.B4      net (fanout=27)       1.984   port_id<3>
    SLICE_X34Y38.B       Tilo                  0.203   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X31Y35.D2      net (fanout=32)       1.591   nex/_n0089_inv21_rstpot
    SLICE_X31Y35.CLK     Tas                   0.322   nex/led<6>
                                                       nex/led_6_dpot1
                                                       nex/led_6
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (2.784ns logic, 5.879ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/led_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.198ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.372 - 0.390)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/led_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA6    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y50.C3      net (fanout=7)        1.272   instruction<6>
    SLICE_X30Y50.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X32Y52.C5      net (fanout=2)        0.567   PSM/sy<3>
    SLICE_X32Y52.C       Tilo                  0.205   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X34Y38.B4      net (fanout=27)       1.984   port_id<3>
    SLICE_X34Y38.B       Tilo                  0.203   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X31Y35.D2      net (fanout=32)       1.591   nex/_n0089_inv21_rstpot
    SLICE_X31Y35.CLK     Tas                   0.322   nex/led<6>
                                                       nex/led_6_dpot1
                                                       nex/led_6
    -------------------------------------------------  ---------------------------
    Total                                      8.198ns (2.784ns logic, 5.414ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/led_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.188ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.372 - 0.390)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/led_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA5    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y50.C2      net (fanout=7)        1.262   instruction<5>
    SLICE_X30Y50.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X32Y52.C5      net (fanout=2)        0.567   PSM/sy<3>
    SLICE_X32Y52.C       Tilo                  0.205   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X34Y38.B4      net (fanout=27)       1.984   port_id<3>
    SLICE_X34Y38.B       Tilo                  0.203   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X31Y35.D2      net (fanout=32)       1.591   nex/_n0089_inv21_rstpot
    SLICE_X31Y35.CLK     Tas                   0.322   nex/led<6>
                                                       nex/led_6_dpot1
                                                       nex/led_6
    -------------------------------------------------  ---------------------------
    Total                                      8.188ns (2.784ns logic, 5.404ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0_buf = PERIOD TIMEGRP "clk0_buf" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bot1/WRLDIF/RMDist_3 (SLICE_X22Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/WRLDIF/load_dist_regs (FF)
  Destination:          bot1/WRLDIF/RMDist_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clkfb_in rising at 10.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/WRLDIF/load_dist_regs to bot1/WRLDIF/RMDist_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.AQ      Tcko                  0.198   bot1/WRLDIF/load_dist_regs
                                                       bot1/WRLDIF/load_dist_regs
    SLICE_X22Y38.CE      net (fanout=5)        0.133   bot1/WRLDIF/load_dist_regs
    SLICE_X22Y38.CLK     Tckce       (-Th)     0.108   bot1/WRLDIF/RMDist<3>
                                                       bot1/WRLDIF/RMDist_3
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (0.090ns logic, 0.133ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point bot1/WRLDIF/RMDist_2 (SLICE_X22Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/WRLDIF/load_dist_regs (FF)
  Destination:          bot1/WRLDIF/RMDist_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clkfb_in rising at 10.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/WRLDIF/load_dist_regs to bot1/WRLDIF/RMDist_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.AQ      Tcko                  0.198   bot1/WRLDIF/load_dist_regs
                                                       bot1/WRLDIF/load_dist_regs
    SLICE_X22Y38.CE      net (fanout=5)        0.133   bot1/WRLDIF/load_dist_regs
    SLICE_X22Y38.CLK     Tckce       (-Th)     0.104   bot1/WRLDIF/RMDist<3>
                                                       bot1/WRLDIF/RMDist_2
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.094ns logic, 0.133ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point bot1/WRLDIF/RMDist_1 (SLICE_X22Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/WRLDIF/load_dist_regs (FF)
  Destination:          bot1/WRLDIF/RMDist_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clkfb_in rising at 10.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/WRLDIF/load_dist_regs to bot1/WRLDIF/RMDist_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.AQ      Tcko                  0.198   bot1/WRLDIF/load_dist_regs
                                                       bot1/WRLDIF/load_dist_regs
    SLICE_X22Y38.CE      net (fanout=5)        0.133   bot1/WRLDIF/load_dist_regs
    SLICE_X22Y38.CLK     Tckce       (-Th)     0.102   bot1/WRLDIF/RMDist<3>
                                                       bot1/WRLDIF/RMDist_1
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (0.096ns logic, 0.133ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0_buf = PERIOD TIMEGRP "clk0_buf" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clkfb_in
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clkfb_in
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clkfb_in
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      8.824ns|            0|            0|            0|        27956|
| TS_clk25                      |     40.000ns|     23.228ns|          N/A|            0|            0|         2559|            0|
| TS_clk0_buf                   |     10.000ns|      8.824ns|          N/A|            0|            0|        25397|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    8.824|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27956 paths, 0 nets, and 3175 connections

Design statistics:
   Minimum period:  23.228ns{1}   (Maximum frequency:  43.051MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 28 01:04:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 260 MB



