// Seed: 3934786097
`timescale 1ps / 1ps
`define pp_3 0
`timescale 1ps / 1ps
`define pp_4 0
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2
);
  assign id_3 = 1'b0;
endmodule
