--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml phases.twx phases.ncd -o phases.twr phases.pcf -ucf
simon.ucf

Design file:              phases.ncd
Physical constraint file: phases.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 1000 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3791 paths analyzed, 176 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.317ns.
--------------------------------------------------------------------------------

Paths for end point i_20 (SLICE_X18Y18.G1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     991.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_9 (FF)
  Destination:          i_20 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      8.288ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.237 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_9 to i_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.XQ      Tcko                  0.591   i<9>
                                                       i_9
    SLICE_X17Y16.F2      net (fanout=4)        0.979   i<9>
    SLICE_X17Y16.COUT    Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<3>
                                                       Mcompar_state_cmp_lt0000_lut<2>
                                                       Mcompar_state_cmp_lt0000_cy<2>
                                                       Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X17Y17.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X17Y17.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<5>
                                                       Mcompar_state_cmp_lt0000_cy<4>
                                                       Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X17Y18.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X17Y18.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<13>
                                                       Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.G3      net (fanout=19)       1.397   Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.Y       Tilo                  0.707   i<8>
                                                       i_mux0000<0>21_1
    SLICE_X18Y18.G1      net (fanout=16)       1.952   i_mux0000<0>21
    SLICE_X18Y18.CLK     Tgck                  0.817   i<21>
                                                       i_mux0000<20>1
                                                       i_20
    -------------------------------------------------  ---------------------------
    Total                                      8.288ns (3.960ns logic, 4.328ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     991.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_15 (FF)
  Destination:          i_20 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      8.173ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.237 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_15 to i_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.XQ      Tcko                  0.631   i<15>
                                                       i_15
    SLICE_X17Y18.G2      net (fanout=4)        1.101   i<15>
    SLICE_X17Y18.COUT    Topcyg                1.178   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_lut<7>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<13>
                                                       Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.G3      net (fanout=19)       1.397   Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.Y       Tilo                  0.707   i<8>
                                                       i_mux0000<0>21_1
    SLICE_X18Y18.G1      net (fanout=16)       1.952   i_mux0000<0>21
    SLICE_X18Y18.CLK     Tgck                  0.817   i<21>
                                                       i_mux0000<20>1
                                                       i_20
    -------------------------------------------------  ---------------------------
    Total                                      8.173ns (3.723ns logic, 4.450ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     991.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_14 (FF)
  Destination:          i_20 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.237 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_14 to i_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.YQ      Tcko                  0.676   i<16>
                                                       i_14
    SLICE_X17Y18.F4      net (fanout=4)        0.995   i<14>
    SLICE_X17Y18.COUT    Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<7>
                                                       i<14>_rt
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<13>
                                                       Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.G3      net (fanout=19)       1.397   Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.Y       Tilo                  0.707   i<8>
                                                       i_mux0000<0>21_1
    SLICE_X18Y18.G1      net (fanout=16)       1.952   i_mux0000<0>21
    SLICE_X18Y18.CLK     Tgck                  0.817   i<21>
                                                       i_mux0000<20>1
                                                       i_20
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (3.785ns logic, 4.344ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point i_23 (SLICE_X18Y19.F1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     991.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_9 (FF)
  Destination:          i_23 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      8.263ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.237 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_9 to i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.XQ      Tcko                  0.591   i<9>
                                                       i_9
    SLICE_X17Y16.F2      net (fanout=4)        0.979   i<9>
    SLICE_X17Y16.COUT    Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<3>
                                                       Mcompar_state_cmp_lt0000_lut<2>
                                                       Mcompar_state_cmp_lt0000_cy<2>
                                                       Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X17Y17.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X17Y17.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<5>
                                                       Mcompar_state_cmp_lt0000_cy<4>
                                                       Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X17Y18.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X17Y18.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<13>
                                                       Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.G3      net (fanout=19)       1.397   Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.Y       Tilo                  0.707   i<8>
                                                       i_mux0000<0>21_1
    SLICE_X18Y19.F1      net (fanout=16)       1.942   i_mux0000<0>21
    SLICE_X18Y19.CLK     Tfck                  0.802   i<23>
                                                       i_mux0000<23>1
                                                       i_23
    -------------------------------------------------  ---------------------------
    Total                                      8.263ns (3.945ns logic, 4.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     991.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_15 (FF)
  Destination:          i_23 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      8.148ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.237 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_15 to i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.XQ      Tcko                  0.631   i<15>
                                                       i_15
    SLICE_X17Y18.G2      net (fanout=4)        1.101   i<15>
    SLICE_X17Y18.COUT    Topcyg                1.178   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_lut<7>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<13>
                                                       Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.G3      net (fanout=19)       1.397   Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.Y       Tilo                  0.707   i<8>
                                                       i_mux0000<0>21_1
    SLICE_X18Y19.F1      net (fanout=16)       1.942   i_mux0000<0>21
    SLICE_X18Y19.CLK     Tfck                  0.802   i<23>
                                                       i_mux0000<23>1
                                                       i_23
    -------------------------------------------------  ---------------------------
    Total                                      8.148ns (3.708ns logic, 4.440ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     991.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_14 (FF)
  Destination:          i_23 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      8.104ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.237 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_14 to i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.YQ      Tcko                  0.676   i<16>
                                                       i_14
    SLICE_X17Y18.F4      net (fanout=4)        0.995   i<14>
    SLICE_X17Y18.COUT    Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<7>
                                                       i<14>_rt
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<13>
                                                       Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.G3      net (fanout=19)       1.397   Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y14.Y       Tilo                  0.707   i<8>
                                                       i_mux0000<0>21_1
    SLICE_X18Y19.F1      net (fanout=16)       1.942   i_mux0000<0>21
    SLICE_X18Y19.CLK     Tfck                  0.802   i<23>
                                                       i_mux0000<23>1
                                                       i_23
    -------------------------------------------------  ---------------------------
    Total                                      8.104ns (3.770ns logic, 4.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point i_21 (SLICE_X18Y18.F1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     992.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_9 (FF)
  Destination:          i_21 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.870ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.237 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_9 to i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.XQ      Tcko                  0.591   i<9>
                                                       i_9
    SLICE_X17Y16.F2      net (fanout=4)        0.979   i<9>
    SLICE_X17Y16.COUT    Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<3>
                                                       Mcompar_state_cmp_lt0000_lut<2>
                                                       Mcompar_state_cmp_lt0000_cy<2>
                                                       Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X17Y17.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X17Y17.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<5>
                                                       Mcompar_state_cmp_lt0000_cy<4>
                                                       Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X17Y18.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X17Y18.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<13>
                                                       Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y12.G3      net (fanout=19)       1.681   Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y12.Y       Tilo                  0.707   i<7>
                                                       i_mux0000<0>11_1
    SLICE_X18Y18.F1      net (fanout=12)       1.265   i_mux0000<0>11
    SLICE_X18Y18.CLK     Tfck                  0.802   i<21>
                                                       i_mux0000<21>1
                                                       i_21
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (3.945ns logic, 3.925ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_15 (FF)
  Destination:          i_21 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.237 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_15 to i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.XQ      Tcko                  0.631   i<15>
                                                       i_15
    SLICE_X17Y18.G2      net (fanout=4)        1.101   i<15>
    SLICE_X17Y18.COUT    Topcyg                1.178   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_lut<7>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<13>
                                                       Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y12.G3      net (fanout=19)       1.681   Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y12.Y       Tilo                  0.707   i<7>
                                                       i_mux0000<0>11_1
    SLICE_X18Y18.F1      net (fanout=12)       1.265   i_mux0000<0>11
    SLICE_X18Y18.CLK     Tfck                  0.802   i<21>
                                                       i_mux0000<21>1
                                                       i_21
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (3.708ns logic, 4.047ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_14 (FF)
  Destination:          i_21 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.237 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_14 to i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.YQ      Tcko                  0.676   i<16>
                                                       i_14
    SLICE_X17Y18.F4      net (fanout=4)        0.995   i<14>
    SLICE_X17Y18.COUT    Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<7>
                                                       i<14>_rt
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X17Y19.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X17Y20.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X17Y21.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<13>
                                                       Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y12.G3      net (fanout=19)       1.681   Mcompar_state_cmp_lt0000_cy<13>
    SLICE_X18Y12.Y       Tilo                  0.707   i<7>
                                                       i_mux0000<0>11_1
    SLICE_X18Y18.F1      net (fanout=12)       1.265   i_mux0000<0>11
    SLICE_X18Y18.CLK     Tfck                  0.802   i<21>
                                                       i_mux0000<21>1
                                                       i_21
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (3.770ns logic, 3.941ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 1000 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X22Y8.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd4 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.277 - 0.229)
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd4 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.XQ      Tcko                  0.473   state_FSM_FFd4
                                                       state_FSM_FFd4
    SLICE_X22Y8.F3       net (fanout=21)       0.329   state_FSM_FFd4
    SLICE_X22Y8.CLK      Tckf        (-Th)    -0.505   state_FSM_FFd1
                                                       state_FSM_FFd1-In
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (0.978ns logic, 0.329ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point SevenD_2 (SLICE_X18Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SevenD_2 (FF)
  Destination:          SevenD_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SevenD_2 to SevenD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.XQ      Tcko                  0.505   SevenD_2
                                                       SevenD_2
    SLICE_X18Y23.F4      net (fanout=2)        0.319   SevenD_2
    SLICE_X18Y23.CLK     Tckf        (-Th)    -0.505   SevenD_2
                                                       SevenD_mux0000<2>71
                                                       SevenD_2
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (1.010ns logic, 0.319ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Paths for end point SevenD_5 (SLICE_X22Y20.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SevenD_5 (FF)
  Destination:          SevenD_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.358ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SevenD_5 to SevenD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y20.XQ      Tcko                  0.505   SevenD_5
                                                       SevenD_5
    SLICE_X22Y20.F2      net (fanout=2)        0.348   SevenD_5
    SLICE_X22Y20.CLK     Tckf        (-Th)    -0.505   SevenD_5
                                                       SevenD_mux0000<5>54
                                                       SevenD_5
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (1.010ns logic, 0.348ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 1000 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 998.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1000.000ns
  Low pulse: 500.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: i<15>/CLK
  Logical resource: i_15/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 998.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1000.000ns
  High pulse: 500.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: i<15>/CLK
  Logical resource: i_15/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 998.398ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: i<15>/CLK
  Logical resource: i_15/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.317|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3791 paths, 0 nets, and 482 connections

Design statistics:
   Minimum period:   8.317ns{1}   (Maximum frequency: 120.236MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 09 12:05:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



