{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701702196252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701702196253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 10:03:16 2023 " "Processing started: Mon Dec  4 10:03:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701702196253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701702196253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Idiot -c ChordMachine2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Idiot -c ChordMachine2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701702196253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701702197019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701702197019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C3 c3 ChordMachine2.v(105) " "Verilog HDL Declaration information at ChordMachine2.v(105): object \"C3\" differs only in case from object \"c3\" in the same scope" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701702199342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRACKLED trackLED ChordMachine2.v(319) " "Verilog HDL Declaration information at ChordMachine2.v(319): object \"TRACKLED\" differs only in case from object \"trackLED\" in the same scope" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 319 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701702199342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chordmachine2.v 5 5 " "Found 5 design units, including 5 entities, in source file chordmachine2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChordMachine2 " "Found entity 1: ChordMachine2" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702199344 ""} { "Info" "ISGN_ENTITY_NAME" "2 RateDivider " "Found entity 2: RateDivider" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702199344 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftReg4bit " "Found entity 3: shiftReg4bit" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702199344 ""} { "Info" "ISGN_ENTITY_NAME" "4 chordRegister " "Found entity 4: chordRegister" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702199344 ""} { "Info" "ISGN_ENTITY_NAME" "5 squareWave " "Found entity 5: squareWave" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702199344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701702199344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 ChordMachine2.v(36) " "Verilog HDL Implicit Net warning at ChordMachine2.v(36): created implicit net for \"HEX0\"" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 ChordMachine2.v(37) " "Verilog HDL Implicit Net warning at ChordMachine2.v(37): created implicit net for \"HEX1\"" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 ChordMachine2.v(38) " "Verilog HDL Implicit Net warning at ChordMachine2.v(38): created implicit net for \"HEX2\"" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 ChordMachine2.v(39) " "Verilog HDL Implicit Net warning at ChordMachine2.v(39): created implicit net for \"HEX3\"" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX4 ChordMachine2.v(40) " "Verilog HDL Implicit Net warning at ChordMachine2.v(40): created implicit net for \"HEX4\"" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX5 ChordMachine2.v(41) " "Verilog HDL Implicit Net warning at ChordMachine2.v(41): created implicit net for \"HEX5\"" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 ChordMachine2.v(42) " "Verilog HDL Implicit Net warning at ChordMachine2.v(42): created implicit net for \"HEX6\"" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 ChordMachine2.v(43) " "Verilog HDL Implicit Net warning at ChordMachine2.v(43): created implicit net for \"HEX7\"" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChordMachine2 " "Elaborating entity \"ChordMachine2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701702199393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ChordMachine2.v(274) " "Verilog HDL assignment warning at ChordMachine2.v(274): truncated value with size 32 to match size of target (10)" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701702199399 "|ChordMachine2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ChordMachine2.v(275) " "Verilog HDL assignment warning at ChordMachine2.v(275): truncated value with size 32 to match size of target (10)" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701702199399 "|ChordMachine2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ChordMachine2.v(276) " "Verilog HDL assignment warning at ChordMachine2.v(276): truncated value with size 32 to match size of target (10)" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701702199399 "|ChordMachine2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ChordMachine2.v(277) " "Verilog HDL assignment warning at ChordMachine2.v(277): truncated value with size 32 to match size of target (10)" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701702199399 "|ChordMachine2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ChordMachine2.v(334) " "Verilog HDL assignment warning at ChordMachine2.v(334): truncated value with size 32 to match size of target (1)" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701702199399 "|ChordMachine2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ChordMachine2.v(365) " "Verilog HDL assignment warning at ChordMachine2.v(365): truncated value with size 32 to match size of target (4)" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701702199399 "|ChordMachine2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..6\] ChordMachine2.v(83) " "Output port \"LEDR\[9..6\]\" at ChordMachine2.v(83) has no driver" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701702199400 "|ChordMachine2"}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_demo.v 1 1 " "Using design file ps2_demo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "ps2_demo.v" "" { Text "C:/My_stuff/ECE 241/project/ps2_demo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702199420 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701702199420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Demo PS2_Demo:PIANO " "Elaborating entity \"PS2_Demo\" for hierarchy \"PS2_Demo:PIANO\"" {  } { { "ChordMachine2.v" "PIANO" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ledBus ps2_demo.v(57) " "Verilog HDL or VHDL warning at ps2_demo.v(57): object \"ledBus\" assigned a value but never read" {  } { { "ps2_demo.v" "" { Text "C:/My_stuff/ECE 241/project/ps2_demo.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701702199423 "|ChordMachine2|PS2_Demo:PIANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 10 ps2_demo.v(57) " "Verilog HDL assignment warning at ps2_demo.v(57): truncated value with size 26 to match size of target (10)" {  } { { "ps2_demo.v" "" { Text "C:/My_stuff/ECE 241/project/ps2_demo.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701702199424 "|ChordMachine2|PS2_Demo:PIANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr ps2_demo.v(27) " "Output port \"ledr\" at ps2_demo.v(27) has no driver" {  } { { "ps2_demo.v" "" { Text "C:/My_stuff/ECE 241/project/ps2_demo.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701702199424 "|ChordMachine2|PS2_Demo:PIANO"}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_controller.v 1 1 " "Using design file ps2_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "ps2_controller.v" "" { Text "C:/My_stuff/ECE 241/project/ps2_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701702199444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701702199444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Demo:PIANO\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Demo:PIANO\|PS2_Controller:PS2\"" {  } { { "ps2_demo.v" "PS2" { Text "C:/My_stuff/ECE 241/project/ps2_demo.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareWave squareWave:s0 " "Elaborating entity \"squareWave\" for hierarchy \"squareWave:s0\"" {  } { { "ChordMachine2.v" "s0" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 ChordMachine2.v(472) " "Verilog HDL assignment warning at ChordMachine2.v(472): truncated value with size 32 to match size of target (21)" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701702199487 "|ChordMachine2|squareWave:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chordRegister chordRegister:c3 " "Elaborating entity \"chordRegister\" for hierarchy \"chordRegister:c3\"" {  } { { "ChordMachine2.v" "c3" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg4bit shiftReg4bit:chord3 " "Elaborating entity \"shiftReg4bit\" for hierarchy \"shiftReg4bit:chord3\"" {  } { { "ChordMachine2.v" "chord3" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider RateDivider:r1 " "Elaborating entity \"RateDivider\" for hierarchy \"RateDivider:r1\"" {  } { { "ChordMachine2.v" "r1" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701702199542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ChordMachine2.v(386) " "Verilog HDL assignment warning at ChordMachine2.v(386): truncated value with size 32 to match size of target (3)" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701702199544 "|ChordMachine2|RateDivider:r1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 ChordMachine2.v(389) " "Verilog HDL assignment warning at ChordMachine2.v(389): truncated value with size 32 to match size of target (27)" {  } { { "ChordMachine2.v" "" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701702199544 "|ChordMachine2|RateDivider:r1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PS2_Data_In Altera_UP_PS2_Data_In " "Node instance \"PS2_Data_In\" instantiates undefined entity \"Altera_UP_PS2_Data_In\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ps2_controller.v" "PS2_Data_In" { Text "C:/My_stuff/ECE 241/project/ps2_controller.v" 246 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701702199545 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PS2_Command_Out Altera_UP_PS2_Command_Out " "Node instance \"PS2_Command_Out\" instantiates undefined entity \"Altera_UP_PS2_Command_Out\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ps2_controller.v" "PS2_Command_Out" { Text "C:/My_stuff/ECE 241/project/ps2_controller.v" 266 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701702199545 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Audio_Controller Audio_Controller " "Node instance \"Audio_Controller\" instantiates undefined entity \"Audio_Controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ChordMachine2.v" "Audio_Controller" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 234 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701702199545 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "avc avconf " "Node instance \"avc\" instantiates undefined entity \"avconf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ChordMachine2.v" "avc" { Text "C:/My_stuff/ECE 241/project/ChordMachine2.v" 241 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701702199545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/My_stuff/ECE 241/project/output_files/ChordMachine2.map.smsg " "Generated suppressed messages file C:/My_stuff/ECE 241/project/output_files/ChordMachine2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701702199630 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701702199701 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  4 10:03:19 2023 " "Processing ended: Mon Dec  4 10:03:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701702199701 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701702199701 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701702199701 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701702199701 ""}
