----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.1
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2013 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from fp_asin_double_s5
-- VHDL created on Thu Apr 18 10:18:58 2013


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

entity fp_asin_double_s5 is
    port (
        a : in std_logic_vector(63 downto 0);
        en : in std_logic_vector(0 downto 0);
        q : out std_logic_vector(63 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of fp_asin_double_s5 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal cstAllOWE_uid9_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal cstAllZWF_uid10_fpArcsinXTest_q : std_logic_vector (51 downto 0);
    signal cstNaNWF_uid11_fpArcsinXTest_q : std_logic_vector (51 downto 0);
    signal cstAllZWE_uid12_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal cstBias_uid13_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasM1_uid14_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasM2_uid15_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal biasMwShift_uid41_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal shiftBias_uid43_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal cst01pWShift_uid45_fpArcsinXTest_q : std_logic_vector (27 downto 0);
    signal z2_uid84_fpArcsinXTest_q : std_logic_vector (1 downto 0);
    signal piO2_uid92_fpArcsinXTest_q : std_logic_vector (56 downto 0);
    signal fracOutMuxSelEnc_uid104_fpArcsinXTest_q : std_logic_vector(1 downto 0);
    signal xRegInOutOfRange_uid109_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal xRegInOutOfRange_uid109_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal xRegInOutOfRange_uid109_fpArcsinXTest_q_i : std_logic_vector(0 downto 0);
    signal xRegInOutOfRange_uid109_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx1Pad8_uid120_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (7 downto 0);
    signal leftShiftStage0Idx2Pad16_uid123_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (15 downto 0);
    signal leftShiftStage0Idx3Pad24_uid126_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (23 downto 0);
    signal leftShiftStage1Idx2Pad4_uid134_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (3 downto 0);
    signal leftShiftStage1Idx3Pad6_uid137_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (5 downto 0);
    signal rndBit_uid183_arcsinXO2XPolyEval_q : std_logic_vector (1 downto 0);
    signal rndBit_uid189_arcsinXO2XPolyEval_q : std_logic_vector (2 downto 0);
    signal zs_uid194_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (63 downto 0);
    signal zs_uid201_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (31 downto 0);
    signal vCount_uid217_fpLOut1_uid72_fpArcsinXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid217_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid231_fpLOut1_uid72_fpArcsinXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid231_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid231_fpLOut1_uid72_fpArcsinXTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid231_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal maxCountVal_uid244_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (6 downto 0);
    signal vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_a : std_logic_vector(9 downto 0);
    signal vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector(9 downto 0);
    signal vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_o : std_logic_vector (9 downto 0);
    signal vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_cin : std_logic_vector (0 downto 0);
    signal vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_c : std_logic_vector (0 downto 0);
    signal expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest_q_i : std_logic_vector(0 downto 0);
    signal InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_q_i : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_q_i : std_logic_vector(0 downto 0);
    signal minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_q_i : std_logic_vector(0 downto 0);
    signal minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(1 downto 0);
    signal negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_i : std_logic_vector(0 downto 0);
    signal negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal rightShiftStage0Idx3Pad48_uid311_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (47 downto 0);
    signal rightShiftStage1Idx3Pad12_uid322_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (11 downto 0);
    signal rightShiftStage2Idx3Pad3_uid333_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (2 downto 0);
    signal prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_a : std_logic_vector (17 downto 0);
    signal prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_s1 : std_logic_vector (35 downto 0);
    signal prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_pr : SIGNED (36 downto 0);
    signal prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_q : std_logic_vector (35 downto 0);
    signal prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a : std_logic_vector (25 downto 0);
    signal prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_b : std_logic_vector (27 downto 0);
    signal prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_a : std_logic_vector (33 downto 0);
    signal prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_b : std_logic_vector (35 downto 0);
    signal prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_pr : SIGNED (70 downto 0);
    signal prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_q : std_logic_vector (69 downto 0);
    signal topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal prodXY_uid470_pT1_uid354_arcsinXPolyEval_a : std_logic_vector (18 downto 0);
    signal prodXY_uid470_pT1_uid354_arcsinXPolyEval_b : std_logic_vector (18 downto 0);
    signal prodXY_uid470_pT1_uid354_arcsinXPolyEval_s1 : std_logic_vector (37 downto 0);
    signal prodXY_uid470_pT1_uid354_arcsinXPolyEval_pr : SIGNED (38 downto 0);
    signal prodXY_uid470_pT1_uid354_arcsinXPolyEval_q : std_logic_vector (37 downto 0);
    signal topProd_uid475_pT2_uid360_arcsinXPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid475_pT2_uid360_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid475_pT2_uid360_arcsinXPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid475_pT2_uid360_arcsinXPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid475_pT2_uid360_arcsinXPolyEval_q : std_logic_vector (53 downto 0);
    signal sm0_uid478_pT2_uid360_arcsinXPolyEval_a : std_logic_vector (1 downto 0);
    signal sm0_uid478_pT2_uid360_arcsinXPolyEval_b : std_logic_vector (4 downto 0);
    signal sm0_uid478_pT2_uid360_arcsinXPolyEval_s1 : std_logic_vector (6 downto 0);
    signal sm0_uid478_pT2_uid360_arcsinXPolyEval_pr : UNSIGNED (6 downto 0);
    attribute multstyle : string;
    attribute multstyle of sm0_uid478_pT2_uid360_arcsinXPolyEval_pr: signal is "logic";
    signal sm0_uid478_pT2_uid360_arcsinXPolyEval_q : std_logic_vector (6 downto 0);
    signal topProd_uid486_pT3_uid366_arcsinXPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid486_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid486_pT3_uid366_arcsinXPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid486_pT3_uid366_arcsinXPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid486_pT3_uid366_arcsinXPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid503_pT4_uid372_arcsinXPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid503_pT4_uid372_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid503_pT4_uid372_arcsinXPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid503_pT4_uid372_arcsinXPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid503_pT4_uid372_arcsinXPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid518_pT5_uid378_arcsinXPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid518_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid518_pT5_uid378_arcsinXPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid518_pT5_uid378_arcsinXPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid518_pT5_uid378_arcsinXPolyEval_q : std_logic_vector (53 downto 0);
    signal sm0_uid529_pT5_uid378_arcsinXPolyEval_a : std_logic_vector (3 downto 0);
    signal sm0_uid529_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (3 downto 0);
    signal sm0_uid529_pT5_uid378_arcsinXPolyEval_s1 : std_logic_vector (7 downto 0);
    signal sm0_uid529_pT5_uid378_arcsinXPolyEval_pr : UNSIGNED (7 downto 0);
    attribute multstyle of sm0_uid529_pT5_uid378_arcsinXPolyEval_pr: signal is "logic";
    signal sm0_uid529_pT5_uid378_arcsinXPolyEval_q : std_logic_vector (7 downto 0);
    signal prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_a : std_logic_vector (16 downto 0);
    signal prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_pr : SIGNED (34 downto 0);
    signal prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_q : std_logic_vector (33 downto 0);
    signal prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_a : std_logic_vector (23 downto 0);
    signal prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_b : std_logic_vector (25 downto 0);
    signal prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_s1 : std_logic_vector (49 downto 0);
    signal prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_pr : SIGNED (50 downto 0);
    signal prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_q : std_logic_vector (49 downto 0);
    signal prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_a : std_logic_vector (32 downto 0);
    signal prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_b : std_logic_vector (34 downto 0);
    signal prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_s1 : std_logic_vector (67 downto 0);
    signal prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_pr : SIGNED (68 downto 0);
    signal prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_q : std_logic_vector (67 downto 0);
    signal topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_a : std_logic_vector (26 downto 0);
    signal topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_pr : SIGNED (54 downto 0);
    signal topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q : std_logic_vector (134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36_q : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_q_i : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_q : std_logic_vector(134 downto 0);
    signal memoryC0_uid148_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid148_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid148_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid148_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid148_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid148_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid149_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid149_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC0_uid149_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid149_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid149_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC0_uid149_arcsinXO2XTabGen_lutmem_q : std_logic_vector (18 downto 0);
    signal memoryC1_uid151_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid151_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid151_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid151_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid151_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid151_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid152_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid152_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (7 downto 0);
    signal memoryC1_uid152_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid152_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid152_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (7 downto 0);
    signal memoryC1_uid152_arcsinXO2XTabGen_lutmem_q : std_logic_vector (7 downto 0);
    signal memoryC2_uid154_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid154_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid154_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid154_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid154_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid154_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC3_uid157_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid157_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (33 downto 0);
    signal memoryC3_uid157_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid157_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid157_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (33 downto 0);
    signal memoryC3_uid157_arcsinXO2XTabGen_lutmem_q : std_logic_vector (33 downto 0);
    signal memoryC4_uid159_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC4_uid159_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (25 downto 0);
    signal memoryC4_uid159_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid159_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid159_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (25 downto 0);
    signal memoryC4_uid159_arcsinXO2XTabGen_lutmem_q : std_logic_vector (25 downto 0);
    signal memoryC5_uid161_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC5_uid161_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (17 downto 0);
    signal memoryC5_uid161_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid161_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid161_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (17 downto 0);
    signal memoryC5_uid161_arcsinXO2XTabGen_lutmem_q : std_logic_vector (17 downto 0);
    signal memoryC0_uid338_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid338_arcsinXTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid338_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid338_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid338_arcsinXTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid338_arcsinXTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid339_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid339_arcsinXTabGen_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC0_uid339_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid339_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid339_arcsinXTabGen_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC0_uid339_arcsinXTabGen_lutmem_q : std_logic_vector (18 downto 0);
    signal memoryC1_uid341_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid341_arcsinXTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid341_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid341_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid341_arcsinXTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid341_arcsinXTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid342_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid342_arcsinXTabGen_lutmem_ia : std_logic_vector (11 downto 0);
    signal memoryC1_uid342_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid342_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid342_arcsinXTabGen_lutmem_iq : std_logic_vector (11 downto 0);
    signal memoryC1_uid342_arcsinXTabGen_lutmem_q : std_logic_vector (11 downto 0);
    signal memoryC2_uid344_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid344_arcsinXTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid344_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid344_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid344_arcsinXTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid344_arcsinXTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC2_uid345_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid345_arcsinXTabGen_lutmem_ia : std_logic_vector (1 downto 0);
    signal memoryC2_uid345_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid345_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid345_arcsinXTabGen_lutmem_iq : std_logic_vector (1 downto 0);
    signal memoryC2_uid345_arcsinXTabGen_lutmem_q : std_logic_vector (1 downto 0);
    signal memoryC3_uid347_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid347_arcsinXTabGen_lutmem_ia : std_logic_vector (35 downto 0);
    signal memoryC3_uid347_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid347_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid347_arcsinXTabGen_lutmem_iq : std_logic_vector (35 downto 0);
    signal memoryC3_uid347_arcsinXTabGen_lutmem_q : std_logic_vector (35 downto 0);
    signal memoryC4_uid349_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC4_uid349_arcsinXTabGen_lutmem_ia : std_logic_vector (26 downto 0);
    signal memoryC4_uid349_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid349_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid349_arcsinXTabGen_lutmem_iq : std_logic_vector (26 downto 0);
    signal memoryC4_uid349_arcsinXTabGen_lutmem_q : std_logic_vector (26 downto 0);
    signal memoryC5_uid351_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC5_uid351_arcsinXTabGen_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC5_uid351_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid351_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid351_arcsinXTabGen_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC5_uid351_arcsinXTabGen_lutmem_q : std_logic_vector (18 downto 0);
    type multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_a : multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_a_type;
    attribute preserve : boolean;
    attribute preserve of multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_c : multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_l : multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_l_type;
    type multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_p : multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_p_type;
    type multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_w : multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_w_type;
    type multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_x : multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_x_type;
    type multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_y : multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_y_type;
    type multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_s : multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_s_type;
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_a : multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_c : multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_l : multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_l_type;
    type multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_p : multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_p_type;
    type multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_w : multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_w_type;
    type multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_x : multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_x_type;
    type multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_y : multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_y_type;
    type multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_s : multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_s_type;
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_q : std_logic_vector (54 downto 0);
    signal memoryC0_uid425_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC0_uid425_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid425_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid425_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid425_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid425_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid426_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC0_uid426_sqrtTableGenerator_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC0_uid426_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid426_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid426_sqrtTableGenerator_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC0_uid426_sqrtTableGenerator_lutmem_q : std_logic_vector (16 downto 0);
    signal memoryC1_uid428_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC1_uid428_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid428_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid428_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid428_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid428_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid429_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC1_uid429_sqrtTableGenerator_lutmem_ia : std_logic_vector (8 downto 0);
    signal memoryC1_uid429_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid429_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid429_sqrtTableGenerator_lutmem_iq : std_logic_vector (8 downto 0);
    signal memoryC1_uid429_sqrtTableGenerator_lutmem_q : std_logic_vector (8 downto 0);
    signal memoryC2_uid431_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC2_uid431_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid431_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid431_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid431_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid431_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC3_uid433_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC3_uid433_sqrtTableGenerator_lutmem_ia : std_logic_vector (32 downto 0);
    signal memoryC3_uid433_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid433_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid433_sqrtTableGenerator_lutmem_iq : std_logic_vector (32 downto 0);
    signal memoryC3_uid433_sqrtTableGenerator_lutmem_q : std_logic_vector (32 downto 0);
    signal memoryC4_uid435_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC4_uid435_sqrtTableGenerator_lutmem_ia : std_logic_vector (23 downto 0);
    signal memoryC4_uid435_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid435_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid435_sqrtTableGenerator_lutmem_iq : std_logic_vector (23 downto 0);
    signal memoryC4_uid435_sqrtTableGenerator_lutmem_q : std_logic_vector (23 downto 0);
    signal memoryC5_uid437_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC5_uid437_sqrtTableGenerator_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC5_uid437_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid437_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid437_sqrtTableGenerator_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC5_uid437_sqrtTableGenerator_lutmem_q : std_logic_vector (16 downto 0);
    type multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_a : multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_c : multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_l : multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_l_type;
    type multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_p : multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_p_type;
    type multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_w : multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_w_type;
    type multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_x : multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_x_type;
    type multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_y : multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_y_type;
    type multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_s : multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_s_type;
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_a : multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_c : multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_l : multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_l_type;
    type multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_p : multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_p_type;
    type multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_w : multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_w_type;
    type multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_x : multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_x_type;
    type multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_y : multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_y_type;
    type multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_s : multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_s_type;
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_a : multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_c : multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_l : multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_l_type;
    type multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_p : multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_p_type;
    type multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_w : multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_w_type;
    type multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_x : multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_x_type;
    type multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_y : multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_y_type;
    type multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_s : multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_s_type;
    signal multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_a : multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_a_type;
    attribute preserve of multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_a : signal is true;
    type multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_c : multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_c_type;
    attribute preserve of multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_c : signal is true;
    type multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_l : multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_l_type;
    type multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_p : multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_p_type;
    type multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_w : multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_w_type;
    type multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_x : multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_x_type;
    type multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_y : multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_y_type;
    type multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_s : multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_s_type;
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_q : std_logic_vector (36 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_a : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_pr : UNSIGNED (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_q : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_a : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_pr : UNSIGNED (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_q : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_a : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_b : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_pr : SIGNED (54 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_q : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_a : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_b : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_pr : SIGNED (54 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_q : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_a : std_logic_vector(84 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_b : std_logic_vector(84 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_o : std_logic_vector (84 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_q : std_logic_vector (83 downto 0);
    signal reg_exc_N_uid29_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_I_uid27_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q : std_logic_vector (0 downto 0);
    signal reg_leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_2_q : std_logic_vector (80 downto 0);
    signal reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_q : std_logic_vector (2 downto 0);
    signal reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid149_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_1_q : std_logic_vector (18 downto 0);
    signal reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_q : std_logic_vector (7 downto 0);
    signal reg_yT1_uid163_arcsinXO2XPolyEval_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_0_q : std_logic_vector (17 downto 0);
    signal reg_memoryC5_uid161_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_1_q : std_logic_vector (17 downto 0);
    signal reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid167_arcsinXO2XPolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_s1_uid165_uid168_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_1_q : std_logic_vector (27 downto 0);
    signal reg_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid173_arcsinXO2XPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_s2_uid171_uid174_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_1_q : std_logic_vector (35 downto 0);
    signal reg_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_to_os_uid156_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid397_uid402_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid398_uid401_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid184_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_0_q : std_logic_vector (49 downto 0);
    signal reg_R_uid409_pT4_uid182_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_1_q : std_logic_vector (43 downto 0);
    signal reg_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid413_uid417_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid190_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_0_q : std_logic_vector (61 downto 0);
    signal reg_R_uid424_pT5_uid188_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_1_q : std_logic_vector (51 downto 0);
    signal reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_1_q : std_logic_vector (26 downto 0);
    signal reg_normBitPath2_uid59_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_fracRPath2Low_uid61_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_fracRPath2High_uid60_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_3_q : std_logic_vector (52 downto 0);
    signal reg_expFracConc_uid65_uid65_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_0_q : std_logic_vector (63 downto 0);
    signal reg_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_1_q : std_logic_vector (53 downto 0);
    signal reg_pad_o_uid16_uid69_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_0_q : std_logic_vector (79 downto 0);
    signal reg_y_uid50_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_1_q : std_logic_vector (78 downto 0);
    signal reg_rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_1_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_1_q : std_logic_vector (31 downto 0);
    signal reg_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid206_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_3_q : std_logic_vector (78 downto 0);
    signal reg_rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid213_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid220_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid234_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vCount_uid224_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6_q : std_logic_vector (0 downto 0);
    signal reg_expX_uid250_sqrtFPL_uid78_fpArcsinXTest_0_to_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_1_q : std_logic_vector (10 downto 0);
    signal reg_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_0_to_fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_1_q : std_logic_vector (51 downto 0);
    signal reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_0_to_excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_0_to_join_uid289_sqrtFPL_uid78_fpArcsinXTest_0_q : std_logic_vector (0 downto 0);
    signal reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_fracSelIn_uid290_sqrtFPL_uid78_fpArcsinXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid428_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid429_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_1_q : std_logic_vector (8 downto 0);
    signal reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC5_uid437_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_yT1_uid439_sqrtPolynomialEvaluator_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_0_q : std_logic_vector (16 downto 0);
    signal reg_memoryC5_uid437_sqrtTableGenerator_lutmem_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_1_q : std_logic_vector (16 downto 0);
    signal reg_memoryC4_uid435_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid443_sqrtPolynomialEvaluator_0_q : std_logic_vector (23 downto 0);
    signal reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_q : std_logic_vector (23 downto 0);
    signal reg_s1_uid441_uid444_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_1_q : std_logic_vector (25 downto 0);
    signal reg_memoryC3_uid433_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid449_sqrtPolynomialEvaluator_0_q : std_logic_vector (32 downto 0);
    signal reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_q : std_logic_vector (32 downto 0);
    signal reg_s2_uid447_uid450_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_1_q : std_logic_vector (34 downto 0);
    signal reg_memoryC2_uid431_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid455_sqrtPolynomialEvaluator_0_q : std_logic_vector (39 downto 0);
    signal reg_xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid549_uid554_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid550_uid553_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_0_q : std_logic_vector (50 downto 0);
    signal reg_R_uid561_pT4_uid458_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_1_q : std_logic_vector (42 downto 0);
    signal reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_0_q : std_logic_vector (53 downto 0);
    signal reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid425_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid426_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_1_q : std_logic_vector (16 downto 0);
    signal reg_os_uid427_sqrtTableGenerator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_0_q : std_logic_vector (56 downto 0);
    signal reg_highBBits_uid466_sqrtPolynomialEvaluator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_1_q : std_logic_vector (49 downto 0);
    signal reg_lowRangeB_uid465_sqrtPolynomialEvaluator_0_to_s5_uid465_uid468_sqrtPolynomialEvaluator_0_q : std_logic_vector (1 downto 0);
    signal reg_fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_0_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_3_q : std_logic_vector (51 downto 0);
    signal reg_expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_0_to_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_2_q : std_logic_vector (54 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_2_q : std_logic_vector (54 downto 0);
    signal reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid338_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid339_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_1_q : std_logic_vector (18 downto 0);
    signal reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid341_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid342_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_1_q : std_logic_vector (11 downto 0);
    signal reg_memoryC2_uid344_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q : std_logic_vector (1 downto 0);
    signal reg_memoryC3_uid347_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid362_arcsinXPolyEval_1_q : std_logic_vector (35 downto 0);
    signal reg_yT1_uid353_arcsinXPolyEval_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_0_q : std_logic_vector (18 downto 0);
    signal reg_memoryC5_uid351_arcsinXTabGen_lutmem_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_1_q : std_logic_vector (18 downto 0);
    signal reg_memoryC4_uid349_arcsinXTabGen_lutmem_0_to_sumAHighB_uid357_arcsinXPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid476_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_0_q : std_logic_vector (1 downto 0);
    signal reg_sSM0W_uid477_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_1_q : std_logic_vector (4 downto 0);
    signal reg_cIncludingRoundingBit_uid362_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_0_q : std_logic_vector (37 downto 0);
    signal reg_R_uid483_pT2_uid360_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_1_q : std_logic_vector (30 downto 0);
    signal reg_xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid488_uid493_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid489_uid492_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid368_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_0_q : std_logic_vector (43 downto 0);
    signal reg_R_uid500_pT3_uid366_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_1_q : std_logic_vector (37 downto 0);
    signal reg_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid504_uid508_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid505_uid507_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid374_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_0_q : std_logic_vector (53 downto 0);
    signal reg_R_uid515_pT4_uid372_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_1_q : std_logic_vector (44 downto 0);
    signal reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid527_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_0_q : std_logic_vector (3 downto 0);
    signal reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_q : std_logic_vector (3 downto 0);
    signal reg_cIncludingRoundingBit_uid380_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_0_q : std_logic_vector (61 downto 0);
    signal reg_R_uid535_pT5_uid378_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_1_q : std_logic_vector (55 downto 0);
    signal reg_fxpArcsinX_uid91_fpArcsinXTest_0_to_path3Diff_uid93_fpArcsinXTest_1_q : std_logic_vector (56 downto 0);
    signal reg_normBitPath3Diff_uid94_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_path3DiffLow_uid96_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_path3DiffHigh_uid95_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_3_q : std_logic_vector (52 downto 0);
    signal reg_expFracConc_uid99_uid99_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid100_fpArcsinXTest_0_q : std_logic_vector (63 downto 0);
    signal reg_piO2OutRange_uid105_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_2_q : std_logic_vector (51 downto 0);
    signal reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_q : std_logic_vector (51 downto 0);
    signal reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q : std_logic_vector (51 downto 0);
    signal reg_fracRPath3_uid101_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_5_q : std_logic_vector (51 downto 0);
    signal reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_q : std_logic_vector (10 downto 0);
    signal reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q : std_logic_vector (10 downto 0);
    signal reg_expRPath3_uid102_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_5_q : std_logic_vector (10 downto 0);
    signal ld_xIn_a_to_fracX_uid7_fpArcsinXTest_a_q : std_logic_vector (63 downto 0);
    signal ld_expXIsMax_uid24_fpArcsinXTest_q_to_exc_I_uid27_fpArcsinXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid22_fpArcsinXTest_q_to_InvExpXIsZero_uid32_fpArcsinXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_expEQ0_uid36_fpArcsinXTest_q_to_exp0FracNotZero_uid38_fpArcsinXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_expGT0_uid35_fpArcsinXTest_c_to_inputOutOfRange_uid39_fpArcsinXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_y_uid50_fpArcsinXTest_b_to_yPPolyEval_uid55_fpArcsinXTest_a_q : std_logic_vector (78 downto 0);
    signal ld_normBitPath2_uid59_fpArcsinXTest_b_to_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_fpLOutFrac_uid74_fpArcsinXTest_b_to_fpL_uid76_fpArcsinXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_SqrtFPL51dto0_uid81_fpArcsinXTest_b_to_oSqrtFPLFrac_uid82_fpArcsinXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q_to_mPPolyEval_uid89_fpArcsinXTest_a_q : std_logic_vector (54 downto 0);
    signal ld_arcsinXIsX_uid42_fpArcsinXTest_n_to_pathSelBits_uid103_fpArcsinXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArcsinXTest_b_to_signR_uid116_fpArcsinXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx1_uid133_fxpX_uid48_fpArcsinXTest_b_q : std_logic_vector (78 downto 0);
    signal ld_LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx2_uid136_fxpX_uid48_fpArcsinXTest_b_q : std_logic_vector (76 downto 0);
    signal ld_LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx3_uid139_fxpX_uid48_fpArcsinXTest_b_q : std_logic_vector (74 downto 0);
    signal ld_leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vStage_uid198_fpLOut1_uid72_fpArcsinXTest_b_to_cStage_uid199_fpLOut1_uid72_fpArcsinXTest_b_q : std_logic_vector (14 downto 0);
    signal ld_l_uid71_fpArcsinXTest_b_to_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_c_q : std_logic_vector (78 downto 0);
    signal ld_vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_g_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_q_to_vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_c_q : std_logic_vector (6 downto 0);
    signal ld_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b_to_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b_to_minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q_to_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_d_q : std_logic_vector (10 downto 0);
    signal ld_RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx1_uid317_alignSqrt_uid86_fpArcsinXTest_a_q : std_logic_vector (50 downto 0);
    signal ld_RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx2_uid320_alignSqrt_uid86_fpArcsinXTest_a_q : std_logic_vector (46 downto 0);
    signal ld_RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx3_uid323_alignSqrt_uid86_fpArcsinXTest_a_q : std_logic_vector (42 downto 0);
    signal ld_RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx1_uid328_alignSqrt_uid86_fpArcsinXTest_a_q : std_logic_vector (53 downto 0);
    signal ld_RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx2_uid331_alignSqrt_uid86_fpArcsinXTest_a_q : std_logic_vector (52 downto 0);
    signal ld_RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx3_uid334_alignSqrt_uid86_fpArcsinXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_1_q_to_topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_b_q : std_logic_vector (26 downto 0);
    signal ld_yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid413_uid415_pT5_uid188_arcsinXO2XPolyEval_a_q : std_logic_vector (22 downto 0);
    signal ld_yT4_uid371_arcsinXPolyEval_b_to_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_a_q : std_logic_vector (41 downto 0);
    signal ld_yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_b_to_spad_yBottomBits_uid504_uid506_pT4_uid372_arcsinXPolyEval_a_q : std_logic_vector (16 downto 0);
    signal ld_TtopProdConcSoftProd_uid530_pT5_uid378_arcsinXPolyEval_q_to_sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_a_q : std_logic_vector (61 downto 0);
    signal ld_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_b_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_BJ_b_q : std_logic_vector (133 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC4_uid349_arcsinXTabGen_lutmem_0_q_to_memoryC4_uid349_arcsinXTabGen_lutmem_a_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC4_uid435_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid435_sqrtTableGenerator_lutmem_a_q : std_logic_vector (7 downto 0);
    signal ld_reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4_q_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_e_q : std_logic_vector (26 downto 0);
    signal ld_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_a_q : std_logic_vector (55 downto 0);
    signal ld_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_a_q : std_logic_vector (53 downto 0);
    signal ld_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_b_to_reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_q : std_logic_vector (2 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_a_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_q_to_reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4_a_q : std_logic_vector (0 downto 0);
    signal ld_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_b_to_reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_b_to_reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_b_to_reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1_a_q : std_logic_vector (26 downto 0);
    signal ld_y_uid50_fpArcsinXTest_b_to_yPPolyEval_uid55_fpArcsinXTest_a_inputreg_q : std_logic_vector (78 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_reset0 : std_logic;
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_sticky_ena_q : signal is true;
    signal ld_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q_to_mPPolyEval_uid89_fpArcsinXTest_a_inputreg_q : std_logic_vector (54 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_reset0 : std_logic;
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_eq : std_logic;
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_reset0 : std_logic;
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_sticky_ena_q : signal is true;
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_inputreg_q : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b_to_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_inputreg_q : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_reset0 : std_logic;
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q : signal is true;
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_reset0 : std_logic;
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q : signal is true;
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_reset0 : std_logic;
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_sticky_ena_q : signal is true;
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_inputreg_q : std_logic_vector (1 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_reset0 : std_logic;
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_inputreg_q : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_ia : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_iq : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_q : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt_i : unsigned(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdreg_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_ia : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_iq : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_q : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_ia : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_iq : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_q : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_inputreg_q : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_ia : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_iq : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_q : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_eq : std_logic;
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_sticky_ena_q : signal is true;
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_inputreg_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_reset0 : std_logic;
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_sticky_ena_q : signal is true;
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_inputreg_q : std_logic_vector (26 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_inputreg_q : std_logic_vector (18 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_ia : std_logic_vector (18 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_iq : std_logic_vector (18 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_q : std_logic_vector (18 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_eq : std_logic;
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_sticky_ena_q : signal is true;
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_inputreg_q : std_logic_vector (52 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_reset0 : std_logic;
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_ia : std_logic_vector (52 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_iq : std_logic_vector (52 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_q : std_logic_vector (52 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_eq : std_logic;
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0 : std_logic;
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q : signal is true;
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_inputreg_q : std_logic_vector (2 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq : std_logic;
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_reset0 : std_logic;
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_sticky_ena_q : signal is true;
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_inputreg_q : std_logic_vector (33 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_ia : std_logic_vector (33 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_iq : std_logic_vector (33 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_q : std_logic_vector (33 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_eq : std_logic;
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_sticky_ena_q : signal is true;
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_inputreg_q : std_logic_vector (23 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_ia : std_logic_vector (23 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_iq : std_logic_vector (23 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_q : std_logic_vector (23 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_sticky_ena_q : signal is true;
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_inputreg_q : std_logic_vector (32 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_ia : std_logic_vector (32 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_iq : std_logic_vector (32 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_q : std_logic_vector (32 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_sticky_ena_q : signal is true;
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_eq : std_logic;
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_inputreg_q : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_reset0 : std_logic;
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_ia : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_iq : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_q : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_sticky_ena_q : signal is true;
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_reset0 : std_logic;
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_aa : std_logic_vector (6 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_ab : std_logic_vector (6 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_q : std_logic_vector(6 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_i : unsigned(6 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_eq : std_logic;
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_wrreg_q : std_logic_vector (6 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_mem_top_q : std_logic_vector (7 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_reset0 : std_logic;
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_sticky_ena_q : signal is true;
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_sticky_ena_q : signal is true;
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_sticky_ena_q : signal is true;
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_sticky_ena_q : signal is true;
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_sticky_ena_q : signal is true;
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_sticky_ena_q : signal is true;
    signal pad_o_uid16_uid69_fpArcsinXTest_q : std_logic_vector (79 downto 0);
    signal excSelBits_uid111_fpArcsinXTest_q : std_logic_vector (2 downto 0);
    signal spad_yBottomBits_uid413_uid415_pT5_uid188_arcsinXO2XPolyEval_q : std_logic_vector (23 downto 0);
    signal pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_yBottomBits_uid413_uid417_pT5_uid188_arcsinXO2XPolyEval_q : std_logic_vector (26 downto 0);
    signal spad_yBottomBits_uid504_uid506_pT4_uid372_arcsinXPolyEval_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid504_uid508_pT4_uid372_arcsinXPolyEval_q : std_logic_vector (26 downto 0);
    signal spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_q : std_logic_vector (26 downto 0);
    signal pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_q : std_logic_vector (25 downto 0);
    signal rightShiftStage2Idx1_uid328_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal os_uid156_arcsinXO2XTabGen_q : std_logic_vector (40 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_BJ_q : std_logic_vector (134 downto 0);
    signal InvExpXIsZero_uid32_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid32_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_q : std_logic_vector (53 downto 0);
    signal expFracRPath2PostRnd_uid100_fpArcsinXTest_a : std_logic_vector(64 downto 0);
    signal expFracRPath2PostRnd_uid100_fpArcsinXTest_b : std_logic_vector(64 downto 0);
    signal expFracRPath2PostRnd_uid100_fpArcsinXTest_o : std_logic_vector (64 downto 0);
    signal expFracRPath2PostRnd_uid100_fpArcsinXTest_q : std_logic_vector (64 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_a : std_logic_vector(56 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_b : std_logic_vector(56 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_o : std_logic_vector (56 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_q : std_logic_vector (55 downto 0);
    signal oSqrtFPLFrac_uid82_fpArcsinXTest_q : std_logic_vector (52 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal expX_uid6_fpArcsinXTest_in : std_logic_vector (62 downto 0);
    signal expX_uid6_fpArcsinXTest_b : std_logic_vector (10 downto 0);
    signal singX_uid8_fpArcsinXTest_in : std_logic_vector (63 downto 0);
    signal singX_uid8_fpArcsinXTest_b : std_logic_vector (0 downto 0);
    signal expXIsZero_uid22_fpArcsinXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid22_fpArcsinXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid22_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid24_fpArcsinXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid24_fpArcsinXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid24_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal expGT0_uid35_fpArcsinXTest_a : std_logic_vector(13 downto 0);
    signal expGT0_uid35_fpArcsinXTest_b : std_logic_vector(13 downto 0);
    signal expGT0_uid35_fpArcsinXTest_o : std_logic_vector (13 downto 0);
    signal expGT0_uid35_fpArcsinXTest_cin : std_logic_vector (0 downto 0);
    signal expGT0_uid35_fpArcsinXTest_c : std_logic_vector (0 downto 0);
    signal expEQ0_uid36_fpArcsinXTest_a : std_logic_vector(10 downto 0);
    signal expEQ0_uid36_fpArcsinXTest_b : std_logic_vector(10 downto 0);
    signal expEQ0_uid36_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal arcsinXIsX_uid42_fpArcsinXTest_a : std_logic_vector(13 downto 0);
    signal arcsinXIsX_uid42_fpArcsinXTest_b : std_logic_vector(13 downto 0);
    signal arcsinXIsX_uid42_fpArcsinXTest_o : std_logic_vector (13 downto 0);
    signal arcsinXIsX_uid42_fpArcsinXTest_cin : std_logic_vector (0 downto 0);
    signal arcsinXIsX_uid42_fpArcsinXTest_n : std_logic_vector (0 downto 0);
    signal shiftValue_uid44_fpArcsinXTest_a : std_logic_vector(11 downto 0);
    signal shiftValue_uid44_fpArcsinXTest_b : std_logic_vector(11 downto 0);
    signal shiftValue_uid44_fpArcsinXTest_o : std_logic_vector (11 downto 0);
    signal shiftValue_uid44_fpArcsinXTest_q : std_logic_vector (11 downto 0);
    signal fracRPath2Pre_uid62_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal fracRPath2Pre_uid62_fpArcsinXTest_q : std_logic_vector (52 downto 0);
    signal expFracRPath2PostRnd_uid66_fpArcsinXTest_a : std_logic_vector(64 downto 0);
    signal expFracRPath2PostRnd_uid66_fpArcsinXTest_b : std_logic_vector(64 downto 0);
    signal expFracRPath2PostRnd_uid66_fpArcsinXTest_o : std_logic_vector (64 downto 0);
    signal expFracRPath2PostRnd_uid66_fpArcsinXTest_q : std_logic_vector (64 downto 0);
    signal oMy_uid69_fpArcsinXTest_a : std_logic_vector(80 downto 0);
    signal oMy_uid69_fpArcsinXTest_b : std_logic_vector(80 downto 0);
    signal oMy_uid69_fpArcsinXTest_o : std_logic_vector (80 downto 0);
    signal oMy_uid69_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal path3Diff_uid93_fpArcsinXTest_a : std_logic_vector(57 downto 0);
    signal path3Diff_uid93_fpArcsinXTest_b : std_logic_vector(57 downto 0);
    signal path3Diff_uid93_fpArcsinXTest_o : std_logic_vector (57 downto 0);
    signal path3Diff_uid93_fpArcsinXTest_q : std_logic_vector (57 downto 0);
    signal fracRPath3_uid97_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal fracRPath3_uid97_fpArcsinXTest_q : std_logic_vector (52 downto 0);
    signal expRPath3_uid98_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal expRPath3_uid98_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal fracRCalc_uid106_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal fracRCalc_uid106_fpArcsinXTest_q : std_logic_vector (51 downto 0);
    signal expRCalc_uid108_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal expRCalc_uid108_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal excRNaN_uid110_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid110_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid110_fpArcsinXTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid110_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal outMuxSelEnc_uid112_fpArcsinXTest_q : std_logic_vector(1 downto 0);
    signal fracRPostExc_uid113_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid113_fpArcsinXTest_q : std_logic_vector (51 downto 0);
    signal expRPostExc_uid114_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid114_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal ts4_uid185_arcsinXO2XPolyEval_a : std_logic_vector(50 downto 0);
    signal ts4_uid185_arcsinXO2XPolyEval_b : std_logic_vector(50 downto 0);
    signal ts4_uid185_arcsinXO2XPolyEval_o : std_logic_vector (50 downto 0);
    signal ts4_uid185_arcsinXO2XPolyEval_q : std_logic_vector (50 downto 0);
    signal ts5_uid191_arcsinXO2XPolyEval_a : std_logic_vector(62 downto 0);
    signal ts5_uid191_arcsinXO2XPolyEval_b : std_logic_vector(62 downto 0);
    signal ts5_uid191_arcsinXO2XPolyEval_o : std_logic_vector (62 downto 0);
    signal ts5_uid191_arcsinXO2XPolyEval_q : std_logic_vector (62 downto 0);
    signal vCount_uid196_fpLOut1_uid72_fpArcsinXTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid196_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid196_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid203_fpLOut1_uid72_fpArcsinXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid203_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid203_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid210_fpLOut1_uid72_fpArcsinXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid210_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid210_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (6 downto 0);
    signal expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(11 downto 0);
    signal expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(11 downto 0);
    signal expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_o : std_logic_vector (11 downto 0);
    signal expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector (11 downto 0);
    signal expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(11 downto 0);
    signal expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(11 downto 0);
    signal expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_o : std_logic_vector (11 downto 0);
    signal expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector (11 downto 0);
    signal excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector (10 downto 0);
    signal fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector (51 downto 0);
    signal ts2_uid363_arcsinXPolyEval_a : std_logic_vector(38 downto 0);
    signal ts2_uid363_arcsinXPolyEval_b : std_logic_vector(38 downto 0);
    signal ts2_uid363_arcsinXPolyEval_o : std_logic_vector (38 downto 0);
    signal ts2_uid363_arcsinXPolyEval_q : std_logic_vector (38 downto 0);
    signal ts3_uid369_arcsinXPolyEval_a : std_logic_vector(44 downto 0);
    signal ts3_uid369_arcsinXPolyEval_b : std_logic_vector(44 downto 0);
    signal ts3_uid369_arcsinXPolyEval_o : std_logic_vector (44 downto 0);
    signal ts3_uid369_arcsinXPolyEval_q : std_logic_vector (44 downto 0);
    signal ts4_uid375_arcsinXPolyEval_a : std_logic_vector(54 downto 0);
    signal ts4_uid375_arcsinXPolyEval_b : std_logic_vector(54 downto 0);
    signal ts4_uid375_arcsinXPolyEval_o : std_logic_vector (54 downto 0);
    signal ts4_uid375_arcsinXPolyEval_q : std_logic_vector (54 downto 0);
    signal ts5_uid381_arcsinXPolyEval_a : std_logic_vector(62 downto 0);
    signal ts5_uid381_arcsinXPolyEval_b : std_logic_vector(62 downto 0);
    signal ts5_uid381_arcsinXPolyEval_o : std_logic_vector (62 downto 0);
    signal ts5_uid381_arcsinXPolyEval_q : std_logic_vector (62 downto 0);
    signal ts4_uid461_sqrtPolynomialEvaluator_a : std_logic_vector(51 downto 0);
    signal ts4_uid461_sqrtPolynomialEvaluator_b : std_logic_vector(51 downto 0);
    signal ts4_uid461_sqrtPolynomialEvaluator_o : std_logic_vector (51 downto 0);
    signal ts4_uid461_sqrtPolynomialEvaluator_q : std_logic_vector (51 downto 0);
    signal sumAHighB_uid467_sqrtPolynomialEvaluator_a : std_logic_vector(57 downto 0);
    signal sumAHighB_uid467_sqrtPolynomialEvaluator_b : std_logic_vector(57 downto 0);
    signal sumAHighB_uid467_sqrtPolynomialEvaluator_o : std_logic_vector (57 downto 0);
    signal sumAHighB_uid467_sqrtPolynomialEvaluator_q : std_logic_vector (57 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_a : std_logic_vector(135 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_b : std_logic_vector(135 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_o : std_logic_vector (135 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_q : std_logic_vector (135 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal expL_uid73_fpArcsinXTest_a : std_logic_vector(11 downto 0);
    signal expL_uid73_fpArcsinXTest_b : std_logic_vector(11 downto 0);
    signal expL_uid73_fpArcsinXTest_o : std_logic_vector (11 downto 0);
    signal expL_uid73_fpArcsinXTest_q : std_logic_vector (11 downto 0);
    signal oSqrtFPLFracZ2_uid85_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal leftShiftStage1Idx1_uid133_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage2Idx2_uid331_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal piO2OutRange_uid105_fpArcsinXTest_in : std_logic_vector (55 downto 0);
    signal piO2OutRange_uid105_fpArcsinXTest_b : std_logic_vector (51 downto 0);
    signal rightShiftStage1Idx2_uid320_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal leftShiftStage1Idx2_uid136_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx1_uid317_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal leftShiftStage1Idx3_uid139_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal cIncludingRoundingBit_uid362_arcsinXPolyEval_q : std_logic_vector (37 downto 0);
    signal cStage_uid199_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal join_uid289_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector (2 downto 0);
    signal rightShiftStage1Idx3_uid323_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal rightShiftStage2Idx3_uid334_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal prodXYTruncFR_uid385_pT1_uid164_arcsinXO2XPolyEval_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid385_pT1_uid164_arcsinXO2XPolyEval_b : std_logic_vector (18 downto 0);
    signal prodXYTruncFR_uid388_pT2_uid170_arcsinXO2XPolyEval_in : std_logic_vector (53 downto 0);
    signal prodXYTruncFR_uid388_pT2_uid170_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal prodXYTruncFR_uid391_pT3_uid176_arcsinXO2XPolyEval_in : std_logic_vector (69 downto 0);
    signal prodXYTruncFR_uid391_pT3_uid176_arcsinXO2XPolyEval_b : std_logic_vector (34 downto 0);
    signal prodXYTruncFR_uid471_pT1_uid354_arcsinXPolyEval_in : std_logic_vector (37 downto 0);
    signal prodXYTruncFR_uid471_pT1_uid354_arcsinXPolyEval_b : std_logic_vector (19 downto 0);
    signal lowRangeA_uid479_pT2_uid360_arcsinXPolyEval_in : std_logic_vector (19 downto 0);
    signal lowRangeA_uid479_pT2_uid360_arcsinXPolyEval_b : std_logic_vector (19 downto 0);
    signal highABits_uid480_pT2_uid360_arcsinXPolyEval_in : std_logic_vector (53 downto 0);
    signal highABits_uid480_pT2_uid360_arcsinXPolyEval_b : std_logic_vector (33 downto 0);
    signal sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_a : std_logic_vector(35 downto 0);
    signal sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_b : std_logic_vector(35 downto 0);
    signal sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_o : std_logic_vector (35 downto 0);
    signal sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_q : std_logic_vector (34 downto 0);
    signal TtopProdConcSoftProd_uid530_pT5_uid378_arcsinXPolyEval_q : std_logic_vector (61 downto 0);
    signal prodXYTruncFR_uid537_pT1_uid440_sqrtPolynomialEvaluator_in : std_logic_vector (33 downto 0);
    signal prodXYTruncFR_uid537_pT1_uid440_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal prodXYTruncFR_uid540_pT2_uid446_sqrtPolynomialEvaluator_in : std_logic_vector (49 downto 0);
    signal prodXYTruncFR_uid540_pT2_uid446_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal prodXYTruncFR_uid543_pT3_uid452_sqrtPolynomialEvaluator_in : std_logic_vector (67 downto 0);
    signal prodXYTruncFR_uid543_pT3_uid452_sqrtPolynomialEvaluator_b : std_logic_vector (33 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b0_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b0_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b0_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b0_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b1_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b1_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b1_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b1_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b2_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b2_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b2_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b2_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q : std_logic_vector (134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q : std_logic_vector (134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q : std_logic_vector (134 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (35 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_b : std_logic_vector (51 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (30 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_b : std_logic_vector (45 downto 0);
    signal lowRangeB_uid531_pT5_uid378_arcsinXPolyEval_in : std_logic_vector (17 downto 0);
    signal lowRangeB_uid531_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (17 downto 0);
    signal highBBits_uid532_pT5_uid378_arcsinXPolyEval_in : std_logic_vector (54 downto 0);
    signal highBBits_uid532_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (34 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_q_int : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_q : std_logic_vector (53 downto 0);
    signal leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal os_uid150_arcsinXO2XTabGen_q : std_logic_vector (58 downto 0);
    signal os_uid153_arcsinXO2XTabGen_q : std_logic_vector (47 downto 0);
    signal fracSelIn_uid290_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector (3 downto 0);
    signal os_uid430_sqrtTableGenerator_q : std_logic_vector (48 downto 0);
    signal os_uid427_sqrtTableGenerator_q : std_logic_vector (56 downto 0);
    signal s5_uid465_uid468_sqrtPolynomialEvaluator_q : std_logic_vector (59 downto 0);
    signal rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal os_uid340_arcsinXTabGen_q : std_logic_vector (58 downto 0);
    signal os_uid343_arcsinXTabGen_q : std_logic_vector (51 downto 0);
    signal os_uid346_arcsinXTabGen_q : std_logic_vector (41 downto 0);
    signal fracX_uid7_fpArcsinXTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid7_fpArcsinXTest_b : std_logic_vector (51 downto 0);
    signal yPPolyEval_uid55_fpArcsinXTest_in : std_logic_vector (70 downto 0);
    signal yPPolyEval_uid55_fpArcsinXTest_b : std_logic_vector (46 downto 0);
    signal mPPolyEval_uid89_fpArcsinXTest_in : std_logic_vector (46 downto 0);
    signal mPPolyEval_uid89_fpArcsinXTest_b : std_logic_vector (45 downto 0);
    signal R_uid117_fpArcsinXTest_q : std_logic_vector (63 downto 0);
    signal vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_in : std_logic_vector (44 downto 0);
    signal FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector (44 downto 0);
    signal xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_in : std_logic_vector (41 downto 0);
    signal xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_a : std_logic_vector(62 downto 0);
    signal sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_b : std_logic_vector(62 downto 0);
    signal sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_o : std_logic_vector (62 downto 0);
    signal sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_q : std_logic_vector (62 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_q_int : std_logic_vector (82 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_q : std_logic_vector (82 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_q_int : std_logic_vector (107 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_q : std_logic_vector (107 downto 0);
    signal expFracConc_uid65_uid65_fpArcsinXTest_q : std_logic_vector (63 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmp_a : std_logic_vector(6 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmp_b : std_logic_vector(6 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmp_a : std_logic_vector(6 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmp_b : std_logic_vector(6 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid181_arcsinXO2XPolyEval_in : std_logic_vector (46 downto 0);
    signal yT4_uid181_arcsinXO2XPolyEval_b : std_logic_vector (40 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector (63 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_nor_q : std_logic_vector(0 downto 0);
    signal yT2_uid359_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal yT2_uid359_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT3_uid365_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal yT3_uid365_arcsinXPolyEval_b : std_logic_vector (35 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid371_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal yT4_uid371_arcsinXPolyEval_b : std_logic_vector (41 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_in : std_logic_vector (46 downto 0);
    signal xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmp_a : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmp_b : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid457_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT4_uid457_sqrtPolynomialEvaluator_b : std_logic_vector (39 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_b : std_logic_vector (26 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_in : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_in : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_b : std_logic_vector (26 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmp_a : std_logic_vector(7 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmp_b : std_logic_vector(7 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmp_a : std_logic_vector(6 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmp_b : std_logic_vector(6 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal fracRPath3_uid101_fpArcsinXTest_in : std_logic_vector (52 downto 0);
    signal fracRPath3_uid101_fpArcsinXTest_b : std_logic_vector (51 downto 0);
    signal expRPath3_uid102_fpArcsinXTest_in : std_logic_vector (63 downto 0);
    signal expRPath3_uid102_fpArcsinXTest_b : std_logic_vector (10 downto 0);
    signal fxpShifterBits_uid47_fpArcsinXTest_in : std_logic_vector (4 downto 0);
    signal fxpShifterBits_uid47_fpArcsinXTest_b : std_logic_vector (4 downto 0);
    signal fracRPath2_uid67_fpArcsinXTest_in : std_logic_vector (52 downto 0);
    signal fracRPath2_uid67_fpArcsinXTest_b : std_logic_vector (51 downto 0);
    signal expRPath2_uid68_fpArcsinXTest_in : std_logic_vector (63 downto 0);
    signal expRPath2_uid68_fpArcsinXTest_b : std_logic_vector (10 downto 0);
    signal l_uid71_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal l_uid71_fpArcsinXTest_b : std_logic_vector (78 downto 0);
    signal normBitPath3Diff_uid94_fpArcsinXTest_in : std_logic_vector (56 downto 0);
    signal normBitPath3Diff_uid94_fpArcsinXTest_b : std_logic_vector (0 downto 0);
    signal path3DiffHigh_uid95_fpArcsinXTest_in : std_logic_vector (55 downto 0);
    signal path3DiffHigh_uid95_fpArcsinXTest_b : std_logic_vector (52 downto 0);
    signal path3DiffLow_uid96_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal path3DiffLow_uid96_fpArcsinXTest_b : std_logic_vector (52 downto 0);
    signal expFracConc_uid99_uid99_fpArcsinXTest_q : std_logic_vector (63 downto 0);
    signal InvExcRNaN_uid115_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid115_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal s4_uid186_arcsinXO2XPolyEval_in : std_logic_vector (50 downto 0);
    signal s4_uid186_arcsinXO2XPolyEval_b : std_logic_vector (49 downto 0);
    signal s5_uid192_arcsinXO2XPolyEval_in : std_logic_vector (62 downto 0);
    signal s5_uid192_arcsinXO2XPolyEval_b : std_logic_vector (61 downto 0);
    signal rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid212_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (62 downto 0);
    signal vStage_uid212_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (62 downto 0);
    signal rVStage_uid216_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid216_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid219_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (70 downto 0);
    signal vStage_uid219_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (70 downto 0);
    signal rVStage_uid223_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid223_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid226_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (74 downto 0);
    signal vStage_uid226_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (74 downto 0);
    signal rVStage_uid237_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid237_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (0 downto 0);
    signal vStage_uid240_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (77 downto 0);
    signal vStage_uid240_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (77 downto 0);
    signal InvExpXIsZero_uid267_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid267_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid263_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid263_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid266_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid266_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal expREven_uid271_sqrtFPL_uid78_fpArcsinXTest_in : std_logic_vector (11 downto 0);
    signal expREven_uid271_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector (10 downto 0);
    signal expROdd_uid274_sqrtFPL_uid78_fpArcsinXTest_in : std_logic_vector (11 downto 0);
    signal expROdd_uid274_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector (10 downto 0);
    signal s2_uid364_arcsinXPolyEval_in : std_logic_vector (38 downto 0);
    signal s2_uid364_arcsinXPolyEval_b : std_logic_vector (37 downto 0);
    signal s3_uid370_arcsinXPolyEval_in : std_logic_vector (44 downto 0);
    signal s3_uid370_arcsinXPolyEval_b : std_logic_vector (43 downto 0);
    signal s4_uid376_arcsinXPolyEval_in : std_logic_vector (54 downto 0);
    signal s4_uid376_arcsinXPolyEval_b : std_logic_vector (53 downto 0);
    signal s5_uid382_arcsinXPolyEval_in : std_logic_vector (62 downto 0);
    signal s5_uid382_arcsinXPolyEval_b : std_logic_vector (61 downto 0);
    signal s4_uid462_sqrtPolynomialEvaluator_in : std_logic_vector (51 downto 0);
    signal s4_uid462_sqrtPolynomialEvaluator_b : std_logic_vector (50 downto 0);
    signal normBitPath2_uid59_fpArcsinXTest_in : std_logic_vector (107 downto 0);
    signal normBitPath2_uid59_fpArcsinXTest_b : std_logic_vector (0 downto 0);
    signal fracRPath2High_uid60_fpArcsinXTest_in : std_logic_vector (106 downto 0);
    signal fracRPath2High_uid60_fpArcsinXTest_b : std_logic_vector (52 downto 0);
    signal fracRPath2Low_uid61_fpArcsinXTest_in : std_logic_vector (105 downto 0);
    signal fracRPath2Low_uid61_fpArcsinXTest_b : std_logic_vector (52 downto 0);
    signal expLRange_uid75_fpArcsinXTest_in : std_logic_vector (10 downto 0);
    signal expLRange_uid75_fpArcsinXTest_b : std_logic_vector (10 downto 0);
    signal X54dto16_uid304_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal X54dto16_uid304_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (38 downto 0);
    signal X54dto32_uid307_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal X54dto32_uid307_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (22 downto 0);
    signal X54dto48_uid310_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal X54dto48_uid310_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (6 downto 0);
    signal lowRangeB_uid165_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid165_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid166_arcsinXO2XPolyEval_in : std_logic_vector (18 downto 0);
    signal highBBits_uid166_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal lowRangeB_uid171_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid171_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid172_arcsinXO2XPolyEval_in : std_logic_vector (28 downto 0);
    signal highBBits_uid172_arcsinXO2XPolyEval_b : std_logic_vector (27 downto 0);
    signal lowRangeB_uid177_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid177_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid178_arcsinXO2XPolyEval_in : std_logic_vector (34 downto 0);
    signal highBBits_uid178_arcsinXO2XPolyEval_b : std_logic_vector (33 downto 0);
    signal lowRangeB_uid355_arcsinXPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid355_arcsinXPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid356_arcsinXPolyEval_in : std_logic_vector (19 downto 0);
    signal highBBits_uid356_arcsinXPolyEval_b : std_logic_vector (18 downto 0);
    signal add0_uid479_uid482_pT2_uid360_arcsinXPolyEval_q : std_logic_vector (54 downto 0);
    signal lowRangeB_uid441_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid441_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid442_sqrtPolynomialEvaluator_in : std_logic_vector (17 downto 0);
    signal highBBits_uid442_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal lowRangeB_uid447_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid447_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid448_sqrtPolynomialEvaluator_in : std_logic_vector (26 downto 0);
    signal highBBits_uid448_sqrtPolynomialEvaluator_b : std_logic_vector (25 downto 0);
    signal lowRangeB_uid453_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid453_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid454_sqrtPolynomialEvaluator_in : std_logic_vector (33 downto 0);
    signal highBBits_uid454_sqrtPolynomialEvaluator_b : std_logic_vector (32 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q : std_logic_vector (134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_f : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_g : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAB_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAB_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAB_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBC_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBC_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBC_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBD_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBD_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBD_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAC_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAC_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAC_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCD_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCD_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCD_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAD_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAD_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAD_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_q : std_logic_vector(134 downto 0);
    signal lowRangeB_uid405_pT4_uid182_arcsinXO2XPolyEval_in : std_logic_vector (6 downto 0);
    signal lowRangeB_uid405_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (6 downto 0);
    signal highBBits_uid406_pT4_uid182_arcsinXO2XPolyEval_in : std_logic_vector (35 downto 0);
    signal highBBits_uid406_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid420_pT5_uid188_arcsinXO2XPolyEval_in : std_logic_vector (22 downto 0);
    signal lowRangeB_uid420_pT5_uid188_arcsinXO2XPolyEval_b : std_logic_vector (22 downto 0);
    signal highBBits_uid421_pT5_uid188_arcsinXO2XPolyEval_in : std_logic_vector (51 downto 0);
    signal highBBits_uid421_pT5_uid188_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid496_pT3_uid366_arcsinXPolyEval_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid496_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (1 downto 0);
    signal highBBits_uid497_pT3_uid366_arcsinXPolyEval_in : std_logic_vector (30 downto 0);
    signal highBBits_uid497_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid511_pT4_uid372_arcsinXPolyEval_in : std_logic_vector (16 downto 0);
    signal lowRangeB_uid511_pT4_uid372_arcsinXPolyEval_b : std_logic_vector (16 downto 0);
    signal highBBits_uid512_pT4_uid372_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal highBBits_uid512_pT4_uid372_arcsinXPolyEval_b : std_logic_vector (28 downto 0);
    signal add0_uid531_uid534_pT5_uid378_arcsinXPolyEval_q : std_logic_vector (80 downto 0);
    signal lowRangeB_uid557_pT4_uid458_sqrtPolynomialEvaluator_in : std_logic_vector (5 downto 0);
    signal lowRangeB_uid557_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (5 downto 0);
    signal highBBits_uid558_pT4_uid458_sqrtPolynomialEvaluator_in : std_logic_vector (34 downto 0);
    signal highBBits_uid558_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (28 downto 0);
    signal LeftShiftStage179dto0_uid143_fxpX_uid48_fpArcsinXTest_in : std_logic_vector (79 downto 0);
    signal LeftShiftStage179dto0_uid143_fxpX_uid48_fpArcsinXTest_b : std_logic_vector (79 downto 0);
    signal cIncludingRoundingBit_uid190_arcsinXO2XPolyEval_q : std_logic_vector (61 downto 0);
    signal cIncludingRoundingBit_uid184_arcsinXO2XPolyEval_q : std_logic_vector (49 downto 0);
    signal cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator_q : std_logic_vector (50 downto 0);
    signal fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_in : std_logic_vector (56 downto 0);
    signal fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (53 downto 0);
    signal RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (52 downto 0);
    signal RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (51 downto 0);
    signal mAddr_uid88_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal mAddr_uid88_fpArcsinXTest_b : std_logic_vector (7 downto 0);
    signal cIncludingRoundingBit_uid380_arcsinXPolyEval_q : std_logic_vector (61 downto 0);
    signal cIncludingRoundingBit_uid374_arcsinXPolyEval_q : std_logic_vector (53 downto 0);
    signal cIncludingRoundingBit_uid368_arcsinXPolyEval_q : std_logic_vector (43 downto 0);
    signal fracXIsZero_uid26_fpArcsinXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid26_fpArcsinXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid26_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal oFracX_uid40_uid40_fpArcsinXTest_q : std_logic_vector (52 downto 0);
    signal yT1_uid163_arcsinXO2XPolyEval_in : std_logic_vector (46 downto 0);
    signal yT1_uid163_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal yT2_uid169_arcsinXO2XPolyEval_in : std_logic_vector (46 downto 0);
    signal yT2_uid169_arcsinXO2XPolyEval_b : std_logic_vector (25 downto 0);
    signal yT3_uid175_arcsinXO2XPolyEval_in : std_logic_vector (46 downto 0);
    signal yT3_uid175_arcsinXO2XPolyEval_b : std_logic_vector (33 downto 0);
    signal xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_in : std_logic_vector (19 downto 0);
    signal xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b : std_logic_vector (19 downto 0);
    signal yT1_uid353_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal yT1_uid353_arcsinXPolyEval_b : std_logic_vector (18 downto 0);
    signal xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_in : std_logic_vector (18 downto 0);
    signal xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (18 downto 0);
    signal xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (25 downto 0);
    signal sSM0W_uid528_pT5_uid378_arcsinXPolyEval_in : std_logic_vector (18 downto 0);
    signal sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (3 downto 0);
    signal rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid205_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (46 downto 0);
    signal vStage_uid205_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (46 downto 0);
    signal yT1_uid439_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT1_uid439_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal yT2_uid445_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT2_uid445_sqrtPolynomialEvaluator_b : std_logic_vector (23 downto 0);
    signal yT3_uid451_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT3_uid451_sqrtPolynomialEvaluator_b : std_logic_vector (32 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_a : std_logic_vector(108 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_b : std_logic_vector(108 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_o : std_logic_vector (108 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_q : std_logic_vector (108 downto 0);
    signal xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_in : std_logic_vector (40 downto 0);
    signal xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_in : std_logic_vector (40 downto 0);
    signal xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid398_pT4_uid182_arcsinXO2XPolyEval_in : std_logic_vector (13 downto 0);
    signal xBottomBits_uid398_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (13 downto 0);
    signal SqrtFPL62dto52_uid79_fpArcsinXTest_in : std_logic_vector (62 downto 0);
    signal SqrtFPL62dto52_uid79_fpArcsinXTest_b : std_logic_vector (10 downto 0);
    signal SqrtFPL51dto0_uid81_fpArcsinXTest_in : std_logic_vector (51 downto 0);
    signal SqrtFPL51dto0_uid81_fpArcsinXTest_b : std_logic_vector (51 downto 0);
    signal sSM0W_uid477_pT2_uid360_arcsinXPolyEval_in : std_logic_vector (26 downto 0);
    signal sSM0W_uid477_pT2_uid360_arcsinXPolyEval_b : std_logic_vector (4 downto 0);
    signal xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_in : std_logic_vector (35 downto 0);
    signal xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_in : std_logic_vector (35 downto 0);
    signal xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid489_pT3_uid366_arcsinXPolyEval_in : std_logic_vector (8 downto 0);
    signal xBottomBits_uid489_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (8 downto 0);
    signal xBottomBits_uid505_pT4_uid372_arcsinXPolyEval_in : std_logic_vector (14 downto 0);
    signal xBottomBits_uid505_pT4_uid372_arcsinXPolyEval_b : std_logic_vector (14 downto 0);
    signal xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_in : std_logic_vector (39 downto 0);
    signal xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_in : std_logic_vector (39 downto 0);
    signal xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid550_pT4_uid458_sqrtPolynomialEvaluator_in : std_logic_vector (12 downto 0);
    signal xBottomBits_uid550_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (12 downto 0);
    signal leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_b : std_logic_vector (0 downto 0);
    signal rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid198_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (14 downto 0);
    signal vStage_uid198_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (14 downto 0);
    signal signR_uid116_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal signR_uid116_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal signR_uid116_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_in : std_logic_vector (49 downto 0);
    signal yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_in : std_logic_vector (22 downto 0);
    signal yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_b : std_logic_vector (22 downto 0);
    signal fxpArcSinXO2XRes_uid57_fpArcsinXTest_in : std_logic_vector (59 downto 0);
    signal fxpArcSinXO2XRes_uid57_fpArcsinXTest_b : std_logic_vector (54 downto 0);
    signal cStage_uid213_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal cStage_uid220_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid224_fpLOut1_uid72_fpArcsinXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid224_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid224_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid227_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid238_fpLOut1_uid72_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid238_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid238_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid241_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_in : std_logic_vector (37 downto 0);
    signal yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid488_pT3_uid366_arcsinXPolyEval_in : std_logic_vector (10 downto 0);
    signal yBottomBits_uid488_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (10 downto 0);
    signal yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_in : std_logic_vector (37 downto 0);
    signal yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_in : std_logic_vector (43 downto 0);
    signal yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_in : std_logic_vector (16 downto 0);
    signal yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_b : std_logic_vector (16 downto 0);
    signal yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_in : std_logic_vector (53 downto 0);
    signal yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_in : std_logic_vector (26 downto 0);
    signal yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal sSM0H_uid527_pT5_uid378_arcsinXPolyEval_in : std_logic_vector (26 downto 0);
    signal sSM0H_uid527_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (3 downto 0);
    signal fxpArcsinX_uid91_fpArcsinXTest_in : std_logic_vector (59 downto 0);
    signal fxpArcsinX_uid91_fpArcsinXTest_b : std_logic_vector (56 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_in : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_in : std_logic_vector (53 downto 0);
    signal prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_b : std_logic_vector (26 downto 0);
    signal fpL_uid76_fpArcsinXTest_q : std_logic_vector (63 downto 0);
    signal rightShiftStage0Idx1_uid306_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal rightShiftStage0Idx2_uid309_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal rightShiftStage0Idx3_uid312_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid167_arcsinXO2XPolyEval_a : std_logic_vector(26 downto 0);
    signal sumAHighB_uid167_arcsinXO2XPolyEval_b : std_logic_vector(26 downto 0);
    signal sumAHighB_uid167_arcsinXO2XPolyEval_o : std_logic_vector (26 downto 0);
    signal sumAHighB_uid167_arcsinXO2XPolyEval_q : std_logic_vector (26 downto 0);
    signal sumAHighB_uid173_arcsinXO2XPolyEval_a : std_logic_vector(34 downto 0);
    signal sumAHighB_uid173_arcsinXO2XPolyEval_b : std_logic_vector(34 downto 0);
    signal sumAHighB_uid173_arcsinXO2XPolyEval_o : std_logic_vector (34 downto 0);
    signal sumAHighB_uid173_arcsinXO2XPolyEval_q : std_logic_vector (34 downto 0);
    signal sumAHighB_uid179_arcsinXO2XPolyEval_a : std_logic_vector(41 downto 0);
    signal sumAHighB_uid179_arcsinXO2XPolyEval_b : std_logic_vector(41 downto 0);
    signal sumAHighB_uid179_arcsinXO2XPolyEval_o : std_logic_vector (41 downto 0);
    signal sumAHighB_uid179_arcsinXO2XPolyEval_q : std_logic_vector (41 downto 0);
    signal sumAHighB_uid357_arcsinXPolyEval_a : std_logic_vector(27 downto 0);
    signal sumAHighB_uid357_arcsinXPolyEval_b : std_logic_vector(27 downto 0);
    signal sumAHighB_uid357_arcsinXPolyEval_o : std_logic_vector (27 downto 0);
    signal sumAHighB_uid357_arcsinXPolyEval_q : std_logic_vector (27 downto 0);
    signal R_uid483_pT2_uid360_arcsinXPolyEval_in : std_logic_vector (53 downto 0);
    signal R_uid483_pT2_uid360_arcsinXPolyEval_b : std_logic_vector (30 downto 0);
    signal sumAHighB_uid443_sqrtPolynomialEvaluator_a : std_logic_vector(24 downto 0);
    signal sumAHighB_uid443_sqrtPolynomialEvaluator_b : std_logic_vector(24 downto 0);
    signal sumAHighB_uid443_sqrtPolynomialEvaluator_o : std_logic_vector (24 downto 0);
    signal sumAHighB_uid443_sqrtPolynomialEvaluator_q : std_logic_vector (24 downto 0);
    signal sumAHighB_uid449_sqrtPolynomialEvaluator_a : std_logic_vector(33 downto 0);
    signal sumAHighB_uid449_sqrtPolynomialEvaluator_b : std_logic_vector(33 downto 0);
    signal sumAHighB_uid449_sqrtPolynomialEvaluator_o : std_logic_vector (33 downto 0);
    signal sumAHighB_uid449_sqrtPolynomialEvaluator_q : std_logic_vector (33 downto 0);
    signal sumAHighB_uid455_sqrtPolynomialEvaluator_a : std_logic_vector(40 downto 0);
    signal sumAHighB_uid455_sqrtPolynomialEvaluator_b : std_logic_vector(40 downto 0);
    signal sumAHighB_uid455_sqrtPolynomialEvaluator_o : std_logic_vector (40 downto 0);
    signal sumAHighB_uid455_sqrtPolynomialEvaluator_q : std_logic_vector (40 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_f : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_g : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_h : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_i : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_j : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_k : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_l : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_m : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_n : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_o : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_p : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_f : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_g : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_h : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_i : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_j : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_k : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_l : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_m : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_n : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_o : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_p : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_q : std_logic_vector(134 downto 0);
    signal sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_q : std_logic_vector (54 downto 0);
    signal R_uid535_pT5_uid378_arcsinXPolyEval_in : std_logic_vector (79 downto 0);
    signal R_uid535_pT5_uid378_arcsinXPolyEval_b : std_logic_vector (55 downto 0);
    signal sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_q : std_logic_vector (54 downto 0);
    signal leftShiftStage2Idx1_uid144_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal exc_I_uid27_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid27_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid27_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid28_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid28_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal oFracXExt_uid46_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal cStage_uid206_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal prodXYTruncFR_uid563_pT5_uid464_sqrtPolynomialEvaluator_in : std_logic_vector (95 downto 0);
    signal prodXYTruncFR_uid563_pT5_uid464_sqrtPolynomialEvaluator_b : std_logic_vector (51 downto 0);
    signal pad_xBottomBits_uid398_uid401_pT4_uid182_arcsinXO2XPolyEval_q : std_logic_vector (16 downto 0);
    signal srVal_uid80_fpArcsinXTest_a : std_logic_vector(11 downto 0);
    signal srVal_uid80_fpArcsinXTest_b : std_logic_vector(11 downto 0);
    signal srVal_uid80_fpArcsinXTest_o : std_logic_vector (11 downto 0);
    signal srVal_uid80_fpArcsinXTest_q : std_logic_vector (11 downto 0);
    signal pad_xBottomBits_uid489_uid492_pT3_uid366_arcsinXPolyEval_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid505_uid507_pT4_uid372_arcsinXPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_xBottomBits_uid550_uid553_pT4_uid458_sqrtPolynomialEvaluator_q : std_logic_vector (16 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_in : std_logic_vector (80 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_b : std_logic_vector (26 downto 0);
    signal vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid242_fpLOut1_uid72_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid242_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid243_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (6 downto 0);
    signal InvExc_N_uid265_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid265_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal spad_yBottomBits_uid488_uid491_pT3_uid366_arcsinXPolyEval_q : std_logic_vector (11 downto 0);
    signal expX_uid250_sqrtFPL_uid78_fpArcsinXTest_in : std_logic_vector (62 downto 0);
    signal expX_uid250_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector (10 downto 0);
    signal fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector (51 downto 0);
    signal signX_uid252_sqrtFPL_uid78_fpArcsinXTest_in : std_logic_vector (63 downto 0);
    signal signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector (0 downto 0);
    signal rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_q : std_logic_vector (54 downto 0);
    signal s1_uid165_uid168_arcsinXO2XPolyEval_q : std_logic_vector (27 downto 0);
    signal s2_uid171_uid174_arcsinXO2XPolyEval_q : std_logic_vector (35 downto 0);
    signal s3_uid177_uid180_arcsinXO2XPolyEval_q : std_logic_vector (42 downto 0);
    signal s1_uid355_uid358_arcsinXPolyEval_q : std_logic_vector (28 downto 0);
    signal s1_uid441_uid444_sqrtPolynomialEvaluator_q : std_logic_vector (25 downto 0);
    signal s2_uid447_uid450_sqrtPolynomialEvaluator_q : std_logic_vector (34 downto 0);
    signal s3_uid453_uid456_sqrtPolynomialEvaluator_q : std_logic_vector (41 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_lsb_BS_in : std_logic_vector (133 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_lsb_BS_b : std_logic_vector (133 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_lsb_BS_in : std_logic_vector (132 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_lsb_BS_b : std_logic_vector (132 downto 0);
    signal add0_uid405_uid408_pT4_uid182_arcsinXO2XPolyEval_q : std_logic_vector (61 downto 0);
    signal add0_uid420_uid423_pT5_uid188_arcsinXO2XPolyEval_q : std_logic_vector (77 downto 0);
    signal add0_uid496_uid499_pT3_uid366_arcsinXPolyEval_q : std_logic_vector (56 downto 0);
    signal add0_uid511_uid514_pT4_uid372_arcsinXPolyEval_q : std_logic_vector (71 downto 0);
    signal add0_uid557_uid560_pT4_uid458_sqrtPolynomialEvaluator_q : std_logic_vector (60 downto 0);
    signal leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal InvExc_I_uid31_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid31_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal exc_N_uid29_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid29_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid29_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal exp0FracNotZero_uid38_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal exp0FracNotZero_uid38_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal exp0FracNotZero_uid38_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal X72dto0_uid121_fxpX_uid48_fpArcsinXTest_in : std_logic_vector (72 downto 0);
    signal X72dto0_uid121_fxpX_uid48_fpArcsinXTest_b : std_logic_vector (72 downto 0);
    signal X64dto0_uid124_fxpX_uid48_fpArcsinXTest_in : std_logic_vector (64 downto 0);
    signal X64dto0_uid124_fxpX_uid48_fpArcsinXTest_b : std_logic_vector (64 downto 0);
    signal X56dto0_uid127_fxpX_uid48_fpArcsinXTest_in : std_logic_vector (56 downto 0);
    signal X56dto0_uid127_fxpX_uid48_fpArcsinXTest_b : std_logic_vector (56 downto 0);
    signal lowRangeB_uid465_sqrtPolynomialEvaluator_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid465_sqrtPolynomialEvaluator_b : std_logic_vector (1 downto 0);
    signal highBBits_uid466_sqrtPolynomialEvaluator_in : std_logic_vector (51 downto 0);
    signal highBBits_uid466_sqrtPolynomialEvaluator_b : std_logic_vector (49 downto 0);
    signal srValRange_uid83_fpArcsinXTest_in : std_logic_vector (5 downto 0);
    signal srValRange_uid83_fpArcsinXTest_b : std_logic_vector (5 downto 0);
    signal rVStage_uid230_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid230_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid233_fpLOut1_uid72_fpArcsinXTest_in : std_logic_vector (76 downto 0);
    signal vStage_uid233_fpLOut1_uid72_fpArcsinXTest_b : std_logic_vector (76 downto 0);
    signal fpLOutFrac_uid74_fpArcsinXTest_in : std_logic_vector (77 downto 0);
    signal fpLOutFrac_uid74_fpArcsinXTest_b : std_logic_vector (51 downto 0);
    signal exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal pad_yBottomBits_uid488_uid493_pT3_uid366_arcsinXPolyEval_q : std_logic_vector (17 downto 0);
    signal expX0_uid275_sqrtFPL_uid78_fpArcsinXTest_in : std_logic_vector (0 downto 0);
    signal expX0_uid275_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector (0 downto 0);
    signal fracXAddr_uid279_sqrtFPL_uid78_fpArcsinXTest_in : std_logic_vector (51 downto 0);
    signal fracXAddr_uid279_sqrtFPL_uid78_fpArcsinXTest_b : std_logic_vector (6 downto 0);
    signal RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (50 downto 0);
    signal RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (46 downto 0);
    signal RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (42 downto 0);
    signal yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_in : std_logic_vector (42 downto 0);
    signal yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid397_pT4_uid182_arcsinXO2XPolyEval_in : std_logic_vector (15 downto 0);
    signal yBottomBits_uid397_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (15 downto 0);
    signal yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_in : std_logic_vector (42 downto 0);
    signal yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_in : std_logic_vector (28 downto 0);
    signal yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal sSM0H_uid476_pT2_uid360_arcsinXPolyEval_in : std_logic_vector (1 downto 0);
    signal sSM0H_uid476_pT2_uid360_arcsinXPolyEval_b : std_logic_vector (1 downto 0);
    signal yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_in : std_logic_vector (41 downto 0);
    signal yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid549_pT4_uid458_sqrtPolynomialEvaluator_in : std_logic_vector (14 downto 0);
    signal yBottomBits_uid549_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (14 downto 0);
    signal yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_in : std_logic_vector (41 downto 0);
    signal yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_BJ_q : std_logic_vector (134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_BJ_q : std_logic_vector (134 downto 0);
    signal R_uid409_pT4_uid182_arcsinXO2XPolyEval_in : std_logic_vector (60 downto 0);
    signal R_uid409_pT4_uid182_arcsinXO2XPolyEval_b : std_logic_vector (43 downto 0);
    signal R_uid424_pT5_uid188_arcsinXO2XPolyEval_in : std_logic_vector (76 downto 0);
    signal R_uid424_pT5_uid188_arcsinXO2XPolyEval_b : std_logic_vector (51 downto 0);
    signal R_uid500_pT3_uid366_arcsinXPolyEval_in : std_logic_vector (55 downto 0);
    signal R_uid500_pT3_uid366_arcsinXPolyEval_b : std_logic_vector (37 downto 0);
    signal R_uid515_pT4_uid372_arcsinXPolyEval_in : std_logic_vector (70 downto 0);
    signal R_uid515_pT4_uid372_arcsinXPolyEval_b : std_logic_vector (44 downto 0);
    signal R_uid561_pT4_uid458_sqrtPolynomialEvaluator_in : std_logic_vector (59 downto 0);
    signal R_uid561_pT4_uid458_sqrtPolynomialEvaluator_b : std_logic_vector (42 downto 0);
    signal arcsinIsMax_uid49_fpArcsinXTest_in : std_logic_vector (80 downto 0);
    signal arcsinIsMax_uid49_fpArcsinXTest_b : std_logic_vector (0 downto 0);
    signal y_uid50_fpArcsinXTest_in : std_logic_vector (79 downto 0);
    signal y_uid50_fpArcsinXTest_b : std_logic_vector (78 downto 0);
    signal InvExc_N_uid30_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid30_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid39_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid39_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid39_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx1_uid122_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal leftShiftStage0Idx2_uid125_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal leftShiftStage0Idx3_uid128_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_b : std_logic_vector (1 downto 0);
    signal cStage_uid234_fpLOut1_uid72_fpArcsinXTest_q : std_logic_vector (78 downto 0);
    signal expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q : std_logic_vector (7 downto 0);
    signal spad_yBottomBits_uid397_uid400_pT4_uid182_arcsinXO2XPolyEval_q : std_logic_vector (16 downto 0);
    signal spad_yBottomBits_uid549_uid552_pT4_uid458_sqrtPolynomialEvaluator_q : std_logic_vector (15 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAB_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAB_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAB_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andBC_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andBC_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andBC_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAC_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAC_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAC_q : std_logic_vector(134 downto 0);
    signal Y78_uid51_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal Y78_uid51_fpArcsinXTest_b : std_logic_vector (0 downto 0);
    signal yAddr_uid54_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal yAddr_uid54_fpArcsinXTest_b : std_logic_vector (7 downto 0);
    signal exc_R_uid33_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid33_fpArcsinXTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid33_fpArcsinXTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid33_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_q : std_logic_vector (80 downto 0);
    signal pad_yBottomBits_uid397_uid402_pT4_uid182_arcsinXO2XPolyEval_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid549_uid554_pT4_uid458_sqrtPolynomialEvaluator_q : std_logic_vector (17 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_q : std_logic_vector(134 downto 0);
    signal path2_uid52_fpArcsinXTest_a : std_logic_vector(0 downto 0);
    signal path2_uid52_fpArcsinXTest_q : std_logic_vector(0 downto 0);
    signal LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_in : std_logic_vector (78 downto 0);
    signal LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_b : std_logic_vector (78 downto 0);
    signal LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_in : std_logic_vector (76 downto 0);
    signal LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_b : std_logic_vector (76 downto 0);
    signal LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_in : std_logic_vector (74 downto 0);
    signal LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_b : std_logic_vector (74 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_in : std_logic_vector (133 downto 0);
    signal mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_b : std_logic_vector (133 downto 0);
    signal pathSelBits_uid103_fpArcsinXTest_q : std_logic_vector (2 downto 0);
begin


	--xIn(GPIN,3)@0

	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable(LOGICAL,1846)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_a <= en;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q <= not ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_a;

	--ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_nor(LOGICAL,2376)
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_nor_b <= ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_sticky_ena_q;
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_nor_q <= not (ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_nor_a or ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_nor_b);

	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_mem_top(CONSTANT,2348)
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_mem_top_q <= "0111111";

	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmp(LOGICAL,2349)
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmp_a <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_mem_top_q;
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_q);
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmp_q <= "1" when ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmp_a = ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmp_b else "0";

	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmpReg(REG,2350)
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmpReg_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_sticky_ena(REG,2377)
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_nor_q = "1") THEN
                ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_sticky_ena_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_enaAnd(LOGICAL,2378)
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_enaAnd_a <= ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_sticky_ena_q;
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_enaAnd_b <= en;
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_enaAnd_q <= ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_enaAnd_a and ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_enaAnd_b;

	--cstAllZWF_uid10_fpArcsinXTest(CONSTANT,9)
    cstAllZWF_uid10_fpArcsinXTest_q <= "0000000000000000000000000000000000000000000000000000";

	--ld_xIn_a_to_fracX_uid7_fpArcsinXTest_a(DELAY,887)@0
    ld_xIn_a_to_fracX_uid7_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => a, xout => ld_xIn_a_to_fracX_uid7_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--fracX_uid7_fpArcsinXTest(BITSELECT,6)@1
    fracX_uid7_fpArcsinXTest_in <= ld_xIn_a_to_fracX_uid7_fpArcsinXTest_a_q(51 downto 0);
    fracX_uid7_fpArcsinXTest_b <= fracX_uid7_fpArcsinXTest_in(51 downto 0);

	--fracXIsZero_uid26_fpArcsinXTest(LOGICAL,25)@1
    fracXIsZero_uid26_fpArcsinXTest_a <= fracX_uid7_fpArcsinXTest_b;
    fracXIsZero_uid26_fpArcsinXTest_b <= cstAllZWF_uid10_fpArcsinXTest_q;
    fracXIsZero_uid26_fpArcsinXTest_q <= "1" when fracXIsZero_uid26_fpArcsinXTest_a = fracXIsZero_uid26_fpArcsinXTest_b else "0";

	--InvFracXIsZero_uid28_fpArcsinXTest(LOGICAL,27)@1
    InvFracXIsZero_uid28_fpArcsinXTest_a <= fracXIsZero_uid26_fpArcsinXTest_q;
    InvFracXIsZero_uid28_fpArcsinXTest_q <= not InvFracXIsZero_uid28_fpArcsinXTest_a;

	--cstBias_uid13_fpArcsinXTest(CONSTANT,12)
    cstBias_uid13_fpArcsinXTest_q <= "01111111111";

	--expX_uid6_fpArcsinXTest(BITSELECT,5)@0
    expX_uid6_fpArcsinXTest_in <= a(62 downto 0);
    expX_uid6_fpArcsinXTest_b <= expX_uid6_fpArcsinXTest_in(62 downto 52);

	--expEQ0_uid36_fpArcsinXTest(LOGICAL,35)@0
    expEQ0_uid36_fpArcsinXTest_a <= expX_uid6_fpArcsinXTest_b;
    expEQ0_uid36_fpArcsinXTest_b <= cstBias_uid13_fpArcsinXTest_q;
    expEQ0_uid36_fpArcsinXTest_q <= "1" when expEQ0_uid36_fpArcsinXTest_a = expEQ0_uid36_fpArcsinXTest_b else "0";

	--ld_expEQ0_uid36_fpArcsinXTest_q_to_exp0FracNotZero_uid38_fpArcsinXTest_a(DELAY,905)@0
    ld_expEQ0_uid36_fpArcsinXTest_q_to_exp0FracNotZero_uid38_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expEQ0_uid36_fpArcsinXTest_q, xout => ld_expEQ0_uid36_fpArcsinXTest_q_to_exp0FracNotZero_uid38_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--exp0FracNotZero_uid38_fpArcsinXTest(LOGICAL,37)@1
    exp0FracNotZero_uid38_fpArcsinXTest_a <= ld_expEQ0_uid36_fpArcsinXTest_q_to_exp0FracNotZero_uid38_fpArcsinXTest_a_q;
    exp0FracNotZero_uid38_fpArcsinXTest_b <= InvFracXIsZero_uid28_fpArcsinXTest_q;
    exp0FracNotZero_uid38_fpArcsinXTest_q <= exp0FracNotZero_uid38_fpArcsinXTest_a and exp0FracNotZero_uid38_fpArcsinXTest_b;

	--GND(CONSTANT,0)
    GND_q <= "0";

	--expGT0_uid35_fpArcsinXTest(COMPARE,34)@0
    expGT0_uid35_fpArcsinXTest_cin <= GND_q;
    expGT0_uid35_fpArcsinXTest_a <= STD_LOGIC_VECTOR("00" & cstBias_uid13_fpArcsinXTest_q) & '0';
    expGT0_uid35_fpArcsinXTest_b <= STD_LOGIC_VECTOR("00" & expX_uid6_fpArcsinXTest_b) & expGT0_uid35_fpArcsinXTest_cin(0);
            expGT0_uid35_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expGT0_uid35_fpArcsinXTest_a) - UNSIGNED(expGT0_uid35_fpArcsinXTest_b));
    expGT0_uid35_fpArcsinXTest_c(0) <= expGT0_uid35_fpArcsinXTest_o(13);


	--ld_expGT0_uid35_fpArcsinXTest_c_to_inputOutOfRange_uid39_fpArcsinXTest_a(DELAY,907)@0
    ld_expGT0_uid35_fpArcsinXTest_c_to_inputOutOfRange_uid39_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expGT0_uid35_fpArcsinXTest_c, xout => ld_expGT0_uid35_fpArcsinXTest_c_to_inputOutOfRange_uid39_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--inputOutOfRange_uid39_fpArcsinXTest(LOGICAL,38)@1
    inputOutOfRange_uid39_fpArcsinXTest_a <= ld_expGT0_uid35_fpArcsinXTest_c_to_inputOutOfRange_uid39_fpArcsinXTest_a_q;
    inputOutOfRange_uid39_fpArcsinXTest_b <= exp0FracNotZero_uid38_fpArcsinXTest_q;
    inputOutOfRange_uid39_fpArcsinXTest_q <= inputOutOfRange_uid39_fpArcsinXTest_a or inputOutOfRange_uid39_fpArcsinXTest_b;

	--cstAllOWE_uid9_fpArcsinXTest(CONSTANT,8)
    cstAllOWE_uid9_fpArcsinXTest_q <= "11111111111";

	--expXIsMax_uid24_fpArcsinXTest(LOGICAL,23)@0
    expXIsMax_uid24_fpArcsinXTest_a <= expX_uid6_fpArcsinXTest_b;
    expXIsMax_uid24_fpArcsinXTest_b <= cstAllOWE_uid9_fpArcsinXTest_q;
    expXIsMax_uid24_fpArcsinXTest_q <= "1" when expXIsMax_uid24_fpArcsinXTest_a = expXIsMax_uid24_fpArcsinXTest_b else "0";

	--ld_expXIsMax_uid24_fpArcsinXTest_q_to_exc_I_uid27_fpArcsinXTest_a(DELAY,892)@0
    ld_expXIsMax_uid24_fpArcsinXTest_q_to_exc_I_uid27_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsMax_uid24_fpArcsinXTest_q, xout => ld_expXIsMax_uid24_fpArcsinXTest_q_to_exc_I_uid27_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--exc_N_uid29_fpArcsinXTest(LOGICAL,28)@1
    exc_N_uid29_fpArcsinXTest_a <= ld_expXIsMax_uid24_fpArcsinXTest_q_to_exc_I_uid27_fpArcsinXTest_a_q;
    exc_N_uid29_fpArcsinXTest_b <= InvFracXIsZero_uid28_fpArcsinXTest_q;
    exc_N_uid29_fpArcsinXTest_q <= exc_N_uid29_fpArcsinXTest_a and exc_N_uid29_fpArcsinXTest_b;

	--InvExc_N_uid30_fpArcsinXTest(LOGICAL,29)@1
    InvExc_N_uid30_fpArcsinXTest_a <= exc_N_uid29_fpArcsinXTest_q;
    InvExc_N_uid30_fpArcsinXTest_q <= not InvExc_N_uid30_fpArcsinXTest_a;

	--exc_I_uid27_fpArcsinXTest(LOGICAL,26)@1
    exc_I_uid27_fpArcsinXTest_a <= ld_expXIsMax_uid24_fpArcsinXTest_q_to_exc_I_uid27_fpArcsinXTest_a_q;
    exc_I_uid27_fpArcsinXTest_b <= fracXIsZero_uid26_fpArcsinXTest_q;
    exc_I_uid27_fpArcsinXTest_q <= exc_I_uid27_fpArcsinXTest_a and exc_I_uid27_fpArcsinXTest_b;

	--InvExc_I_uid31_fpArcsinXTest(LOGICAL,30)@1
    InvExc_I_uid31_fpArcsinXTest_a <= exc_I_uid27_fpArcsinXTest_q;
    InvExc_I_uid31_fpArcsinXTest_q <= not InvExc_I_uid31_fpArcsinXTest_a;

	--cstAllZWE_uid12_fpArcsinXTest(CONSTANT,11)
    cstAllZWE_uid12_fpArcsinXTest_q <= "00000000000";

	--expXIsZero_uid22_fpArcsinXTest(LOGICAL,21)@0
    expXIsZero_uid22_fpArcsinXTest_a <= expX_uid6_fpArcsinXTest_b;
    expXIsZero_uid22_fpArcsinXTest_b <= cstAllZWE_uid12_fpArcsinXTest_q;
    expXIsZero_uid22_fpArcsinXTest_q <= "1" when expXIsZero_uid22_fpArcsinXTest_a = expXIsZero_uid22_fpArcsinXTest_b else "0";

	--ld_expXIsZero_uid22_fpArcsinXTest_q_to_InvExpXIsZero_uid32_fpArcsinXTest_a(DELAY,899)@0
    ld_expXIsZero_uid22_fpArcsinXTest_q_to_InvExpXIsZero_uid32_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsZero_uid22_fpArcsinXTest_q, xout => ld_expXIsZero_uid22_fpArcsinXTest_q_to_InvExpXIsZero_uid32_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--InvExpXIsZero_uid32_fpArcsinXTest(LOGICAL,31)@1
    InvExpXIsZero_uid32_fpArcsinXTest_a <= ld_expXIsZero_uid22_fpArcsinXTest_q_to_InvExpXIsZero_uid32_fpArcsinXTest_a_q;
    InvExpXIsZero_uid32_fpArcsinXTest_q <= not InvExpXIsZero_uid32_fpArcsinXTest_a;

	--exc_R_uid33_fpArcsinXTest(LOGICAL,32)@1
    exc_R_uid33_fpArcsinXTest_a <= InvExpXIsZero_uid32_fpArcsinXTest_q;
    exc_R_uid33_fpArcsinXTest_b <= InvExc_I_uid31_fpArcsinXTest_q;
    exc_R_uid33_fpArcsinXTest_c <= InvExc_N_uid30_fpArcsinXTest_q;
    exc_R_uid33_fpArcsinXTest_q <= exc_R_uid33_fpArcsinXTest_a and exc_R_uid33_fpArcsinXTest_b and exc_R_uid33_fpArcsinXTest_c;

	--xRegInOutOfRange_uid109_fpArcsinXTest(LOGICAL,108)@1
    xRegInOutOfRange_uid109_fpArcsinXTest_a <= exc_R_uid33_fpArcsinXTest_q;
    xRegInOutOfRange_uid109_fpArcsinXTest_b <= inputOutOfRange_uid39_fpArcsinXTest_q;
    xRegInOutOfRange_uid109_fpArcsinXTest_q_i <= xRegInOutOfRange_uid109_fpArcsinXTest_a and xRegInOutOfRange_uid109_fpArcsinXTest_b;
    xRegInOutOfRange_uid109_fpArcsinXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => xRegInOutOfRange_uid109_fpArcsinXTest_q, xin => xRegInOutOfRange_uid109_fpArcsinXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_exc_I_uid27_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_2(REG,686)@1
    reg_exc_I_uid27_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_I_uid27_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_I_uid27_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_2_q <= exc_I_uid27_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_exc_N_uid29_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_1(REG,685)@1
    reg_exc_N_uid29_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid29_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid29_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_1_q <= exc_N_uid29_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid110_fpArcsinXTest(LOGICAL,109)@2
    excRNaN_uid110_fpArcsinXTest_a <= reg_exc_N_uid29_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_1_q;
    excRNaN_uid110_fpArcsinXTest_b <= reg_exc_I_uid27_fpArcsinXTest_0_to_excRNaN_uid110_fpArcsinXTest_2_q;
    excRNaN_uid110_fpArcsinXTest_c <= xRegInOutOfRange_uid109_fpArcsinXTest_q;
    excRNaN_uid110_fpArcsinXTest_q <= excRNaN_uid110_fpArcsinXTest_a or excRNaN_uid110_fpArcsinXTest_b or excRNaN_uid110_fpArcsinXTest_c;

	--InvExcRNaN_uid115_fpArcsinXTest(LOGICAL,114)@2
    InvExcRNaN_uid115_fpArcsinXTest_a <= excRNaN_uid110_fpArcsinXTest_q;
    InvExcRNaN_uid115_fpArcsinXTest_q <= not InvExcRNaN_uid115_fpArcsinXTest_a;

	--singX_uid8_fpArcsinXTest(BITSELECT,7)@0
    singX_uid8_fpArcsinXTest_in <= a;
    singX_uid8_fpArcsinXTest_b <= singX_uid8_fpArcsinXTest_in(63 downto 63);

	--ld_singX_uid8_fpArcsinXTest_b_to_signR_uid116_fpArcsinXTest_a(DELAY,990)@0
    ld_singX_uid8_fpArcsinXTest_b_to_signR_uid116_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => singX_uid8_fpArcsinXTest_b, xout => ld_singX_uid8_fpArcsinXTest_b_to_signR_uid116_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--signR_uid116_fpArcsinXTest(LOGICAL,115)@2
    signR_uid116_fpArcsinXTest_a <= ld_singX_uid8_fpArcsinXTest_b_to_signR_uid116_fpArcsinXTest_a_q;
    signR_uid116_fpArcsinXTest_b <= InvExcRNaN_uid115_fpArcsinXTest_q;
    signR_uid116_fpArcsinXTest_q <= signR_uid116_fpArcsinXTest_a and signR_uid116_fpArcsinXTest_b;

	--ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_inputreg(DELAY,1879)
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signR_uid116_fpArcsinXTest_q, xout => ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt(COUNTER,2344)
    -- every=1, low=0, high=63, step=1, init=1
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt_i <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt_i,6));


	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg(REG,2345)
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux(MUX,2346)
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_s <= en;
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux: PROCESS (ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_s, ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg_q, ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_s IS
                  WHEN "0" => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg_q;
                  WHEN "1" => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem(DUALMEM,2367)
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_ia <= ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_inputreg_q;
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_aa <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg_q;
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_ab <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_q;
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_iq,
        address_a => ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_aa,
        data_a => ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_ia
    );
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_reset0 <= areset;
        ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_q <= ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_iq(0 downto 0);

	--ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c(DELAY,994)@2
    ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 5 )
    PORT MAP ( xin => ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_split_0_replace_mem_q, xout => ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--cstBiasM1_uid14_fpArcsinXTest(CONSTANT,13)
    cstBiasM1_uid14_fpArcsinXTest_q <= "01111111110";

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_nor(LOGICAL,1955)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_nor_b <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_nor_q <= not (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_nor_a or ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_nor_b);

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_cmpReg(REG,1953)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_cmpReg_q <= VCC_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_sticky_ena(REG,1956)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_enaAnd(LOGICAL,1957)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_enaAnd_a <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_enaAnd_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_enaAnd_a and ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_enaAnd_b;

	--rightShiftStage2Idx3Pad3_uid333_alignSqrt_uid86_fpArcsinXTest(CONSTANT,332)
    rightShiftStage2Idx3Pad3_uid333_alignSqrt_uid86_fpArcsinXTest_q <= "000";

	--rightShiftStage1Idx3Pad12_uid322_alignSqrt_uid86_fpArcsinXTest(CONSTANT,321)
    rightShiftStage1Idx3Pad12_uid322_alignSqrt_uid86_fpArcsinXTest_q <= "000000000000";

	--rightShiftStage0Idx3Pad48_uid311_alignSqrt_uid86_fpArcsinXTest(CONSTANT,310)
    rightShiftStage0Idx3Pad48_uid311_alignSqrt_uid86_fpArcsinXTest_q <= "000000000000000000000000000000000000000000000000";

	--X54dto48_uid310_alignSqrt_uid86_fpArcsinXTest(BITSELECT,309)@38
    X54dto48_uid310_alignSqrt_uid86_fpArcsinXTest_in <= oSqrtFPLFracZ2_uid85_fpArcsinXTest_q;
    X54dto48_uid310_alignSqrt_uid86_fpArcsinXTest_b <= X54dto48_uid310_alignSqrt_uid86_fpArcsinXTest_in(54 downto 48);

	--rightShiftStage0Idx3_uid312_alignSqrt_uid86_fpArcsinXTest(BITJOIN,311)@38
    rightShiftStage0Idx3_uid312_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage0Idx3Pad48_uid311_alignSqrt_uid86_fpArcsinXTest_q & X54dto48_uid310_alignSqrt_uid86_fpArcsinXTest_b;

	--zs_uid201_fpLOut1_uid72_fpArcsinXTest(CONSTANT,200)
    zs_uid201_fpLOut1_uid72_fpArcsinXTest_q <= "00000000000000000000000000000000";

	--X54dto32_uid307_alignSqrt_uid86_fpArcsinXTest(BITSELECT,306)@38
    X54dto32_uid307_alignSqrt_uid86_fpArcsinXTest_in <= oSqrtFPLFracZ2_uid85_fpArcsinXTest_q;
    X54dto32_uid307_alignSqrt_uid86_fpArcsinXTest_b <= X54dto32_uid307_alignSqrt_uid86_fpArcsinXTest_in(54 downto 32);

	--rightShiftStage0Idx2_uid309_alignSqrt_uid86_fpArcsinXTest(BITJOIN,308)@38
    rightShiftStage0Idx2_uid309_alignSqrt_uid86_fpArcsinXTest_q <= zs_uid201_fpLOut1_uid72_fpArcsinXTest_q & X54dto32_uid307_alignSqrt_uid86_fpArcsinXTest_b;

	--leftShiftStage0Idx2Pad16_uid123_fxpX_uid48_fpArcsinXTest(CONSTANT,122)
    leftShiftStage0Idx2Pad16_uid123_fxpX_uid48_fpArcsinXTest_q <= "0000000000000000";

	--X54dto16_uid304_alignSqrt_uid86_fpArcsinXTest(BITSELECT,303)@38
    X54dto16_uid304_alignSqrt_uid86_fpArcsinXTest_in <= oSqrtFPLFracZ2_uid85_fpArcsinXTest_q;
    X54dto16_uid304_alignSqrt_uid86_fpArcsinXTest_b <= X54dto16_uid304_alignSqrt_uid86_fpArcsinXTest_in(54 downto 16);

	--rightShiftStage0Idx1_uid306_alignSqrt_uid86_fpArcsinXTest(BITJOIN,305)@38
    rightShiftStage0Idx1_uid306_alignSqrt_uid86_fpArcsinXTest_q <= leftShiftStage0Idx2Pad16_uid123_fxpX_uid48_fpArcsinXTest_q & X54dto16_uid304_alignSqrt_uid86_fpArcsinXTest_b;

	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_nor(LOGICAL,1931)
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_nor_b <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_sticky_ena_q;
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_nor_q <= not (ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_nor_a or ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_nor_b);

	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_mem_top(CONSTANT,1927)
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_mem_top_q <= "010111";

	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmp(LOGICAL,1928)
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmp_a <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_mem_top_q;
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux_q);
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmp_q <= "1" when ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmp_a = ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmp_b else "0";

	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmpReg(REG,1929)
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmpReg_q <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_sticky_ena(REG,1932)
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_nor_q = "1") THEN
                ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_sticky_ena_q <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_enaAnd(LOGICAL,1933)
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_enaAnd_a <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_sticky_ena_q;
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_enaAnd_b <= en;
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_enaAnd_q <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_enaAnd_a and ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_enaAnd_b;

	--maxCountVal_uid244_fpLOut1_uid72_fpArcsinXTest(CONSTANT,243)
    maxCountVal_uid244_fpLOut1_uid72_fpArcsinXTest_q <= "1001111";

	--zs_uid194_fpLOut1_uid72_fpArcsinXTest(CONSTANT,193)
    zs_uid194_fpLOut1_uid72_fpArcsinXTest_q <= "0000000000000000000000000000000000000000000000000000000000000000";

	--LeftShiftStage179dto0_uid143_fxpX_uid48_fpArcsinXTest(BITSELECT,142)@2
    LeftShiftStage179dto0_uid143_fxpX_uid48_fpArcsinXTest_in <= leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_q(79 downto 0);
    LeftShiftStage179dto0_uid143_fxpX_uid48_fpArcsinXTest_b <= LeftShiftStage179dto0_uid143_fxpX_uid48_fpArcsinXTest_in(79 downto 0);

	--leftShiftStage2Idx1_uid144_fxpX_uid48_fpArcsinXTest(BITJOIN,143)@2
    leftShiftStage2Idx1_uid144_fxpX_uid48_fpArcsinXTest_q <= LeftShiftStage179dto0_uid143_fxpX_uid48_fpArcsinXTest_b & GND_q;

	--X56dto0_uid127_fxpX_uid48_fpArcsinXTest(BITSELECT,126)@1
    X56dto0_uid127_fxpX_uid48_fpArcsinXTest_in <= oFracXExt_uid46_fpArcsinXTest_q(56 downto 0);
    X56dto0_uid127_fxpX_uid48_fpArcsinXTest_b <= X56dto0_uid127_fxpX_uid48_fpArcsinXTest_in(56 downto 0);

	--leftShiftStage0Idx3Pad24_uid126_fxpX_uid48_fpArcsinXTest(CONSTANT,125)
    leftShiftStage0Idx3Pad24_uid126_fxpX_uid48_fpArcsinXTest_q <= "000000000000000000000000";

	--leftShiftStage0Idx3_uid128_fxpX_uid48_fpArcsinXTest(BITJOIN,127)@1
    leftShiftStage0Idx3_uid128_fxpX_uid48_fpArcsinXTest_q <= X56dto0_uid127_fxpX_uid48_fpArcsinXTest_b & leftShiftStage0Idx3Pad24_uid126_fxpX_uid48_fpArcsinXTest_q;

	--X64dto0_uid124_fxpX_uid48_fpArcsinXTest(BITSELECT,123)@1
    X64dto0_uid124_fxpX_uid48_fpArcsinXTest_in <= oFracXExt_uid46_fpArcsinXTest_q(64 downto 0);
    X64dto0_uid124_fxpX_uid48_fpArcsinXTest_b <= X64dto0_uid124_fxpX_uid48_fpArcsinXTest_in(64 downto 0);

	--leftShiftStage0Idx2_uid125_fxpX_uid48_fpArcsinXTest(BITJOIN,124)@1
    leftShiftStage0Idx2_uid125_fxpX_uid48_fpArcsinXTest_q <= X64dto0_uid124_fxpX_uid48_fpArcsinXTest_b & leftShiftStage0Idx2Pad16_uid123_fxpX_uid48_fpArcsinXTest_q;

	--X72dto0_uid121_fxpX_uid48_fpArcsinXTest(BITSELECT,120)@1
    X72dto0_uid121_fxpX_uid48_fpArcsinXTest_in <= oFracXExt_uid46_fpArcsinXTest_q(72 downto 0);
    X72dto0_uid121_fxpX_uid48_fpArcsinXTest_b <= X72dto0_uid121_fxpX_uid48_fpArcsinXTest_in(72 downto 0);

	--leftShiftStage0Idx1Pad8_uid120_fxpX_uid48_fpArcsinXTest(CONSTANT,119)
    leftShiftStage0Idx1Pad8_uid120_fxpX_uid48_fpArcsinXTest_q <= "00000000";

	--leftShiftStage0Idx1_uid122_fxpX_uid48_fpArcsinXTest(BITJOIN,121)@1
    leftShiftStage0Idx1_uid122_fxpX_uid48_fpArcsinXTest_q <= X72dto0_uid121_fxpX_uid48_fpArcsinXTest_b & leftShiftStage0Idx1Pad8_uid120_fxpX_uid48_fpArcsinXTest_q;

	--cst01pWShift_uid45_fpArcsinXTest(CONSTANT,44)
    cst01pWShift_uid45_fpArcsinXTest_q <= "0000000000000000000000000000";

	--oFracX_uid40_uid40_fpArcsinXTest(BITJOIN,39)@1
    oFracX_uid40_uid40_fpArcsinXTest_q <= VCC_q & fracX_uid7_fpArcsinXTest_b;

	--oFracXExt_uid46_fpArcsinXTest(BITJOIN,45)@1
    oFracXExt_uid46_fpArcsinXTest_q <= cst01pWShift_uid45_fpArcsinXTest_q & oFracX_uid40_uid40_fpArcsinXTest_q;

	--shiftBias_uid43_fpArcsinXTest(CONSTANT,42)
    shiftBias_uid43_fpArcsinXTest_q <= "01111100011";

	--shiftValue_uid44_fpArcsinXTest(SUB,43)@0
    shiftValue_uid44_fpArcsinXTest_a <= STD_LOGIC_VECTOR("0" & expX_uid6_fpArcsinXTest_b);
    shiftValue_uid44_fpArcsinXTest_b <= STD_LOGIC_VECTOR("0" & shiftBias_uid43_fpArcsinXTest_q);
            shiftValue_uid44_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftValue_uid44_fpArcsinXTest_a) - UNSIGNED(shiftValue_uid44_fpArcsinXTest_b));
    shiftValue_uid44_fpArcsinXTest_q <= shiftValue_uid44_fpArcsinXTest_o(11 downto 0);


	--fxpShifterBits_uid47_fpArcsinXTest(BITSELECT,46)@0
    fxpShifterBits_uid47_fpArcsinXTest_in <= shiftValue_uid44_fpArcsinXTest_q(4 downto 0);
    fxpShifterBits_uid47_fpArcsinXTest_b <= fxpShifterBits_uid47_fpArcsinXTest_in(4 downto 0);

	--leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest(BITSELECT,128)@0
    leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_in <= fxpShifterBits_uid47_fpArcsinXTest_b;
    leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_b <= leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_in(4 downto 3);

	--reg_leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_1(REG,688)@0
    reg_leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_1_q <= leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest(MUX,129)@1
    leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_s <= reg_leftShiftStageSel4Dto3_uid129_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_1_q;
    leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest: PROCESS (leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_s, en, oFracXExt_uid46_fpArcsinXTest_q, leftShiftStage0Idx1_uid122_fxpX_uid48_fpArcsinXTest_q, leftShiftStage0Idx2_uid125_fxpX_uid48_fpArcsinXTest_q, leftShiftStage0Idx3_uid128_fxpX_uid48_fpArcsinXTest_q)
    BEGIN
            CASE leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_s IS
                  WHEN "00" => leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_q <= oFracXExt_uid46_fpArcsinXTest_q;
                  WHEN "01" => leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_q <= leftShiftStage0Idx1_uid122_fxpX_uid48_fpArcsinXTest_q;
                  WHEN "10" => leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_q <= leftShiftStage0Idx2_uid125_fxpX_uid48_fpArcsinXTest_q;
                  WHEN "11" => leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_q <= leftShiftStage0Idx3_uid128_fxpX_uid48_fpArcsinXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest(BITSELECT,137)@1
    LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_in <= leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_q(74 downto 0);
    LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_b <= LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_in(74 downto 0);

	--ld_LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx3_uid139_fxpX_uid48_fpArcsinXTest_b(DELAY,1012)@1
    ld_LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx3_uid139_fxpX_uid48_fpArcsinXTest_b : dspba_delay
    GENERIC MAP ( width => 75, depth => 1 )
    PORT MAP ( xin => LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_b, xout => ld_LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx3_uid139_fxpX_uid48_fpArcsinXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx3Pad6_uid137_fxpX_uid48_fpArcsinXTest(CONSTANT,136)
    leftShiftStage1Idx3Pad6_uid137_fxpX_uid48_fpArcsinXTest_q <= "000000";

	--leftShiftStage1Idx3_uid139_fxpX_uid48_fpArcsinXTest(BITJOIN,138)@2
    leftShiftStage1Idx3_uid139_fxpX_uid48_fpArcsinXTest_q <= ld_LeftShiftStage074dto0_uid138_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx3_uid139_fxpX_uid48_fpArcsinXTest_b_q & leftShiftStage1Idx3Pad6_uid137_fxpX_uid48_fpArcsinXTest_q;

	--LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest(BITSELECT,134)@1
    LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_in <= leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_q(76 downto 0);
    LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_b <= LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_in(76 downto 0);

	--ld_LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx2_uid136_fxpX_uid48_fpArcsinXTest_b(DELAY,1010)@1
    ld_LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx2_uid136_fxpX_uid48_fpArcsinXTest_b : dspba_delay
    GENERIC MAP ( width => 77, depth => 1 )
    PORT MAP ( xin => LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_b, xout => ld_LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx2_uid136_fxpX_uid48_fpArcsinXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx2Pad4_uid134_fxpX_uid48_fpArcsinXTest(CONSTANT,133)
    leftShiftStage1Idx2Pad4_uid134_fxpX_uid48_fpArcsinXTest_q <= "0000";

	--leftShiftStage1Idx2_uid136_fxpX_uid48_fpArcsinXTest(BITJOIN,135)@2
    leftShiftStage1Idx2_uid136_fxpX_uid48_fpArcsinXTest_q <= ld_LeftShiftStage076dto0_uid135_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx2_uid136_fxpX_uid48_fpArcsinXTest_b_q & leftShiftStage1Idx2Pad4_uid134_fxpX_uid48_fpArcsinXTest_q;

	--LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest(BITSELECT,131)@1
    LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_in <= leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_q(78 downto 0);
    LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_b <= LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_in(78 downto 0);

	--ld_LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx1_uid133_fxpX_uid48_fpArcsinXTest_b(DELAY,1008)@1
    ld_LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx1_uid133_fxpX_uid48_fpArcsinXTest_b : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_b, xout => ld_LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx1_uid133_fxpX_uid48_fpArcsinXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx1_uid133_fxpX_uid48_fpArcsinXTest(BITJOIN,132)@2
    leftShiftStage1Idx1_uid133_fxpX_uid48_fpArcsinXTest_q <= ld_LeftShiftStage078dto0_uid132_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage1Idx1_uid133_fxpX_uid48_fpArcsinXTest_b_q & z2_uid84_fpArcsinXTest_q;

	--reg_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_2(REG,690)@1
    reg_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_2_q <= leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest(BITSELECT,139)@0
    leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_in <= fxpShifterBits_uid47_fpArcsinXTest_b(2 downto 0);
    leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_b <= leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_in(2 downto 1);

	--ld_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_b_to_reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1_a(DELAY,1640)@0
    ld_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_b_to_reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_b, xout => ld_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_b_to_reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1(REG,689)@1
    reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1_q <= ld_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_b_to_reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest(MUX,140)@2
    leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_s <= reg_leftShiftStageSel2Dto1_uid140_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_1_q;
    leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest: PROCESS (leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_s, en, reg_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_2_q, leftShiftStage1Idx1_uid133_fxpX_uid48_fpArcsinXTest_q, leftShiftStage1Idx2_uid136_fxpX_uid48_fpArcsinXTest_q, leftShiftStage1Idx3_uid139_fxpX_uid48_fpArcsinXTest_q)
    BEGIN
            CASE leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_s IS
                  WHEN "00" => leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_q <= reg_leftShiftStage0_uid130_fxpX_uid48_fpArcsinXTest_0_to_leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_2_q;
                  WHEN "01" => leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_q <= leftShiftStage1Idx1_uid133_fxpX_uid48_fpArcsinXTest_q;
                  WHEN "10" => leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_q <= leftShiftStage1Idx2_uid136_fxpX_uid48_fpArcsinXTest_q;
                  WHEN "11" => leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_q <= leftShiftStage1Idx3_uid139_fxpX_uid48_fpArcsinXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest(BITSELECT,144)@0
    leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_in <= fxpShifterBits_uid47_fpArcsinXTest_b(0 downto 0);
    leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_b <= leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_in(0 downto 0);

	--ld_leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_b(DELAY,1022)@0
    ld_leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_b, xout => ld_leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest(MUX,145)@2
    leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_s <= ld_leftShiftStageSel0Dto0_uid145_fxpX_uid48_fpArcsinXTest_b_to_leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_b_q;
    leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest: PROCESS (leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_s, en, leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_q, leftShiftStage2Idx1_uid144_fxpX_uid48_fpArcsinXTest_q)
    BEGIN
            CASE leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_s IS
                  WHEN "0" => leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_q <= leftShiftStage1_uid141_fxpX_uid48_fpArcsinXTest_q;
                  WHEN "1" => leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_q <= leftShiftStage2Idx1_uid144_fxpX_uid48_fpArcsinXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--y_uid50_fpArcsinXTest(BITSELECT,49)@2
    y_uid50_fpArcsinXTest_in <= leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_q(79 downto 0);
    y_uid50_fpArcsinXTest_b <= y_uid50_fpArcsinXTest_in(79 downto 1);

	--reg_y_uid50_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_1(REG,747)@2
    reg_y_uid50_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_y_uid50_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_y_uid50_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_1_q <= y_uid50_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--pad_o_uid16_uid69_fpArcsinXTest(BITJOIN,68)@2
    pad_o_uid16_uid69_fpArcsinXTest_q <= VCC_q & STD_LOGIC_VECTOR((78 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_o_uid16_uid69_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_0(REG,746)@2
    reg_pad_o_uid16_uid69_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_o_uid16_uid69_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_o_uid16_uid69_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_0_q <= pad_o_uid16_uid69_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--oMy_uid69_fpArcsinXTest(SUB,69)@3
    oMy_uid69_fpArcsinXTest_a <= STD_LOGIC_VECTOR("0" & reg_pad_o_uid16_uid69_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_0_q);
    oMy_uid69_fpArcsinXTest_b <= STD_LOGIC_VECTOR("00" & reg_y_uid50_fpArcsinXTest_0_to_oMy_uid69_fpArcsinXTest_1_q);
            oMy_uid69_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(oMy_uid69_fpArcsinXTest_a) - UNSIGNED(oMy_uid69_fpArcsinXTest_b));
    oMy_uid69_fpArcsinXTest_q <= oMy_uid69_fpArcsinXTest_o(80 downto 0);


	--l_uid71_fpArcsinXTest(BITSELECT,70)@3
    l_uid71_fpArcsinXTest_in <= oMy_uid69_fpArcsinXTest_q(78 downto 0);
    l_uid71_fpArcsinXTest_b <= l_uid71_fpArcsinXTest_in(78 downto 0);

	--rVStage_uid195_fpLOut1_uid72_fpArcsinXTest(BITSELECT,194)@3
    rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_in <= l_uid71_fpArcsinXTest_b;
    rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_b <= rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_in(78 downto 15);

	--reg_rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_1(REG,748)@3
    reg_rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_1_q <= rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid196_fpLOut1_uid72_fpArcsinXTest(LOGICAL,195)@4
    vCount_uid196_fpLOut1_uid72_fpArcsinXTest_a <= reg_rVStage_uid195_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_1_q;
    vCount_uid196_fpLOut1_uid72_fpArcsinXTest_b <= zs_uid194_fpLOut1_uid72_fpArcsinXTest_q;
    vCount_uid196_fpLOut1_uid72_fpArcsinXTest_q <= "1" when vCount_uid196_fpLOut1_uid72_fpArcsinXTest_a = vCount_uid196_fpLOut1_uid72_fpArcsinXTest_b else "0";

	--reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6(REG,762)@4
    reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6_q <= vCount_uid196_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_g(DELAY,1115)@5
    ld_reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6_q, xout => ld_reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_g_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid198_fpLOut1_uid72_fpArcsinXTest(BITSELECT,197)@3
    vStage_uid198_fpLOut1_uid72_fpArcsinXTest_in <= l_uid71_fpArcsinXTest_b(14 downto 0);
    vStage_uid198_fpLOut1_uid72_fpArcsinXTest_b <= vStage_uid198_fpLOut1_uid72_fpArcsinXTest_in(14 downto 0);

	--ld_vStage_uid198_fpLOut1_uid72_fpArcsinXTest_b_to_cStage_uid199_fpLOut1_uid72_fpArcsinXTest_b(DELAY,1063)@3
    ld_vStage_uid198_fpLOut1_uid72_fpArcsinXTest_b_to_cStage_uid199_fpLOut1_uid72_fpArcsinXTest_b : dspba_delay
    GENERIC MAP ( width => 15, depth => 1 )
    PORT MAP ( xin => vStage_uid198_fpLOut1_uid72_fpArcsinXTest_b, xout => ld_vStage_uid198_fpLOut1_uid72_fpArcsinXTest_b_to_cStage_uid199_fpLOut1_uid72_fpArcsinXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--cStage_uid199_fpLOut1_uid72_fpArcsinXTest(BITJOIN,198)@4
    cStage_uid199_fpLOut1_uid72_fpArcsinXTest_q <= ld_vStage_uid198_fpLOut1_uid72_fpArcsinXTest_b_to_cStage_uid199_fpLOut1_uid72_fpArcsinXTest_b_q & zs_uid194_fpLOut1_uid72_fpArcsinXTest_q;

	--ld_l_uid71_fpArcsinXTest_b_to_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_c(DELAY,1065)@3
    ld_l_uid71_fpArcsinXTest_b_to_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_c : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => l_uid71_fpArcsinXTest_b, xout => ld_l_uid71_fpArcsinXTest_b_to_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid200_fpLOut1_uid72_fpArcsinXTest(MUX,199)@4
    vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_s <= vCount_uid196_fpLOut1_uid72_fpArcsinXTest_q;
    vStagei_uid200_fpLOut1_uid72_fpArcsinXTest: PROCESS (vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_s, en, ld_l_uid71_fpArcsinXTest_b_to_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_c_q, cStage_uid199_fpLOut1_uid72_fpArcsinXTest_q)
    BEGIN
            CASE vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_s IS
                  WHEN "0" => vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_q <= ld_l_uid71_fpArcsinXTest_b_to_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_c_q;
                  WHEN "1" => vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_q <= cStage_uid199_fpLOut1_uid72_fpArcsinXTest_q;
                  WHEN OTHERS => vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid202_fpLOut1_uid72_fpArcsinXTest(BITSELECT,201)@4
    rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_q;
    rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_b <= rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_in(78 downto 47);

	--reg_rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_1(REG,749)@4
    reg_rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_1_q <= rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid203_fpLOut1_uid72_fpArcsinXTest(LOGICAL,202)@5
    vCount_uid203_fpLOut1_uid72_fpArcsinXTest_a <= reg_rVStage_uid202_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_1_q;
    vCount_uid203_fpLOut1_uid72_fpArcsinXTest_b <= zs_uid201_fpLOut1_uid72_fpArcsinXTest_q;
    vCount_uid203_fpLOut1_uid72_fpArcsinXTest_q <= "1" when vCount_uid203_fpLOut1_uid72_fpArcsinXTest_a = vCount_uid203_fpLOut1_uid72_fpArcsinXTest_b else "0";

	--reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5(REG,761)@5
    reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5_q <= vCount_uid203_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_f(DELAY,1114)@6
    ld_reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5_q, xout => ld_reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid205_fpLOut1_uid72_fpArcsinXTest(BITSELECT,204)@4
    vStage_uid205_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_q(46 downto 0);
    vStage_uid205_fpLOut1_uid72_fpArcsinXTest_b <= vStage_uid205_fpLOut1_uid72_fpArcsinXTest_in(46 downto 0);

	--cStage_uid206_fpLOut1_uid72_fpArcsinXTest(BITJOIN,205)@4
    cStage_uid206_fpLOut1_uid72_fpArcsinXTest_q <= vStage_uid205_fpLOut1_uid72_fpArcsinXTest_b & zs_uid201_fpLOut1_uid72_fpArcsinXTest_q;

	--reg_cStage_uid206_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_3(REG,751)@4
    reg_cStage_uid206_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid206_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid206_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_3_q <= cStage_uid206_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_2(REG,750)@4
    reg_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_2_q <= vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid207_fpLOut1_uid72_fpArcsinXTest(MUX,206)@5
    vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_s <= vCount_uid203_fpLOut1_uid72_fpArcsinXTest_q;
    vStagei_uid207_fpLOut1_uid72_fpArcsinXTest: PROCESS (vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_s, en, reg_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_2_q, reg_cStage_uid206_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_3_q)
    BEGIN
            CASE vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_s IS
                  WHEN "0" => vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_q <= reg_vStagei_uid200_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_2_q;
                  WHEN "1" => vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_q <= reg_cStage_uid206_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_3_q;
                  WHEN OTHERS => vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid209_fpLOut1_uid72_fpArcsinXTest(BITSELECT,208)@5
    rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_q;
    rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_b <= rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_in(78 downto 63);

	--reg_rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_1(REG,752)@5
    reg_rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_1_q <= rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid210_fpLOut1_uid72_fpArcsinXTest(LOGICAL,209)@6
    vCount_uid210_fpLOut1_uid72_fpArcsinXTest_a <= reg_rVStage_uid209_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_1_q;
    vCount_uid210_fpLOut1_uid72_fpArcsinXTest_b <= leftShiftStage0Idx2Pad16_uid123_fxpX_uid48_fpArcsinXTest_q;
    vCount_uid210_fpLOut1_uid72_fpArcsinXTest_q <= "1" when vCount_uid210_fpLOut1_uid72_fpArcsinXTest_a = vCount_uid210_fpLOut1_uid72_fpArcsinXTest_b else "0";

	--ld_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_q_to_reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4_a(DELAY,1711)@6
    ld_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_q_to_reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid210_fpLOut1_uid72_fpArcsinXTest_q, xout => ld_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_q_to_reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4(REG,760)@7
    reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4_q <= ld_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_q_to_reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4_a_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid212_fpLOut1_uid72_fpArcsinXTest(BITSELECT,211)@5
    vStage_uid212_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_q(62 downto 0);
    vStage_uid212_fpLOut1_uid72_fpArcsinXTest_b <= vStage_uid212_fpLOut1_uid72_fpArcsinXTest_in(62 downto 0);

	--cStage_uid213_fpLOut1_uid72_fpArcsinXTest(BITJOIN,212)@5
    cStage_uid213_fpLOut1_uid72_fpArcsinXTest_q <= vStage_uid212_fpLOut1_uid72_fpArcsinXTest_b & leftShiftStage0Idx2Pad16_uid123_fxpX_uid48_fpArcsinXTest_q;

	--reg_cStage_uid213_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_3(REG,754)@5
    reg_cStage_uid213_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid213_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid213_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_3_q <= cStage_uid213_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_2(REG,753)@5
    reg_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_2_q <= vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid214_fpLOut1_uid72_fpArcsinXTest(MUX,213)@6
    vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_s <= vCount_uid210_fpLOut1_uid72_fpArcsinXTest_q;
    vStagei_uid214_fpLOut1_uid72_fpArcsinXTest: PROCESS (vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_s, en, reg_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_2_q, reg_cStage_uid213_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_3_q)
    BEGIN
            CASE vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_s IS
                  WHEN "0" => vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_q <= reg_vStagei_uid207_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_2_q;
                  WHEN "1" => vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_q <= reg_cStage_uid213_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_3_q;
                  WHEN OTHERS => vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid216_fpLOut1_uid72_fpArcsinXTest(BITSELECT,215)@6
    rVStage_uid216_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_q;
    rVStage_uid216_fpLOut1_uid72_fpArcsinXTest_b <= rVStage_uid216_fpLOut1_uid72_fpArcsinXTest_in(78 downto 71);

	--vCount_uid217_fpLOut1_uid72_fpArcsinXTest(LOGICAL,216)@6
    vCount_uid217_fpLOut1_uid72_fpArcsinXTest_a <= rVStage_uid216_fpLOut1_uid72_fpArcsinXTest_b;
    vCount_uid217_fpLOut1_uid72_fpArcsinXTest_b <= leftShiftStage0Idx1Pad8_uid120_fxpX_uid48_fpArcsinXTest_q;
    vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q_i <= "1" when vCount_uid217_fpLOut1_uid72_fpArcsinXTest_a = vCount_uid217_fpLOut1_uid72_fpArcsinXTest_b else "0";
    vCount_uid217_fpLOut1_uid72_fpArcsinXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q, xin => vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_d(DELAY,1112)@7
    ld_vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q, xout => ld_vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid219_fpLOut1_uid72_fpArcsinXTest(BITSELECT,218)@6
    vStage_uid219_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_q(70 downto 0);
    vStage_uid219_fpLOut1_uid72_fpArcsinXTest_b <= vStage_uid219_fpLOut1_uid72_fpArcsinXTest_in(70 downto 0);

	--cStage_uid220_fpLOut1_uid72_fpArcsinXTest(BITJOIN,219)@6
    cStage_uid220_fpLOut1_uid72_fpArcsinXTest_q <= vStage_uid219_fpLOut1_uid72_fpArcsinXTest_b & leftShiftStage0Idx1Pad8_uid120_fxpX_uid48_fpArcsinXTest_q;

	--reg_cStage_uid220_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_3(REG,756)@6
    reg_cStage_uid220_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid220_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid220_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_3_q <= cStage_uid220_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_2(REG,755)@6
    reg_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_2_q <= vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid221_fpLOut1_uid72_fpArcsinXTest(MUX,220)@7
    vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_s <= vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q;
    vStagei_uid221_fpLOut1_uid72_fpArcsinXTest: PROCESS (vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_s, en, reg_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_2_q, reg_cStage_uid220_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_3_q)
    BEGIN
            CASE vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_s IS
                  WHEN "0" => vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_q <= reg_vStagei_uid214_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_2_q;
                  WHEN "1" => vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_q <= reg_cStage_uid220_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_3_q;
                  WHEN OTHERS => vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid223_fpLOut1_uid72_fpArcsinXTest(BITSELECT,222)@7
    rVStage_uid223_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_q;
    rVStage_uid223_fpLOut1_uid72_fpArcsinXTest_b <= rVStage_uid223_fpLOut1_uid72_fpArcsinXTest_in(78 downto 75);

	--vCount_uid224_fpLOut1_uid72_fpArcsinXTest(LOGICAL,223)@7
    vCount_uid224_fpLOut1_uid72_fpArcsinXTest_a <= rVStage_uid223_fpLOut1_uid72_fpArcsinXTest_b;
    vCount_uid224_fpLOut1_uid72_fpArcsinXTest_b <= leftShiftStage1Idx2Pad4_uid134_fxpX_uid48_fpArcsinXTest_q;
    vCount_uid224_fpLOut1_uid72_fpArcsinXTest_q <= "1" when vCount_uid224_fpLOut1_uid72_fpArcsinXTest_a = vCount_uid224_fpLOut1_uid72_fpArcsinXTest_b else "0";

	--reg_vCount_uid224_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_2(REG,759)@7
    reg_vCount_uid224_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid224_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid224_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_2_q <= vCount_uid224_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid226_fpLOut1_uid72_fpArcsinXTest(BITSELECT,225)@7
    vStage_uid226_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_q(74 downto 0);
    vStage_uid226_fpLOut1_uid72_fpArcsinXTest_b <= vStage_uid226_fpLOut1_uid72_fpArcsinXTest_in(74 downto 0);

	--cStage_uid227_fpLOut1_uid72_fpArcsinXTest(BITJOIN,226)@7
    cStage_uid227_fpLOut1_uid72_fpArcsinXTest_q <= vStage_uid226_fpLOut1_uid72_fpArcsinXTest_b & leftShiftStage1Idx2Pad4_uid134_fxpX_uid48_fpArcsinXTest_q;

	--vStagei_uid228_fpLOut1_uid72_fpArcsinXTest(MUX,227)@7
    vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_s <= vCount_uid224_fpLOut1_uid72_fpArcsinXTest_q;
    vStagei_uid228_fpLOut1_uid72_fpArcsinXTest: PROCESS (vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_s, en, vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_q, cStage_uid227_fpLOut1_uid72_fpArcsinXTest_q)
    BEGIN
            CASE vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_s IS
                  WHEN "0" => vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_q <= vStagei_uid221_fpLOut1_uid72_fpArcsinXTest_q;
                  WHEN "1" => vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_q <= cStage_uid227_fpLOut1_uid72_fpArcsinXTest_q;
                  WHEN OTHERS => vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid230_fpLOut1_uid72_fpArcsinXTest(BITSELECT,229)@7
    rVStage_uid230_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_q;
    rVStage_uid230_fpLOut1_uid72_fpArcsinXTest_b <= rVStage_uid230_fpLOut1_uid72_fpArcsinXTest_in(78 downto 77);

	--vCount_uid231_fpLOut1_uid72_fpArcsinXTest(LOGICAL,230)@7
    vCount_uid231_fpLOut1_uid72_fpArcsinXTest_a <= rVStage_uid230_fpLOut1_uid72_fpArcsinXTest_b;
    vCount_uid231_fpLOut1_uid72_fpArcsinXTest_b <= z2_uid84_fpArcsinXTest_q;
    vCount_uid231_fpLOut1_uid72_fpArcsinXTest_q_i <= "1" when vCount_uid231_fpLOut1_uid72_fpArcsinXTest_a = vCount_uid231_fpLOut1_uid72_fpArcsinXTest_b else "0";
    vCount_uid231_fpLOut1_uid72_fpArcsinXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid231_fpLOut1_uid72_fpArcsinXTest_q, xin => vCount_uid231_fpLOut1_uid72_fpArcsinXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--vStage_uid233_fpLOut1_uid72_fpArcsinXTest(BITSELECT,232)@7
    vStage_uid233_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_q(76 downto 0);
    vStage_uid233_fpLOut1_uid72_fpArcsinXTest_b <= vStage_uid233_fpLOut1_uid72_fpArcsinXTest_in(76 downto 0);

	--cStage_uid234_fpLOut1_uid72_fpArcsinXTest(BITJOIN,233)@7
    cStage_uid234_fpLOut1_uid72_fpArcsinXTest_q <= vStage_uid233_fpLOut1_uid72_fpArcsinXTest_b & z2_uid84_fpArcsinXTest_q;

	--reg_cStage_uid234_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_3(REG,758)@7
    reg_cStage_uid234_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid234_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid234_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_3_q <= cStage_uid234_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_2(REG,757)@7
    reg_vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_2_q <= vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid235_fpLOut1_uid72_fpArcsinXTest(MUX,234)@8
    vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_s <= vCount_uid231_fpLOut1_uid72_fpArcsinXTest_q;
    vStagei_uid235_fpLOut1_uid72_fpArcsinXTest: PROCESS (vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_s, en, reg_vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_2_q, reg_cStage_uid234_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_3_q)
    BEGIN
            CASE vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_s IS
                  WHEN "0" => vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_q <= reg_vStagei_uid228_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_2_q;
                  WHEN "1" => vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_q <= reg_cStage_uid234_fpLOut1_uid72_fpArcsinXTest_0_to_vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_3_q;
                  WHEN OTHERS => vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid237_fpLOut1_uid72_fpArcsinXTest(BITSELECT,236)@8
    rVStage_uid237_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_q;
    rVStage_uid237_fpLOut1_uid72_fpArcsinXTest_b <= rVStage_uid237_fpLOut1_uid72_fpArcsinXTest_in(78 downto 78);

	--vCount_uid238_fpLOut1_uid72_fpArcsinXTest(LOGICAL,237)@8
    vCount_uid238_fpLOut1_uid72_fpArcsinXTest_a <= rVStage_uid237_fpLOut1_uid72_fpArcsinXTest_b;
    vCount_uid238_fpLOut1_uid72_fpArcsinXTest_b <= GND_q;
    vCount_uid238_fpLOut1_uid72_fpArcsinXTest_q <= "1" when vCount_uid238_fpLOut1_uid72_fpArcsinXTest_a = vCount_uid238_fpLOut1_uid72_fpArcsinXTest_b else "0";

	--vCount_uid243_fpLOut1_uid72_fpArcsinXTest(BITJOIN,242)@8
    vCount_uid243_fpLOut1_uid72_fpArcsinXTest_q <= ld_reg_vCount_uid196_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_6_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_g_q & ld_reg_vCount_uid203_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_5_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_f_q & reg_vCount_uid210_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_4_q & ld_vCount_uid217_fpLOut1_uid72_fpArcsinXTest_q_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_d_q & reg_vCount_uid224_fpLOut1_uid72_fpArcsinXTest_0_to_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_2_q & vCount_uid231_fpLOut1_uid72_fpArcsinXTest_q & vCount_uid238_fpLOut1_uid72_fpArcsinXTest_q;

	--ld_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_q_to_vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_c(DELAY,1118)@8
    ld_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_q_to_vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_c : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => vCount_uid243_fpLOut1_uid72_fpArcsinXTest_q, xout => ld_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_q_to_vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest(COMPARE,244)@8
    vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_cin <= GND_q;
    vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_a <= STD_LOGIC_VECTOR("00" & maxCountVal_uid244_fpLOut1_uid72_fpArcsinXTest_q) & '0';
    vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_b <= STD_LOGIC_VECTOR("00" & vCount_uid243_fpLOut1_uid72_fpArcsinXTest_q) & vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_cin(0);
    vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_a) - UNSIGNED(vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_b));
            END IF;
        END IF;
    END PROCESS;
    vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_c(0) <= vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_o(9);


	--vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest(MUX,246)@9
    vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_s <= vCountBig_uid245_fpLOut1_uid72_fpArcsinXTest_c;
    vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest: PROCESS (vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_s, en, ld_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_q_to_vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_c_q, maxCountVal_uid244_fpLOut1_uid72_fpArcsinXTest_q)
    BEGIN
            CASE vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_s IS
                  WHEN "0" => vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_q <= ld_vCount_uid243_fpLOut1_uid72_fpArcsinXTest_q_to_vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_c_q;
                  WHEN "1" => vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_q <= maxCountVal_uid244_fpLOut1_uid72_fpArcsinXTest_q;
                  WHEN OTHERS => vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstBiasM2_uid15_fpArcsinXTest(CONSTANT,14)
    cstBiasM2_uid15_fpArcsinXTest_q <= "01111111101";

	--expL_uid73_fpArcsinXTest(SUB,72)@9
    expL_uid73_fpArcsinXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM2_uid15_fpArcsinXTest_q);
    expL_uid73_fpArcsinXTest_b <= STD_LOGIC_VECTOR("00000" & vCountFinal_uid247_fpLOut1_uid72_fpArcsinXTest_q);
            expL_uid73_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expL_uid73_fpArcsinXTest_a) - UNSIGNED(expL_uid73_fpArcsinXTest_b));
    expL_uid73_fpArcsinXTest_q <= expL_uid73_fpArcsinXTest_o(11 downto 0);


	--expLRange_uid75_fpArcsinXTest(BITSELECT,74)@9
    expLRange_uid75_fpArcsinXTest_in <= expL_uid73_fpArcsinXTest_q(10 downto 0);
    expLRange_uid75_fpArcsinXTest_b <= expLRange_uid75_fpArcsinXTest_in(10 downto 0);

	--vStage_uid240_fpLOut1_uid72_fpArcsinXTest(BITSELECT,239)@8
    vStage_uid240_fpLOut1_uid72_fpArcsinXTest_in <= vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_q(77 downto 0);
    vStage_uid240_fpLOut1_uid72_fpArcsinXTest_b <= vStage_uid240_fpLOut1_uid72_fpArcsinXTest_in(77 downto 0);

	--cStage_uid241_fpLOut1_uid72_fpArcsinXTest(BITJOIN,240)@8
    cStage_uid241_fpLOut1_uid72_fpArcsinXTest_q <= vStage_uid240_fpLOut1_uid72_fpArcsinXTest_b & GND_q;

	--vStagei_uid242_fpLOut1_uid72_fpArcsinXTest(MUX,241)@8
    vStagei_uid242_fpLOut1_uid72_fpArcsinXTest_s <= vCount_uid238_fpLOut1_uid72_fpArcsinXTest_q;
    vStagei_uid242_fpLOut1_uid72_fpArcsinXTest: PROCESS (vStagei_uid242_fpLOut1_uid72_fpArcsinXTest_s, en, vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_q, cStage_uid241_fpLOut1_uid72_fpArcsinXTest_q)
    BEGIN
            CASE vStagei_uid242_fpLOut1_uid72_fpArcsinXTest_s IS
                  WHEN "0" => vStagei_uid242_fpLOut1_uid72_fpArcsinXTest_q <= vStagei_uid235_fpLOut1_uid72_fpArcsinXTest_q;
                  WHEN "1" => vStagei_uid242_fpLOut1_uid72_fpArcsinXTest_q <= cStage_uid241_fpLOut1_uid72_fpArcsinXTest_q;
                  WHEN OTHERS => vStagei_uid242_fpLOut1_uid72_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fpLOutFrac_uid74_fpArcsinXTest(BITSELECT,73)@8
    fpLOutFrac_uid74_fpArcsinXTest_in <= vStagei_uid242_fpLOut1_uid72_fpArcsinXTest_q(77 downto 0);
    fpLOutFrac_uid74_fpArcsinXTest_b <= fpLOutFrac_uid74_fpArcsinXTest_in(77 downto 26);

	--ld_fpLOutFrac_uid74_fpArcsinXTest_b_to_fpL_uid76_fpArcsinXTest_a(DELAY,940)@8
    ld_fpLOutFrac_uid74_fpArcsinXTest_b_to_fpL_uid76_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fpLOutFrac_uid74_fpArcsinXTest_b, xout => ld_fpLOutFrac_uid74_fpArcsinXTest_b_to_fpL_uid76_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--fpL_uid76_fpArcsinXTest(BITJOIN,75)@9
    fpL_uid76_fpArcsinXTest_q <= GND_q & expLRange_uid75_fpArcsinXTest_b & ld_fpLOutFrac_uid74_fpArcsinXTest_b_to_fpL_uid76_fpArcsinXTest_a_q;

	--signX_uid252_sqrtFPL_uid78_fpArcsinXTest(BITSELECT,251)@9
    signX_uid252_sqrtFPL_uid78_fpArcsinXTest_in <= fpL_uid76_fpArcsinXTest_q;
    signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b <= signX_uid252_sqrtFPL_uid78_fpArcsinXTest_in(63 downto 63);

	--reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_2(REG,766)@9
    reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_2_q <= signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expX_uid250_sqrtFPL_uid78_fpArcsinXTest(BITSELECT,249)@9
    expX_uid250_sqrtFPL_uid78_fpArcsinXTest_in <= fpL_uid76_fpArcsinXTest_q(62 downto 0);
    expX_uid250_sqrtFPL_uid78_fpArcsinXTest_b <= expX_uid250_sqrtFPL_uid78_fpArcsinXTest_in(62 downto 52);

	--reg_expX_uid250_sqrtFPL_uid78_fpArcsinXTest_0_to_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_1(REG,763)@9
    reg_expX_uid250_sqrtFPL_uid78_fpArcsinXTest_0_to_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expX_uid250_sqrtFPL_uid78_fpArcsinXTest_0_to_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expX_uid250_sqrtFPL_uid78_fpArcsinXTest_0_to_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_1_q <= expX_uid250_sqrtFPL_uid78_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,256)@10
    expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_a <= reg_expX_uid250_sqrtFPL_uid78_fpArcsinXTest_0_to_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_1_q;
    expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_b <= cstAllZWE_uid12_fpArcsinXTest_q;
    expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_q <= "1" when expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_a = expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_b else "0";

	--negZero_uid300_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,299)@10
    negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_a <= expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_q;
    negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_b <= reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_2_q;
    negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_i <= negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_a and negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_b;
    negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q, xin => negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_inputreg(DELAY,1921)
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q, xout => ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt(COUNTER,1923)
    -- every=1, low=0, high=23, step=1, init=1
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_i = 22 THEN
                      ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_i <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_i - 23;
                    ELSE
                        ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_i <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_i,5));


	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdreg(REG,1924)
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdreg_q <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux(MUX,1925)
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux_s <= en;
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux: PROCESS (ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux_s, ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdreg_q, ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux_q <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdreg_q;
                  WHEN "1" => ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux_q <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem(DUALMEM,1922)
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_ia <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_inputreg_q;
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_aa <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdreg_q;
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_ab <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_rdmux_q;
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 24,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 24,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_iq,
        address_a => ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_aa,
        data_a => ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_ia
    );
    ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_reset0 <= areset;
        ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_q <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_iq(0 downto 0);

	--ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_nor(LOGICAL,1918)
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_nor_b <= ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q;
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_nor_q <= not (ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_nor_a or ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_nor_b);

	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_mem_top(CONSTANT,1901)
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_mem_top_q <= "010110";

	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmp(LOGICAL,1902)
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmp_a <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_mem_top_q;
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_q);
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmp_q <= "1" when ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmp_a = ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmp_b else "0";

	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmpReg(REG,1903)
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmpReg_q <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena(REG,1919)
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_nor_q = "1") THEN
                ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd(LOGICAL,1920)
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_a <= ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q;
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_b <= en;
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_q <= ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_a and ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_b;

	--expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest(ADD,272)@10
    expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_a <= STD_LOGIC_VECTOR("0" & reg_expX_uid250_sqrtFPL_uid78_fpArcsinXTest_0_to_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_1_q);
    expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_b <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid14_fpArcsinXTest_q);
            expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_a) + UNSIGNED(expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_b));
    expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_q <= expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_o(11 downto 0);


	--expROdd_uid274_sqrtFPL_uid78_fpArcsinXTest(BITSELECT,273)@10
    expROdd_uid274_sqrtFPL_uid78_fpArcsinXTest_in <= expOddSig_uid273_sqrtFPL_uid78_fpArcsinXTest_q;
    expROdd_uid274_sqrtFPL_uid78_fpArcsinXTest_b <= expROdd_uid274_sqrtFPL_uid78_fpArcsinXTest_in(11 downto 1);

	--expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest(ADD,269)@10
    expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_a <= STD_LOGIC_VECTOR("0" & reg_expX_uid250_sqrtFPL_uid78_fpArcsinXTest_0_to_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_1_q);
    expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_b <= STD_LOGIC_VECTOR("0" & cstBias_uid13_fpArcsinXTest_q);
            expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_a) + UNSIGNED(expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_b));
    expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_q <= expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_o(11 downto 0);


	--expREven_uid271_sqrtFPL_uid78_fpArcsinXTest(BITSELECT,270)@10
    expREven_uid271_sqrtFPL_uid78_fpArcsinXTest_in <= expEvenSig_uid270_sqrtFPL_uid78_fpArcsinXTest_q;
    expREven_uid271_sqrtFPL_uid78_fpArcsinXTest_b <= expREven_uid271_sqrtFPL_uid78_fpArcsinXTest_in(11 downto 1);

	--expX0_uid275_sqrtFPL_uid78_fpArcsinXTest(BITSELECT,274)@9
    expX0_uid275_sqrtFPL_uid78_fpArcsinXTest_in <= expX_uid250_sqrtFPL_uid78_fpArcsinXTest_b(0 downto 0);
    expX0_uid275_sqrtFPL_uid78_fpArcsinXTest_b <= expX0_uid275_sqrtFPL_uid78_fpArcsinXTest_in(0 downto 0);

	--expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,275)@9
    expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_a <= expX0_uid275_sqrtFPL_uid78_fpArcsinXTest_b;
    expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_q <= not expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_a;

	--reg_expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_0_to_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_1(REG,814)@9
    reg_expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_0_to_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_0_to_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_0_to_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_1_q <= expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest(MUX,276)@10
    expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_s <= reg_expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_0_to_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_1_q;
    expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_s IS
                      WHEN "0" => expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q <= expREven_uid271_sqrtFPL_uid78_fpArcsinXTest_b;
                      WHEN "1" => expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q <= expROdd_uid274_sqrtFPL_uid78_fpArcsinXTest_b;
                      WHEN OTHERS => expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q_to_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_d(DELAY,1167)@11
    ld_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q_to_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_d : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q, xout => ld_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q_to_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b_to_minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_b(DELAY,1154)@9
    ld_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b_to_minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b, xout => ld_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b_to_minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_fracSelIn_uid290_sqrtFPL_uid78_fpArcsinXTest_1(REG,769)@10
    reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_fracSelIn_uid290_sqrtFPL_uid78_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_fracSelIn_uid290_sqrtFPL_uid78_fpArcsinXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_fracSelIn_uid290_sqrtFPL_uid78_fpArcsinXTest_1_q <= ld_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b_to_minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_b_q;
            END IF;
        END IF;
    END PROCESS;


	--fracX_uid251_sqrtFPL_uid78_fpArcsinXTest(BITSELECT,250)@9
    fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_in <= fpL_uid76_fpArcsinXTest_q(51 downto 0);
    fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b <= fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_in(51 downto 0);

	--reg_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_0_to_fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_1(REG,765)@9
    reg_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_0_to_fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_0_to_fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_0_to_fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_1_q <= fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,260)@10
    fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_a <= reg_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_0_to_fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_1_q;
    fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_b <= cstAllZWF_uid10_fpArcsinXTest_q;
    fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_q <= "1" when fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_a = fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_b else "0";

	--InvFracXIsZero_uid263_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,262)@10
    InvFracXIsZero_uid263_sqrtFPL_uid78_fpArcsinXTest_a <= fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_q;
    InvFracXIsZero_uid263_sqrtFPL_uid78_fpArcsinXTest_q <= not InvFracXIsZero_uid263_sqrtFPL_uid78_fpArcsinXTest_a;

	--expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,258)@10
    expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest_a <= reg_expX_uid250_sqrtFPL_uid78_fpArcsinXTest_0_to_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_1_q;
    expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest_b <= cstAllOWE_uid9_fpArcsinXTest_q;
    expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest_q <= "1" when expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest_a = expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest_b else "0";

	--exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,263)@10
    exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_a <= expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest_q;
    exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_b <= InvFracXIsZero_uid263_sqrtFPL_uid78_fpArcsinXTest_q;
    exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_q <= exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_a and exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_b;

	--InvExc_N_uid265_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,264)@10
    InvExc_N_uid265_sqrtFPL_uid78_fpArcsinXTest_a <= exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_q;
    InvExc_N_uid265_sqrtFPL_uid78_fpArcsinXTest_q <= not InvExc_N_uid265_sqrtFPL_uid78_fpArcsinXTest_a;

	--exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,261)@10
    exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_a <= expXIsMax_uid259_sqrtFPL_uid78_fpArcsinXTest_q;
    exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_b <= fracXIsZero_uid261_sqrtFPL_uid78_fpArcsinXTest_q;
    exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_q <= exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_a and exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_b;

	--InvExc_I_uid266_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,265)@10
    InvExc_I_uid266_sqrtFPL_uid78_fpArcsinXTest_a <= exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_q;
    InvExc_I_uid266_sqrtFPL_uid78_fpArcsinXTest_q <= not InvExc_I_uid266_sqrtFPL_uid78_fpArcsinXTest_a;

	--InvExpXIsZero_uid267_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,266)@10
    InvExpXIsZero_uid267_sqrtFPL_uid78_fpArcsinXTest_a <= expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_q;
    InvExpXIsZero_uid267_sqrtFPL_uid78_fpArcsinXTest_q <= not InvExpXIsZero_uid267_sqrtFPL_uid78_fpArcsinXTest_a;

	--exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,267)@10
    exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_a <= InvExpXIsZero_uid267_sqrtFPL_uid78_fpArcsinXTest_q;
    exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_b <= InvExc_I_uid266_sqrtFPL_uid78_fpArcsinXTest_q;
    exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_c <= InvExc_N_uid265_sqrtFPL_uid78_fpArcsinXTest_q;
    exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_q <= exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_a and exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_b and exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_c;

	--minReg_uid286_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,285)@10
    minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_a <= exc_R_uid268_sqrtFPL_uid78_fpArcsinXTest_q;
    minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_b <= ld_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b_to_minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_b_q;
    minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_q_i <= minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_a and minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_b;
    minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_q, xin => minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--minInf_uid287_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,286)@10
    minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_a <= exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_q;
    minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_b <= reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_2_q;
    minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_q_i <= minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_a and minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_b;
    minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_q, xin => minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_0_to_excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_1(REG,767)@10
    reg_exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_0_to_excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_0_to_excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_0_to_excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_1_q <= exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,287)@11
    excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_a <= reg_exc_N_uid264_sqrtFPL_uid78_fpArcsinXTest_0_to_excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_1_q;
    excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_b <= minInf_uid287_sqrtFPL_uid78_fpArcsinXTest_q;
    excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_c <= minReg_uid286_sqrtFPL_uid78_fpArcsinXTest_q;
    excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_q <= excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_a or excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_b or excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_c;

	--InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,283)@9
    InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest_a <= signX_uid252_sqrtFPL_uid78_fpArcsinXTest_b;
    InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest_q_i <= not InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest_a;
    InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest_q, xin => InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest_q_i, clk => clk, aclr => areset);

	--inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest(LOGICAL,284)@10
    inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_a <= exc_I_uid262_sqrtFPL_uid78_fpArcsinXTest_q;
    inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_b <= InvSignX_uid284_sqrtFPL_uid78_fpArcsinXTest_q;
    inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_q_i <= inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_a and inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_b;
    inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_q, xin => inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_0_to_join_uid289_sqrtFPL_uid78_fpArcsinXTest_0(REG,768)@10
    reg_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_0_to_join_uid289_sqrtFPL_uid78_fpArcsinXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_0_to_join_uid289_sqrtFPL_uid78_fpArcsinXTest_0_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_0_to_join_uid289_sqrtFPL_uid78_fpArcsinXTest_0_q <= expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--join_uid289_sqrtFPL_uid78_fpArcsinXTest(BITJOIN,288)@11
    join_uid289_sqrtFPL_uid78_fpArcsinXTest_q <= excRNaN_uid288_sqrtFPL_uid78_fpArcsinXTest_q & inInfAndNotNeg_uid285_sqrtFPL_uid78_fpArcsinXTest_q & reg_expXIsZero_uid257_sqrtFPL_uid78_fpArcsinXTest_0_to_join_uid289_sqrtFPL_uid78_fpArcsinXTest_0_q;

	--fracSelIn_uid290_sqrtFPL_uid78_fpArcsinXTest(BITJOIN,289)@11
    fracSelIn_uid290_sqrtFPL_uid78_fpArcsinXTest_q <= reg_signX_uid252_sqrtFPL_uid78_fpArcsinXTest_0_to_fracSelIn_uid290_sqrtFPL_uid78_fpArcsinXTest_1_q & join_uid289_sqrtFPL_uid78_fpArcsinXTest_q;

	--fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest(LOOKUP,290)@11
    fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "01";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (fracSelIn_uid290_sqrtFPL_uid78_fpArcsinXTest_q) IS
                WHEN "0000" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "01";
                WHEN "0001" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "00";
                WHEN "0010" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "10";
                WHEN "0011" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "00";
                WHEN "0100" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "11";
                WHEN "0101" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "00";
                WHEN "0110" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "10";
                WHEN "0111" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "00";
                WHEN "1000" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "11";
                WHEN "1001" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "00";
                WHEN "1010" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "11";
                WHEN "1011" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "11";
                WHEN "1100" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "11";
                WHEN "1101" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "11";
                WHEN "1110" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "11";
                WHEN "1111" =>  fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= "11";
                WHEN OTHERS =>
                    fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest(MUX,294)@12
    expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_s <= fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q;
    expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest: PROCESS (expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_s, en, cstAllZWE_uid12_fpArcsinXTest_q, ld_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q_to_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_d_q, cstAllOWE_uid9_fpArcsinXTest_q, cstAllOWE_uid9_fpArcsinXTest_q)
    BEGIN
            CASE expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_s IS
                  WHEN "00" => expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q <= cstAllZWE_uid12_fpArcsinXTest_q;
                  WHEN "01" => expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q <= ld_expRMux_uid277_sqrtFPL_uid78_fpArcsinXTest_q_to_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_d_q;
                  WHEN "10" => expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q <= cstAllOWE_uid9_fpArcsinXTest_q;
                  WHEN "11" => expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q <= cstAllOWE_uid9_fpArcsinXTest_q;
                  WHEN OTHERS => expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_inputreg(DELAY,1908)
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q, xout => ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt(COUNTER,1897)
    -- every=1, low=0, high=22, step=1, init=1
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_i = 21 THEN
                      ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_i <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_i - 22;
                    ELSE
                        ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_i <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_i,5));


	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdreg(REG,1898)
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdreg_q <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux(MUX,1899)
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_s <= en;
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux: PROCESS (ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_s, ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdreg_q, ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_q <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_q <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem(DUALMEM,1909)
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ia <= ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_inputreg_q;
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_aa <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdreg_q;
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ab <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_q;
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_iq,
        address_a => ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_aa,
        data_a => ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ia
    );
    ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_reset0 <= areset;
        ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_q <= ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_iq(10 downto 0);

	--cstNaNWF_uid11_fpArcsinXTest(CONSTANT,10)
    cstNaNWF_uid11_fpArcsinXTest_q <= "0000000000000000000000000000000000000000000000000001";

	--fracXAddr_uid279_sqrtFPL_uid78_fpArcsinXTest(BITSELECT,278)@9
    fracXAddr_uid279_sqrtFPL_uid78_fpArcsinXTest_in <= fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b;
    fracXAddr_uid279_sqrtFPL_uid78_fpArcsinXTest_b <= fracXAddr_uid279_sqrtFPL_uid78_fpArcsinXTest_in(51 downto 45);

	--addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest(BITJOIN,279)@9
    addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q <= expOddSelect_uid276_sqrtFPL_uid78_fpArcsinXTest_q & fracXAddr_uid279_sqrtFPL_uid78_fpArcsinXTest_b;

	--reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC5_uid437_sqrtTableGenerator_lutmem_0(REG,774)@9
    reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC5_uid437_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC5_uid437_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC5_uid437_sqrtTableGenerator_lutmem_0_q <= addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid437_sqrtTableGenerator_lutmem(DUALMEM,666)@10
    memoryC5_uid437_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC5_uid437_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC5_uid437_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC5_uid437_sqrtTableGenerator_lutmem_0_q;
    memoryC5_uid437_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 17,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC5_uid437_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid437_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid437_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid437_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC5_uid437_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC5_uid437_sqrtTableGenerator_lutmem_ia
    );
    memoryC5_uid437_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC5_uid437_sqrtTableGenerator_lutmem_q <= memoryC5_uid437_sqrtTableGenerator_lutmem_iq(16 downto 0);

	--reg_memoryC5_uid437_sqrtTableGenerator_lutmem_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_1(REG,776)@12
    reg_memoryC5_uid437_sqrtTableGenerator_lutmem_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid437_sqrtTableGenerator_lutmem_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid437_sqrtTableGenerator_lutmem_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_1_q <= memoryC5_uid437_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b_to_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_a_inputreg(DELAY,1894)
    ld_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b_to_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b, xout => ld_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b_to_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b_to_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_a(DELAY,1148)@9
    ld_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b_to_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 2 )
    PORT MAP ( xin => ld_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b_to_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_a_inputreg_q, xout => ld_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b_to_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest(BITSELECT,280)@12
    FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_in <= ld_fracX_uid251_sqrtFPL_uid78_fpArcsinXTest_b_to_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_a_q(44 downto 0);
    FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b <= FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_in(44 downto 0);

	--yT1_uid439_sqrtPolynomialEvaluator(BITSELECT,438)@12
    yT1_uid439_sqrtPolynomialEvaluator_in <= FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b;
    yT1_uid439_sqrtPolynomialEvaluator_b <= yT1_uid439_sqrtPolynomialEvaluator_in(44 downto 28);

	--reg_yT1_uid439_sqrtPolynomialEvaluator_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_0(REG,775)@12
    reg_yT1_uid439_sqrtPolynomialEvaluator_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid439_sqrtPolynomialEvaluator_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid439_sqrtPolynomialEvaluator_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_0_q <= yT1_uid439_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator(MULT,535)@13
    prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_a),18)) * SIGNED(prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_b);
    prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_a <= reg_yT1_uid439_sqrtPolynomialEvaluator_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_0_q;
                prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_b <= reg_memoryC5_uid437_sqrtTableGenerator_lutmem_0_to_prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_1_q;
                prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_pr,34));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_q <= prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid537_pT1_uid440_sqrtPolynomialEvaluator(BITSELECT,536)@16
    prodXYTruncFR_uid537_pT1_uid440_sqrtPolynomialEvaluator_in <= prodXY_uid536_pT1_uid440_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid537_pT1_uid440_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid537_pT1_uid440_sqrtPolynomialEvaluator_in(33 downto 16);

	--highBBits_uid442_sqrtPolynomialEvaluator(BITSELECT,441)@16
    highBBits_uid442_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid537_pT1_uid440_sqrtPolynomialEvaluator_b;
    highBBits_uid442_sqrtPolynomialEvaluator_b <= highBBits_uid442_sqrtPolynomialEvaluator_in(17 downto 1);

	--ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC4_uid435_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid435_sqrtTableGenerator_lutmem_a(DELAY,1597)@10
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC4_uid435_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid435_sqrtTableGenerator_lutmem_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC5_uid437_sqrtTableGenerator_lutmem_0_q, xout => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC4_uid435_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid435_sqrtTableGenerator_lutmem_a_q, ena => en(0), clk => clk, aclr => areset );

	--memoryC4_uid435_sqrtTableGenerator_lutmem(DUALMEM,665)@13
    memoryC4_uid435_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC4_uid435_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC4_uid435_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC4_uid435_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid435_sqrtTableGenerator_lutmem_a_q;
    memoryC4_uid435_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 24,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 24,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC4_uid435_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid435_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid435_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid435_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC4_uid435_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC4_uid435_sqrtTableGenerator_lutmem_ia
    );
    memoryC4_uid435_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC4_uid435_sqrtTableGenerator_lutmem_q <= memoryC4_uid435_sqrtTableGenerator_lutmem_iq(23 downto 0);

	--reg_memoryC4_uid435_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid443_sqrtPolynomialEvaluator_0(REG,778)@15
    reg_memoryC4_uid435_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid443_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid435_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid443_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid435_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid443_sqrtPolynomialEvaluator_0_q <= memoryC4_uid435_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid443_sqrtPolynomialEvaluator(ADD,442)@16
    sumAHighB_uid443_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((24 downto 24 => reg_memoryC4_uid435_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid443_sqrtPolynomialEvaluator_0_q(23)) & reg_memoryC4_uid435_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid443_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid443_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((24 downto 17 => highBBits_uid442_sqrtPolynomialEvaluator_b(16)) & highBBits_uid442_sqrtPolynomialEvaluator_b);
            sumAHighB_uid443_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid443_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid443_sqrtPolynomialEvaluator_b));
    sumAHighB_uid443_sqrtPolynomialEvaluator_q <= sumAHighB_uid443_sqrtPolynomialEvaluator_o(24 downto 0);


	--lowRangeB_uid441_sqrtPolynomialEvaluator(BITSELECT,440)@16
    lowRangeB_uid441_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid537_pT1_uid440_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid441_sqrtPolynomialEvaluator_b <= lowRangeB_uid441_sqrtPolynomialEvaluator_in(0 downto 0);

	--s1_uid441_uid444_sqrtPolynomialEvaluator(BITJOIN,443)@16
    s1_uid441_uid444_sqrtPolynomialEvaluator_q <= sumAHighB_uid443_sqrtPolynomialEvaluator_q & lowRangeB_uid441_sqrtPolynomialEvaluator_b;

	--reg_s1_uid441_uid444_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_1(REG,780)@16
    reg_s1_uid441_uid444_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid441_uid444_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid441_uid444_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_1_q <= s1_uid441_uid444_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_nor(LOGICAL,2263)
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_nor_b <= ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_sticky_ena_q;
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_nor_q <= not (ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_nor_a or ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_nor_b);

	--ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_sticky_ena(REG,2264)
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_nor_q = "1") THEN
                ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_sticky_ena_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_enaAnd(LOGICAL,2265)
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_enaAnd_a <= ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_sticky_ena_q;
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_enaAnd_b <= en;
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_enaAnd_q <= ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_enaAnd_a and ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_enaAnd_b;

	--yT2_uid445_sqrtPolynomialEvaluator(BITSELECT,444)@12
    yT2_uid445_sqrtPolynomialEvaluator_in <= FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b;
    yT2_uid445_sqrtPolynomialEvaluator_b <= yT2_uid445_sqrtPolynomialEvaluator_in(44 downto 21);

	--ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_inputreg(DELAY,2255)
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 24, depth => 1 )
    PORT MAP ( xin => yT2_uid445_sqrtPolynomialEvaluator_b, xout => ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem(DUALMEM,2256)
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_ia <= ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_inputreg_q;
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_aa <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdreg_q;
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_ab <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_q;
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 24,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 24,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_iq,
        address_a => ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_aa,
        data_a => ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_ia
    );
    ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_reset0 <= areset;
        ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_q <= ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_iq(23 downto 0);

	--reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0(REG,779)@16
    reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_q <= ld_yT2_uid445_sqrtPolynomialEvaluator_b_to_reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator(MULT,538)@17
    prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_a),25)) * SIGNED(prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_b);
    prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_a <= reg_yT2_uid445_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_0_q;
                prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_b <= reg_s1_uid441_uid444_sqrtPolynomialEvaluator_0_to_prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_1_q;
                prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_pr,50));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_q <= prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid540_pT2_uid446_sqrtPolynomialEvaluator(BITSELECT,539)@20
    prodXYTruncFR_uid540_pT2_uid446_sqrtPolynomialEvaluator_in <= prodXY_uid539_pT2_uid446_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid540_pT2_uid446_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid540_pT2_uid446_sqrtPolynomialEvaluator_in(49 downto 23);

	--highBBits_uid448_sqrtPolynomialEvaluator(BITSELECT,447)@20
    highBBits_uid448_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid540_pT2_uid446_sqrtPolynomialEvaluator_b;
    highBBits_uid448_sqrtPolynomialEvaluator_b <= highBBits_uid448_sqrtPolynomialEvaluator_in(26 downto 1);

	--ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2172)
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_mem_top(CONSTANT,2103)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_mem_top_q <= "0100";

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmp(LOGICAL,2104)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmp_a <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_mem_top_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q);
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmp_q <= "1" when ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmp_a = ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmp_b else "0";

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmpReg(REG,2105)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmpReg_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2173)
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2174)
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_inputreg(DELAY,2149)
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC5_uid437_sqrtTableGenerator_lutmem_0_q, xout => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt(COUNTER,2099)
    -- every=1, low=0, high=4, step=1, init=1
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i = 3 THEN
                      ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i - 4;
                    ELSE
                        ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i,3));


	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg(REG,2100)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux(MUX,2101)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s, ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q, ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2163)
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC3_uid433_sqrtTableGenerator_lutmem(DUALMEM,664)@17
    memoryC3_uid433_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC3_uid433_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC3_uid433_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC3_uid433_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid433_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC3_uid433_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 33,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 33,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC3_uid433_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid433_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid433_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid433_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC3_uid433_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC3_uid433_sqrtTableGenerator_lutmem_ia
    );
    memoryC3_uid433_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC3_uid433_sqrtTableGenerator_lutmem_q <= memoryC3_uid433_sqrtTableGenerator_lutmem_iq(32 downto 0);

	--reg_memoryC3_uid433_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid449_sqrtPolynomialEvaluator_0(REG,782)@19
    reg_memoryC3_uid433_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid449_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid433_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid449_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid433_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid449_sqrtPolynomialEvaluator_0_q <= memoryC3_uid433_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid449_sqrtPolynomialEvaluator(ADD,448)@20
    sumAHighB_uid449_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((33 downto 33 => reg_memoryC3_uid433_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid449_sqrtPolynomialEvaluator_0_q(32)) & reg_memoryC3_uid433_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid449_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid449_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((33 downto 26 => highBBits_uid448_sqrtPolynomialEvaluator_b(25)) & highBBits_uid448_sqrtPolynomialEvaluator_b);
            sumAHighB_uid449_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid449_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid449_sqrtPolynomialEvaluator_b));
    sumAHighB_uid449_sqrtPolynomialEvaluator_q <= sumAHighB_uid449_sqrtPolynomialEvaluator_o(33 downto 0);


	--lowRangeB_uid447_sqrtPolynomialEvaluator(BITSELECT,446)@20
    lowRangeB_uid447_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid540_pT2_uid446_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid447_sqrtPolynomialEvaluator_b <= lowRangeB_uid447_sqrtPolynomialEvaluator_in(0 downto 0);

	--s2_uid447_uid450_sqrtPolynomialEvaluator(BITJOIN,449)@20
    s2_uid447_uid450_sqrtPolynomialEvaluator_q <= sumAHighB_uid449_sqrtPolynomialEvaluator_q & lowRangeB_uid447_sqrtPolynomialEvaluator_b;

	--reg_s2_uid447_uid450_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_1(REG,784)@20
    reg_s2_uid447_uid450_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s2_uid447_uid450_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s2_uid447_uid450_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_1_q <= s2_uid447_uid450_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_nor(LOGICAL,2276)
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_nor_b <= ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_sticky_ena_q;
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_nor_q <= not (ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_nor_a or ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_nor_b);

	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_mem_top(CONSTANT,2235)
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_mem_top_q <= "0101";

	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmp(LOGICAL,2236)
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmp_a <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_mem_top_q;
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_q);
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmp_q <= "1" when ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmp_a = ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmp_b else "0";

	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmpReg(REG,2237)
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmpReg_q <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_sticky_ena(REG,2277)
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_nor_q = "1") THEN
                ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_sticky_ena_q <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_enaAnd(LOGICAL,2278)
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_enaAnd_a <= ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_sticky_ena_q;
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_enaAnd_b <= en;
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_enaAnd_q <= ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_enaAnd_a and ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_enaAnd_b;

	--yT3_uid451_sqrtPolynomialEvaluator(BITSELECT,450)@12
    yT3_uid451_sqrtPolynomialEvaluator_in <= FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b;
    yT3_uid451_sqrtPolynomialEvaluator_b <= yT3_uid451_sqrtPolynomialEvaluator_in(44 downto 12);

	--ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_inputreg(DELAY,2266)
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 33, depth => 1 )
    PORT MAP ( xin => yT3_uid451_sqrtPolynomialEvaluator_b, xout => ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt(COUNTER,2231)
    -- every=1, low=0, high=5, step=1, init=1
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_i = 4 THEN
                      ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_eq = '1') THEN
                        ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_i <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_i - 5;
                    ELSE
                        ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_i <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_i,3));


	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdreg(REG,2232)
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdreg_q <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux(MUX,2233)
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_s <= en;
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux: PROCESS (ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_s, ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdreg_q, ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_q <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdreg_q;
                  WHEN "1" => ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_q <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem(DUALMEM,2267)
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_ia <= ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_inputreg_q;
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_aa <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdreg_q;
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_ab <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_q;
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 33,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 33,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_iq,
        address_a => ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_aa,
        data_a => ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_ia
    );
    ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_reset0 <= areset;
        ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_q <= ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_iq(32 downto 0);

	--reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0(REG,783)@20
    reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_q <= ld_yT3_uid451_sqrtPolynomialEvaluator_b_to_reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator(MULT,541)@21
    prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_a),34)) * SIGNED(prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_b);
    prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_a <= reg_yT3_uid451_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_0_q;
                prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_b <= reg_s2_uid447_uid450_sqrtPolynomialEvaluator_0_to_prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_1_q;
                prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_pr,68));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_q <= prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid543_pT3_uid452_sqrtPolynomialEvaluator(BITSELECT,542)@24
    prodXYTruncFR_uid543_pT3_uid452_sqrtPolynomialEvaluator_in <= prodXY_uid542_pT3_uid452_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid543_pT3_uid452_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid543_pT3_uid452_sqrtPolynomialEvaluator_in(67 downto 34);

	--highBBits_uid454_sqrtPolynomialEvaluator(BITSELECT,453)@24
    highBBits_uid454_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid543_pT3_uid452_sqrtPolynomialEvaluator_b;
    highBBits_uid454_sqrtPolynomialEvaluator_b <= highBBits_uid454_sqrtPolynomialEvaluator_in(33 downto 1);

	--ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2159)
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_mem_top(CONSTANT,2090)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_mem_top_q <= "01000";

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmp(LOGICAL,2091)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmp_a <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_mem_top_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q);
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmp_q <= "1" when ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmp_a = ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmp_b else "0";

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmpReg(REG,2092)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmpReg_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2160)
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2161)
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt(COUNTER,2086)
    -- every=1, low=0, high=8, step=1, init=1
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i = 7 THEN
                      ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i - 8;
                    ELSE
                        ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i,4));


	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdreg(REG,2087)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux(MUX,2088)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s, ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q, ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2150)
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC2_uid431_sqrtTableGenerator_lutmem(DUALMEM,663)@21
    memoryC2_uid431_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC2_uid431_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC2_uid431_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC2_uid431_sqrtTableGenerator_lutmem_0_q_to_memoryC2_uid431_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC2_uid431_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC2_uid431_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid431_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid431_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid431_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC2_uid431_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC2_uid431_sqrtTableGenerator_lutmem_ia
    );
    memoryC2_uid431_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC2_uid431_sqrtTableGenerator_lutmem_q <= memoryC2_uid431_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid431_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid455_sqrtPolynomialEvaluator_0(REG,786)@23
    reg_memoryC2_uid431_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid455_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid431_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid455_sqrtPolynomialEvaluator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid431_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid455_sqrtPolynomialEvaluator_0_q <= memoryC2_uid431_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid455_sqrtPolynomialEvaluator(ADD,454)@24
    sumAHighB_uid455_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((40 downto 40 => reg_memoryC2_uid431_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid455_sqrtPolynomialEvaluator_0_q(39)) & reg_memoryC2_uid431_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid455_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid455_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((40 downto 33 => highBBits_uid454_sqrtPolynomialEvaluator_b(32)) & highBBits_uid454_sqrtPolynomialEvaluator_b);
            sumAHighB_uid455_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid455_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid455_sqrtPolynomialEvaluator_b));
    sumAHighB_uid455_sqrtPolynomialEvaluator_q <= sumAHighB_uid455_sqrtPolynomialEvaluator_o(40 downto 0);


	--lowRangeB_uid453_sqrtPolynomialEvaluator(BITSELECT,452)@24
    lowRangeB_uid453_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid543_pT3_uid452_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid453_sqrtPolynomialEvaluator_b <= lowRangeB_uid453_sqrtPolynomialEvaluator_in(0 downto 0);

	--s3_uid453_uid456_sqrtPolynomialEvaluator(BITJOIN,455)@24
    s3_uid453_uid456_sqrtPolynomialEvaluator_q <= sumAHighB_uid455_sqrtPolynomialEvaluator_q & lowRangeB_uid453_sqrtPolynomialEvaluator_b;

	--yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator(BITSELECT,550)@24
    yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_in <= s3_uid453_uid456_sqrtPolynomialEvaluator_q;
    yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_b <= yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_in(41 downto 24);

	--reg_yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_9(REG,790)@24
    reg_yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_9_q <= yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_nor(LOGICAL,2031)
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_nor_b <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_nor_q <= not (ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_nor_a or ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_nor_b);

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_mem_top(CONSTANT,1887)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_mem_top_q <= "01001";

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmp(LOGICAL,1888)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmp_a <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_mem_top_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_q);
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmp_q <= "1" when ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmp_a = ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmp_b else "0";

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmpReg(REG,1889)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmpReg_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_sticky_ena(REG,2032)
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_nor_q = "1") THEN
                ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_sticky_ena_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_enaAnd(LOGICAL,2033)
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_enaAnd_a <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_enaAnd_b <= en;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_enaAnd_q <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_enaAnd_a and ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_enaAnd_b;

	--ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_inputreg(DELAY,2021)
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_inputreg : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b, xout => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt(COUNTER,1883)
    -- every=1, low=0, high=9, step=1, init=1
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_i = 8 THEN
                      ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_i - 9;
                    ELSE
                        ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_i,4));


	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg(REG,1884)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux(MUX,1885)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_s <= en;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux: PROCESS (ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_s, ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg_q, ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem(DUALMEM,2022)
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_ia <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_aa <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_ab <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_iq,
        address_a => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_aa,
        data_a => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_ia
    );
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_reset0 <= areset;
        ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_q <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_iq(44 downto 0);

	--yT4_uid457_sqrtPolynomialEvaluator(BITSELECT,456)@24
    yT4_uid457_sqrtPolynomialEvaluator_in <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_replace_mem_q;
    yT4_uid457_sqrtPolynomialEvaluator_b <= yT4_uid457_sqrtPolynomialEvaluator_in(44 downto 5);

	--xBottomBits_uid550_pT4_uid458_sqrtPolynomialEvaluator(BITSELECT,549)@24
    xBottomBits_uid550_pT4_uid458_sqrtPolynomialEvaluator_in <= yT4_uid457_sqrtPolynomialEvaluator_b(12 downto 0);
    xBottomBits_uid550_pT4_uid458_sqrtPolynomialEvaluator_b <= xBottomBits_uid550_pT4_uid458_sqrtPolynomialEvaluator_in(12 downto 0);

	--pad_xBottomBits_uid550_uid553_pT4_uid458_sqrtPolynomialEvaluator(BITJOIN,552)@24
    pad_xBottomBits_uid550_uid553_pT4_uid458_sqrtPolynomialEvaluator_q <= xBottomBits_uid550_pT4_uid458_sqrtPolynomialEvaluator_b & STD_LOGIC_VECTOR((3 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid550_uid553_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_7(REG,789)@24
    reg_pad_xBottomBits_uid550_uid553_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid550_uid553_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid550_uid553_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_7_q <= pad_xBottomBits_uid550_uid553_pT4_uid458_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid549_pT4_uid458_sqrtPolynomialEvaluator(BITSELECT,548)@24
    yBottomBits_uid549_pT4_uid458_sqrtPolynomialEvaluator_in <= s3_uid453_uid456_sqrtPolynomialEvaluator_q(14 downto 0);
    yBottomBits_uid549_pT4_uid458_sqrtPolynomialEvaluator_b <= yBottomBits_uid549_pT4_uid458_sqrtPolynomialEvaluator_in(14 downto 0);

	--spad_yBottomBits_uid549_uid552_pT4_uid458_sqrtPolynomialEvaluator(BITJOIN,551)@24
    spad_yBottomBits_uid549_uid552_pT4_uid458_sqrtPolynomialEvaluator_q <= GND_q & yBottomBits_uid549_pT4_uid458_sqrtPolynomialEvaluator_b;

	--pad_yBottomBits_uid549_uid554_pT4_uid458_sqrtPolynomialEvaluator(BITJOIN,553)@24
    pad_yBottomBits_uid549_uid554_pT4_uid458_sqrtPolynomialEvaluator_q <= spad_yBottomBits_uid549_uid552_pT4_uid458_sqrtPolynomialEvaluator_q & STD_LOGIC_VECTOR((1 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid549_uid554_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_6(REG,788)@24
    reg_pad_yBottomBits_uid549_uid554_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid549_uid554_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid549_uid554_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_6_q <= pad_yBottomBits_uid549_uid554_pT4_uid458_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator(BITSELECT,547)@24
    xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_in <= yT4_uid457_sqrtPolynomialEvaluator_b;
    xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_b <= xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_in(39 downto 22);

	--reg_xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_4(REG,787)@24
    reg_xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_4_q <= xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma(CHAINMULTADD,670)@25
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_a(0),19));
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_a(1),19));
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_p(0) <= multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_l(0) * multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_c(0);
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_p(1) <= multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_l(1) * multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_c(1);
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_w(0) <= RESIZE(multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_p(0),38) + RESIZE(multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_p(1),38);
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_x(0) <= multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_w(0);
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_y(0) <= multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_x(0);
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid548_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_4_q),18);
            multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid550_uid553_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_7_q),18);
            multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid549_uid554_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_6_q),18);
            multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid551_pT4_uid458_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_s(0) <= multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator(BITSELECT,555)@28
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_cma_q;
    multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_b <= multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_in(36 downto 2);

	--highBBits_uid558_pT4_uid458_sqrtPolynomialEvaluator(BITSELECT,557)@28
    highBBits_uid558_pT4_uid458_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_b;
    highBBits_uid558_pT4_uid458_sqrtPolynomialEvaluator_b <= highBBits_uid558_pT4_uid458_sqrtPolynomialEvaluator_in(34 downto 6);

	--yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator(BITSELECT,545)@24
    yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_in <= s3_uid453_uid456_sqrtPolynomialEvaluator_q;
    yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_b <= yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_in(41 downto 15);

	--reg_yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_1(REG,792)@24
    reg_yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_1_q <= yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator(BITSELECT,544)@24
    xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_in <= yT4_uid457_sqrtPolynomialEvaluator_b;
    xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_b <= xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_in(39 downto 13);

	--reg_xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_0(REG,791)@24
    reg_xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_0_q <= xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator(MULT,546)@25
    topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_a),28)) * SIGNED(topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_b);
    topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_a <= (others => '0');
            topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_b <= (others => '0');
            topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_a <= reg_xTop27Bits_uid545_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_0_q;
                topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_b <= reg_yTop27Bits_uid546_pT4_uid458_sqrtPolynomialEvaluator_0_to_topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_1_q;
                topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_q <= topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator(ADD,558)@28
    sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_q(53)) & topProd_uid547_pT4_uid458_sqrtPolynomialEvaluator_q);
    sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid558_pT4_uid458_sqrtPolynomialEvaluator_b(28)) & highBBits_uid558_pT4_uid458_sqrtPolynomialEvaluator_b);
            sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_b));
    sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_q <= sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_o(54 downto 0);


	--lowRangeB_uid557_pT4_uid458_sqrtPolynomialEvaluator(BITSELECT,556)@28
    lowRangeB_uid557_pT4_uid458_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid552_pT4_uid458_sqrtPolynomialEvaluator_b(5 downto 0);
    lowRangeB_uid557_pT4_uid458_sqrtPolynomialEvaluator_b <= lowRangeB_uid557_pT4_uid458_sqrtPolynomialEvaluator_in(5 downto 0);

	--add0_uid557_uid560_pT4_uid458_sqrtPolynomialEvaluator(BITJOIN,559)@28
    add0_uid557_uid560_pT4_uid458_sqrtPolynomialEvaluator_q <= sumAHighB_uid559_pT4_uid458_sqrtPolynomialEvaluator_q & lowRangeB_uid557_pT4_uid458_sqrtPolynomialEvaluator_b;

	--R_uid561_pT4_uid458_sqrtPolynomialEvaluator(BITSELECT,560)@28
    R_uid561_pT4_uid458_sqrtPolynomialEvaluator_in <= add0_uid557_uid560_pT4_uid458_sqrtPolynomialEvaluator_q(59 downto 0);
    R_uid561_pT4_uid458_sqrtPolynomialEvaluator_b <= R_uid561_pT4_uid458_sqrtPolynomialEvaluator_in(59 downto 17);

	--reg_R_uid561_pT4_uid458_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_1(REG,794)@28
    reg_R_uid561_pT4_uid458_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid561_pT4_uid458_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_1_q <= "0000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid561_pT4_uid458_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_1_q <= R_uid561_pT4_uid458_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_nor(LOGICAL,2252)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_nor_b <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_nor_q <= not (ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_nor_a or ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_nor_b);

	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_mem_top(CONSTANT,2209)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_mem_top_q <= "01100";

	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmp(LOGICAL,2210)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmp_a <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_mem_top_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q);
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmp_q <= "1" when ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmp_a = ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmp_b else "0";

	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmpReg(REG,2211)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_sticky_ena(REG,2253)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_nor_q = "1") THEN
                ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_enaAnd(LOGICAL,2254)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_enaAnd_a <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_enaAnd_b <= en;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_enaAnd_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_enaAnd_a and ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_enaAnd_b;

	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_inputreg(DELAY,2242)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q, xout => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt(COUNTER,2205)
    -- every=1, low=0, high=12, step=1, init=1
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i = 11 THEN
                      ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq = '1') THEN
                        ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i - 12;
                    ELSE
                        ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i,4));


	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg(REG,2206)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux(MUX,2207)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s <= en;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux: PROCESS (ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s, ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q, ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q;
                  WHEN "1" => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem(DUALMEM,2243)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_ia <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_inputreg_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_aa <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_ab <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_iq,
        address_a => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_aa,
        data_a => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_ia
    );
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0(REG,770)@24
    reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid429_sqrtTableGenerator_lutmem(DUALMEM,662)@25
    memoryC1_uid429_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC1_uid429_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC1_uid429_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_q;
    memoryC1_uid429_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 9,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC1_uid429_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid429_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid429_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid429_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC1_uid429_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC1_uid429_sqrtTableGenerator_lutmem_ia
    );
    memoryC1_uid429_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC1_uid429_sqrtTableGenerator_lutmem_q <= memoryC1_uid429_sqrtTableGenerator_lutmem_iq(8 downto 0);

	--reg_memoryC1_uid429_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_1(REG,773)@27
    reg_memoryC1_uid429_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid429_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_1_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid429_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_1_q <= memoryC1_uid429_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid428_sqrtTableGenerator_lutmem(DUALMEM,661)@25
    memoryC1_uid428_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC1_uid428_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC1_uid428_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_q;
    memoryC1_uid428_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC1_uid428_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid428_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid428_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid428_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC1_uid428_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC1_uid428_sqrtTableGenerator_lutmem_ia
    );
    memoryC1_uid428_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC1_uid428_sqrtTableGenerator_lutmem_q <= memoryC1_uid428_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid428_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_0(REG,772)@27
    reg_memoryC1_uid428_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid428_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid428_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_0_q <= memoryC1_uid428_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid430_sqrtTableGenerator(BITJOIN,429)@28
    os_uid430_sqrtTableGenerator_q <= reg_memoryC1_uid429_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_1_q & reg_memoryC1_uid428_sqrtTableGenerator_lutmem_0_to_os_uid430_sqrtTableGenerator_0_q;

	--rndBit_uid183_arcsinXO2XPolyEval(CONSTANT,182)
    rndBit_uid183_arcsinXO2XPolyEval_q <= "01";

	--cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator(BITJOIN,459)@28
    cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator_q <= os_uid430_sqrtTableGenerator_q & rndBit_uid183_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_0(REG,793)@28
    reg_cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_0_q <= cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid461_sqrtPolynomialEvaluator(ADD,460)@29
    ts4_uid461_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((51 downto 51 => reg_cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_0_q(50)) & reg_cIncludingRoundingBit_uid460_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_0_q);
    ts4_uid461_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((51 downto 43 => reg_R_uid561_pT4_uid458_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_1_q(42)) & reg_R_uid561_pT4_uid458_sqrtPolynomialEvaluator_0_to_ts4_uid461_sqrtPolynomialEvaluator_1_q);
            ts4_uid461_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid461_sqrtPolynomialEvaluator_a) + SIGNED(ts4_uid461_sqrtPolynomialEvaluator_b));
    ts4_uid461_sqrtPolynomialEvaluator_q <= ts4_uid461_sqrtPolynomialEvaluator_o(51 downto 0);


	--s4_uid462_sqrtPolynomialEvaluator(BITSELECT,461)@29
    s4_uid462_sqrtPolynomialEvaluator_in <= ts4_uid461_sqrtPolynomialEvaluator_q;
    s4_uid462_sqrtPolynomialEvaluator_b <= s4_uid462_sqrtPolynomialEvaluator_in(51 downto 1);

	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1(BITSELECT,674)@29
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_in <= STD_LOGIC_VECTOR((53 downto 51 => s4_uid462_sqrtPolynomialEvaluator_b(50)) & s4_uid462_sqrtPolynomialEvaluator_b);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_b <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_in(53 downto 27);

	--reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_1(REG,800)@29
    reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_1_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_nor(LOGICAL,2185)
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_nor_b <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_nor_q <= not (ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_nor_a or ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_nor_b);

	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_mem_top(CONSTANT,2014)
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_mem_top_q <= "01110";

	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmp(LOGICAL,2015)
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmp_a <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_mem_top_q;
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_q);
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmp_q <= "1" when ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmp_a = ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmp_b else "0";

	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmpReg(REG,2016)
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmpReg_q <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_sticky_ena(REG,2186)
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_nor_q = "1") THEN
                ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_enaAnd(LOGICAL,2187)
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_enaAnd_a <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_enaAnd_b <= en;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_enaAnd_q <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_enaAnd_a and ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_enaAnd_b;

	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt(COUNTER,2010)
    -- every=1, low=0, high=14, step=1, init=1
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_i = 13 THEN
                      ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_eq = '1') THEN
                        ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_i - 14;
                    ELSE
                        ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_i,4));


	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdreg(REG,2011)
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdreg_q <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux(MUX,2012)
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_s <= en;
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux: PROCESS (ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_s, ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdreg_q, ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_s IS
                  WHEN "0" => ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdreg_q;
                  WHEN "1" => ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem(DUALMEM,2176)
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_yT4_uid457_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdreg_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_q;
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq,
        address_a => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa,
        data_a => ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia
    );
    ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0 <= areset;
        ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_q <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq(44 downto 0);

	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1(BITSELECT,672)@29
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_in <= STD_LOGIC_VECTOR("000000000" & ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_q);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_b <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_in(53 downto 27);

	--reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_0(REG,797)@29
    reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_0_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1(MULT,678)@30
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_pr <= signed(resize(UNSIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_a),28)) * SIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_b);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_a <= (others => '0');
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_b <= (others => '0');
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_a <= reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_0_q;
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_b <= reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_1_q;
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_a(DELAY,1631)@33
    ld_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_a : dspba_delay
    GENERIC MAP ( width => 54, depth => 2 )
    PORT MAP ( xin => prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_q, xout => ld_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2(BITSHIFT,682)@35
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_q_int <= ld_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_a_q & "000000000000000000000000000000000000000000000000000000";
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_q_int(107 downto 0);

	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0(BITSELECT,671)@29
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_in <= ld_FracX44dto0_uid281_sqrtFPL_uid78_fpArcsinXTest_b_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_a_replace_mem_q(26 downto 0);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_b <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_in(26 downto 0);

	--reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_0(REG,795)@29
    reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_0_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1(MULT,677)@30
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_pr <= signed(resize(UNSIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_a),28)) * SIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_b);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_a <= (others => '0');
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_b <= (others => '0');
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_a <= reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_0_q;
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_b <= reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_1_q;
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0(BITSELECT,673)@29
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_in <= s4_uid462_sqrtPolynomialEvaluator_b(26 downto 0);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_b <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_in(26 downto 0);

	--reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_1(REG,796)@29
    reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_1_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0(MULT,676)@30
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_pr <= UNSIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_a) * UNSIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_b);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_a <= (others => '0');
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_b <= (others => '0');
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_a <= reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_0_q;
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_b <= reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_1_q;
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_s1 <= STD_LOGIC_VECTOR(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0(ADD,679)@33
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a1_b0_q);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR((56 downto 54 => prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_q(53)) & prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b1_q);
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_a) + SIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_b));
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_o(55 downto 0);


	--ld_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_a(DELAY,1630)@33
    ld_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_a : dspba_delay
    GENERIC MAP ( width => 56, depth => 1 )
    PORT MAP ( xin => prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_q, xout => ld_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1(BITSHIFT,681)@34
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_q_int <= ld_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_a_q & "000000000000000000000000000";
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_q_int(82 downto 0);

	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0(MULT,675)@30
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_pr <= UNSIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_a) * UNSIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_b);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_a <= (others => '0');
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_b <= (others => '0');
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_a <= reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_0_q;
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_b <= reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_1_q;
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_s1 <= STD_LOGIC_VECTOR(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0(BITSHIFT,680)@33
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_q_int <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_a0_b0_q;
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_q_int(53 downto 0);

	--reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_0(REG,801)@33
    reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_0_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_0_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0(ADD,683)@34
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_a <= STD_LOGIC_VECTOR('0' & "000000000000000000000000000000" & reg_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_0_q);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_b <= STD_LOGIC_VECTOR((84 downto 83 => prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_q(82)) & prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_1_q);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_a) + SIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_b));
        END IF;
    END PROCESS;
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_o(83 downto 0);


	--prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0(ADD,684)@35
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_a <= STD_LOGIC_VECTOR((108 downto 84 => prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_q(83)) & prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_0_0_q);
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_b <= STD_LOGIC_VECTOR((108 downto 108 => prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_q(107)) & prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_align_2_q);
            prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_a) + SIGNED(prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_b));
    prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_q <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_o(108 downto 0);


	--prodXYTruncFR_uid563_pT5_uid464_sqrtPolynomialEvaluator(BITSELECT,562)@35
    prodXYTruncFR_uid563_pT5_uid464_sqrtPolynomialEvaluator_in <= prodXY_uid562_pT5_uid464_sqrtPolynomialEvaluator_result_add_1_0_q(95 downto 0);
    prodXYTruncFR_uid563_pT5_uid464_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid563_pT5_uid464_sqrtPolynomialEvaluator_in(95 downto 44);

	--highBBits_uid466_sqrtPolynomialEvaluator(BITSELECT,465)@35
    highBBits_uid466_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid563_pT5_uid464_sqrtPolynomialEvaluator_b;
    highBBits_uid466_sqrtPolynomialEvaluator_b <= highBBits_uid466_sqrtPolynomialEvaluator_in(51 downto 2);

	--reg_highBBits_uid466_sqrtPolynomialEvaluator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_1(REG,809)@35
    reg_highBBits_uid466_sqrtPolynomialEvaluator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid466_sqrtPolynomialEvaluator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highBBits_uid466_sqrtPolynomialEvaluator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_1_q <= highBBits_uid466_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_nor(LOGICAL,2289)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_nor_b <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_nor_q <= not (ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_nor_a or ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_nor_b);

	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_mem_top(CONSTANT,2285)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_mem_top_q <= "010011";

	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmp(LOGICAL,2286)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmp_a <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_mem_top_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux_q);
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmp_q <= "1" when ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmp_a = ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmp_b else "0";

	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmpReg(REG,2287)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmpReg_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_sticky_ena(REG,2290)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_nor_q = "1") THEN
                ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_enaAnd(LOGICAL,2291)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_enaAnd_a <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_enaAnd_b <= en;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_enaAnd_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_enaAnd_a and ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_enaAnd_b;

	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt(COUNTER,2281)
    -- every=1, low=0, high=19, step=1, init=1
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_i = 18 THEN
                      ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_eq = '1') THEN
                        ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_i <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_i - 19;
                    ELSE
                        ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_i <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_i,5));


	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdreg(REG,2282)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdreg_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux(MUX,2283)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux_s <= en;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux: PROCESS (ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux_s, ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdreg_q, ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdreg_q;
                  WHEN "1" => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem(DUALMEM,2280)
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_ia <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC1_uid428_sqrtTableGenerator_lutmem_0_a_inputreg_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_aa <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdreg_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_ab <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_rdmux_q;
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_iq,
        address_a => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_aa,
        data_a => ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_ia
    );
    ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0(REG,804)@31
    reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_q <= ld_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_q_to_reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid426_sqrtTableGenerator_lutmem(DUALMEM,660)@32
    memoryC0_uid426_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC0_uid426_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC0_uid426_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_q;
    memoryC0_uid426_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 17,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC0_uid426_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid426_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid426_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid426_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC0_uid426_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC0_uid426_sqrtTableGenerator_lutmem_ia
    );
    memoryC0_uid426_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC0_uid426_sqrtTableGenerator_lutmem_q <= memoryC0_uid426_sqrtTableGenerator_lutmem_iq(16 downto 0);

	--reg_memoryC0_uid426_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_1(REG,807)@34
    reg_memoryC0_uid426_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid426_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid426_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_1_q <= memoryC0_uid426_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid425_sqrtTableGenerator_lutmem(DUALMEM,659)@32
    memoryC0_uid425_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC0_uid425_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC0_uid425_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid280_sqrtFPL_uid78_fpArcsinXTest_0_to_memoryC0_uid425_sqrtTableGenerator_lutmem_0_q;
    memoryC0_uid425_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC0_uid425_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid425_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid425_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid425_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC0_uid425_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC0_uid425_sqrtTableGenerator_lutmem_ia
    );
    memoryC0_uid425_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC0_uid425_sqrtTableGenerator_lutmem_q <= memoryC0_uid425_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid425_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_0(REG,806)@34
    reg_memoryC0_uid425_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid425_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid425_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_0_q <= memoryC0_uid425_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid427_sqrtTableGenerator(BITJOIN,426)@35
    os_uid427_sqrtTableGenerator_q <= reg_memoryC0_uid426_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_1_q & reg_memoryC0_uid425_sqrtTableGenerator_lutmem_0_to_os_uid427_sqrtTableGenerator_0_q;

	--reg_os_uid427_sqrtTableGenerator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_0(REG,808)@35
    reg_os_uid427_sqrtTableGenerator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_os_uid427_sqrtTableGenerator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_os_uid427_sqrtTableGenerator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_0_q <= os_uid427_sqrtTableGenerator_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid467_sqrtPolynomialEvaluator(ADD,466)@36
    sumAHighB_uid467_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((57 downto 57 => reg_os_uid427_sqrtTableGenerator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_0_q(56)) & reg_os_uid427_sqrtTableGenerator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid467_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((57 downto 50 => reg_highBBits_uid466_sqrtPolynomialEvaluator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_1_q(49)) & reg_highBBits_uid466_sqrtPolynomialEvaluator_0_to_sumAHighB_uid467_sqrtPolynomialEvaluator_1_q);
            sumAHighB_uid467_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid467_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid467_sqrtPolynomialEvaluator_b));
    sumAHighB_uid467_sqrtPolynomialEvaluator_q <= sumAHighB_uid467_sqrtPolynomialEvaluator_o(57 downto 0);


	--lowRangeB_uid465_sqrtPolynomialEvaluator(BITSELECT,464)@35
    lowRangeB_uid465_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid563_pT5_uid464_sqrtPolynomialEvaluator_b(1 downto 0);
    lowRangeB_uid465_sqrtPolynomialEvaluator_b <= lowRangeB_uid465_sqrtPolynomialEvaluator_in(1 downto 0);

	--reg_lowRangeB_uid465_sqrtPolynomialEvaluator_0_to_s5_uid465_uid468_sqrtPolynomialEvaluator_0(REG,810)@35
    reg_lowRangeB_uid465_sqrtPolynomialEvaluator_0_to_s5_uid465_uid468_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lowRangeB_uid465_sqrtPolynomialEvaluator_0_to_s5_uid465_uid468_sqrtPolynomialEvaluator_0_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lowRangeB_uid465_sqrtPolynomialEvaluator_0_to_s5_uid465_uid468_sqrtPolynomialEvaluator_0_q <= lowRangeB_uid465_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--s5_uid465_uid468_sqrtPolynomialEvaluator(BITJOIN,467)@36
    s5_uid465_uid468_sqrtPolynomialEvaluator_q <= sumAHighB_uid467_sqrtPolynomialEvaluator_q & reg_lowRangeB_uid465_sqrtPolynomialEvaluator_0_to_s5_uid465_uid468_sqrtPolynomialEvaluator_0_q;

	--fracR_uid283_sqrtFPL_uid78_fpArcsinXTest(BITSELECT,282)@36
    fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_in <= s5_uid465_uid468_sqrtPolynomialEvaluator_q(56 downto 0);
    fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_b <= fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_in(56 downto 5);

	--reg_fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_0_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_3(REG,811)@36
    reg_fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_0_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_0_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_0_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_3_q <= fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_nor(LOGICAL,1905)
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_nor_b <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q;
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_nor_q <= not (ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_nor_a or ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_nor_b);

	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena(REG,1906)
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_nor_q = "1") THEN
                ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd(LOGICAL,1907)
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_a <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_sticky_ena_q;
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_b <= en;
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_q <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_a and ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_b;

	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_inputreg(DELAY,1895)
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q, xout => ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem(DUALMEM,1896)
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ia <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_inputreg_q;
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_aa <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdreg_q;
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ab <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_rdmux_q;
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 2,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_iq,
        address_a => ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_aa,
        data_a => ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_ia
    );
    ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_reset0 <= areset;
        ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_q <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_iq(1 downto 0);

	--fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest(MUX,298)@37
    fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_s <= ld_fracSel_uid291_sqrtFPL_uid78_fpArcsinXTest_q_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_q;
    fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest: PROCESS (fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_s, en, cstAllZWF_uid10_fpArcsinXTest_q, reg_fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_0_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_3_q, cstAllZWF_uid10_fpArcsinXTest_q, cstNaNWF_uid11_fpArcsinXTest_q)
    BEGIN
            CASE fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_s IS
                  WHEN "00" => fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_q <= cstAllZWF_uid10_fpArcsinXTest_q;
                  WHEN "01" => fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_q <= reg_fracR_uid283_sqrtFPL_uid78_fpArcsinXTest_0_to_fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_3_q;
                  WHEN "10" => fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_q <= cstAllZWF_uid10_fpArcsinXTest_q;
                  WHEN "11" => fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_q <= cstNaNWF_uid11_fpArcsinXTest_q;
                  WHEN OTHERS => fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest(BITJOIN,300)@37
    RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_q <= ld_negZero_uid300_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_c_replace_mem_q & ld_expRPostExc_uid295_sqrtFPL_uid78_fpArcsinXTest_q_to_RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_b_replace_mem_q & fracRPostExc_uid299_sqrtFPL_uid78_fpArcsinXTest_q;

	--SqrtFPL51dto0_uid81_fpArcsinXTest(BITSELECT,80)@37
    SqrtFPL51dto0_uid81_fpArcsinXTest_in <= RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_q(51 downto 0);
    SqrtFPL51dto0_uid81_fpArcsinXTest_b <= SqrtFPL51dto0_uid81_fpArcsinXTest_in(51 downto 0);

	--ld_SqrtFPL51dto0_uid81_fpArcsinXTest_b_to_oSqrtFPLFrac_uid82_fpArcsinXTest_a(DELAY,945)@37
    ld_SqrtFPL51dto0_uid81_fpArcsinXTest_b_to_oSqrtFPLFrac_uid82_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => SqrtFPL51dto0_uid81_fpArcsinXTest_b, xout => ld_SqrtFPL51dto0_uid81_fpArcsinXTest_b_to_oSqrtFPLFrac_uid82_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oSqrtFPLFrac_uid82_fpArcsinXTest(BITJOIN,81)@38
    oSqrtFPLFrac_uid82_fpArcsinXTest_q <= VCC_q & ld_SqrtFPL51dto0_uid81_fpArcsinXTest_b_to_oSqrtFPLFrac_uid82_fpArcsinXTest_a_q;

	--z2_uid84_fpArcsinXTest(CONSTANT,83)
    z2_uid84_fpArcsinXTest_q <= "00";

	--oSqrtFPLFracZ2_uid85_fpArcsinXTest(BITJOIN,84)@38
    oSqrtFPLFracZ2_uid85_fpArcsinXTest_q <= oSqrtFPLFrac_uid82_fpArcsinXTest_q & z2_uid84_fpArcsinXTest_q;

	--SqrtFPL62dto52_uid79_fpArcsinXTest(BITSELECT,78)@37
    SqrtFPL62dto52_uid79_fpArcsinXTest_in <= RSqrt_uid301_sqrtFPL_uid78_fpArcsinXTest_q(62 downto 0);
    SqrtFPL62dto52_uid79_fpArcsinXTest_b <= SqrtFPL62dto52_uid79_fpArcsinXTest_in(62 downto 52);

	--srVal_uid80_fpArcsinXTest(SUB,79)@37
    srVal_uid80_fpArcsinXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid14_fpArcsinXTest_q);
    srVal_uid80_fpArcsinXTest_b <= STD_LOGIC_VECTOR("0" & SqrtFPL62dto52_uid79_fpArcsinXTest_b);
            srVal_uid80_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(srVal_uid80_fpArcsinXTest_a) - UNSIGNED(srVal_uid80_fpArcsinXTest_b));
    srVal_uid80_fpArcsinXTest_q <= srVal_uid80_fpArcsinXTest_o(11 downto 0);


	--srValRange_uid83_fpArcsinXTest(BITSELECT,82)@37
    srValRange_uid83_fpArcsinXTest_in <= srVal_uid80_fpArcsinXTest_q(5 downto 0);
    srValRange_uid83_fpArcsinXTest_b <= srValRange_uid83_fpArcsinXTest_in(5 downto 0);

	--rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest(BITSELECT,312)@37
    rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_in <= srValRange_uid83_fpArcsinXTest_b;
    rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_b <= rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_in(5 downto 4);

	--reg_rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_1(REG,816)@37
    reg_rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_1_q <= rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest(MUX,313)@38
    rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_s <= reg_rightShiftStageSel5Dto4_uid313_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_1_q;
    rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest: PROCESS (rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_s, en, oSqrtFPLFracZ2_uid85_fpArcsinXTest_q, rightShiftStage0Idx1_uid306_alignSqrt_uid86_fpArcsinXTest_q, rightShiftStage0Idx2_uid309_alignSqrt_uid86_fpArcsinXTest_q, rightShiftStage0Idx3_uid312_alignSqrt_uid86_fpArcsinXTest_q)
    BEGIN
            CASE rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_s IS
                  WHEN "00" => rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_q <= oSqrtFPLFracZ2_uid85_fpArcsinXTest_q;
                  WHEN "01" => rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage0Idx1_uid306_alignSqrt_uid86_fpArcsinXTest_q;
                  WHEN "10" => rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage0Idx2_uid309_alignSqrt_uid86_fpArcsinXTest_q;
                  WHEN "11" => rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage0Idx3_uid312_alignSqrt_uid86_fpArcsinXTest_q;
                  WHEN OTHERS => rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest(BITSELECT,320)@38
    RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_in <= rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_q;
    RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_b <= RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_in(54 downto 12);

	--ld_RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx3_uid323_alignSqrt_uid86_fpArcsinXTest_a(DELAY,1192)@38
    ld_RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx3_uid323_alignSqrt_uid86_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 43, depth => 1 )
    PORT MAP ( xin => RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_b, xout => ld_RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx3_uid323_alignSqrt_uid86_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid323_alignSqrt_uid86_fpArcsinXTest(BITJOIN,322)@39
    rightShiftStage1Idx3_uid323_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage1Idx3Pad12_uid322_alignSqrt_uid86_fpArcsinXTest_q & ld_RightShiftStage054dto12_uid321_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx3_uid323_alignSqrt_uid86_fpArcsinXTest_a_q;

	--RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest(BITSELECT,317)@38
    RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_in <= rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_q;
    RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_b <= RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_in(54 downto 8);

	--ld_RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx2_uid320_alignSqrt_uid86_fpArcsinXTest_a(DELAY,1190)@38
    ld_RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx2_uid320_alignSqrt_uid86_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 47, depth => 1 )
    PORT MAP ( xin => RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_b, xout => ld_RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx2_uid320_alignSqrt_uid86_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid320_alignSqrt_uid86_fpArcsinXTest(BITJOIN,319)@39
    rightShiftStage1Idx2_uid320_alignSqrt_uid86_fpArcsinXTest_q <= leftShiftStage0Idx1Pad8_uid120_fxpX_uid48_fpArcsinXTest_q & ld_RightShiftStage054dto8_uid318_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx2_uid320_alignSqrt_uid86_fpArcsinXTest_a_q;

	--RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest(BITSELECT,314)@38
    RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_in <= rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_q;
    RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_b <= RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_in(54 downto 4);

	--ld_RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx1_uid317_alignSqrt_uid86_fpArcsinXTest_a(DELAY,1188)@38
    ld_RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx1_uid317_alignSqrt_uid86_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 51, depth => 1 )
    PORT MAP ( xin => RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_b, xout => ld_RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx1_uid317_alignSqrt_uid86_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid317_alignSqrt_uid86_fpArcsinXTest(BITJOIN,316)@39
    rightShiftStage1Idx1_uid317_alignSqrt_uid86_fpArcsinXTest_q <= leftShiftStage1Idx2Pad4_uid134_fxpX_uid48_fpArcsinXTest_q & ld_RightShiftStage054dto4_uid315_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage1Idx1_uid317_alignSqrt_uid86_fpArcsinXTest_a_q;

	--reg_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_2(REG,818)@38
    reg_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_2_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_2_q <= rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest(BITSELECT,323)@37
    rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_in <= srValRange_uid83_fpArcsinXTest_b(3 downto 0);
    rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_b <= rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_in(3 downto 2);

	--ld_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_b_to_reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1_a(DELAY,1768)@37
    ld_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_b_to_reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_b, xout => ld_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_b_to_reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1(REG,817)@38
    reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1_q <= ld_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_b_to_reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest(MUX,324)@39
    rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_s <= reg_rightShiftStageSel3Dto2_uid324_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_1_q;
    rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest: PROCESS (rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_s, en, reg_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_2_q, rightShiftStage1Idx1_uid317_alignSqrt_uid86_fpArcsinXTest_q, rightShiftStage1Idx2_uid320_alignSqrt_uid86_fpArcsinXTest_q, rightShiftStage1Idx3_uid323_alignSqrt_uid86_fpArcsinXTest_q)
    BEGIN
            CASE rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_s IS
                  WHEN "00" => rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_q <= reg_rightShiftStage0_uid314_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_2_q;
                  WHEN "01" => rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage1Idx1_uid317_alignSqrt_uid86_fpArcsinXTest_q;
                  WHEN "10" => rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage1Idx2_uid320_alignSqrt_uid86_fpArcsinXTest_q;
                  WHEN "11" => rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage1Idx3_uid323_alignSqrt_uid86_fpArcsinXTest_q;
                  WHEN OTHERS => rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest(BITSELECT,331)@39
    RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_in <= rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_q;
    RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_b <= RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_in(54 downto 3);

	--ld_RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx3_uid334_alignSqrt_uid86_fpArcsinXTest_a(DELAY,1204)@39
    ld_RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx3_uid334_alignSqrt_uid86_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_b, xout => ld_RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx3_uid334_alignSqrt_uid86_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid334_alignSqrt_uid86_fpArcsinXTest(BITJOIN,333)@40
    rightShiftStage2Idx3_uid334_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage2Idx3Pad3_uid333_alignSqrt_uid86_fpArcsinXTest_q & ld_RightShiftStage154dto3_uid332_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx3_uid334_alignSqrt_uid86_fpArcsinXTest_a_q;

	--RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest(BITSELECT,328)@39
    RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_in <= rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_q;
    RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_b <= RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_in(54 downto 2);

	--ld_RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx2_uid331_alignSqrt_uid86_fpArcsinXTest_a(DELAY,1202)@39
    ld_RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx2_uid331_alignSqrt_uid86_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_b, xout => ld_RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx2_uid331_alignSqrt_uid86_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid331_alignSqrt_uid86_fpArcsinXTest(BITJOIN,330)@40
    rightShiftStage2Idx2_uid331_alignSqrt_uid86_fpArcsinXTest_q <= z2_uid84_fpArcsinXTest_q & ld_RightShiftStage154dto2_uid329_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx2_uid331_alignSqrt_uid86_fpArcsinXTest_a_q;

	--RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest(BITSELECT,325)@39
    RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_in <= rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_q;
    RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_b <= RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_in(54 downto 1);

	--ld_RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx1_uid328_alignSqrt_uid86_fpArcsinXTest_a(DELAY,1200)@39
    ld_RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx1_uid328_alignSqrt_uid86_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 54, depth => 1 )
    PORT MAP ( xin => RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_b, xout => ld_RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx1_uid328_alignSqrt_uid86_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid328_alignSqrt_uid86_fpArcsinXTest(BITJOIN,327)@40
    rightShiftStage2Idx1_uid328_alignSqrt_uid86_fpArcsinXTest_q <= GND_q & ld_RightShiftStage154dto1_uid326_alignSqrt_uid86_fpArcsinXTest_b_to_rightShiftStage2Idx1_uid328_alignSqrt_uid86_fpArcsinXTest_a_q;

	--reg_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_2(REG,820)@39
    reg_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_2_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_2_q <= rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest(BITSELECT,334)@37
    rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_in <= srValRange_uid83_fpArcsinXTest_b(1 downto 0);
    rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_b <= rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_in(1 downto 0);

	--ld_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_b_to_reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1_a(DELAY,1770)@37
    ld_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_b_to_reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_b, xout => ld_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_b_to_reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1(REG,819)@39
    reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1_q <= ld_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_b_to_reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest(MUX,335)@40
    rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_s <= reg_rightShiftStageSel1Dto0_uid335_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_1_q;
    rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest: PROCESS (rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_s, en, reg_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_2_q, rightShiftStage2Idx1_uid328_alignSqrt_uid86_fpArcsinXTest_q, rightShiftStage2Idx2_uid331_alignSqrt_uid86_fpArcsinXTest_q, rightShiftStage2Idx3_uid334_alignSqrt_uid86_fpArcsinXTest_q)
    BEGIN
            CASE rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_s IS
                  WHEN "00" => rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q <= reg_rightShiftStage1_uid325_alignSqrt_uid86_fpArcsinXTest_0_to_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_2_q;
                  WHEN "01" => rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage2Idx1_uid328_alignSqrt_uid86_fpArcsinXTest_q;
                  WHEN "10" => rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage2Idx2_uid331_alignSqrt_uid86_fpArcsinXTest_q;
                  WHEN "11" => rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q <= rightShiftStage2Idx3_uid334_alignSqrt_uid86_fpArcsinXTest_q;
                  WHEN OTHERS => rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q_to_mPPolyEval_uid89_fpArcsinXTest_a_inputreg(DELAY,1850)
    ld_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q_to_mPPolyEval_uid89_fpArcsinXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 55, depth => 1 )
    PORT MAP ( xin => rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q, xout => ld_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q_to_mPPolyEval_uid89_fpArcsinXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q_to_mPPolyEval_uid89_fpArcsinXTest_a(DELAY,949)@40
    ld_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q_to_mPPolyEval_uid89_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 55, depth => 2 )
    PORT MAP ( xin => ld_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q_to_mPPolyEval_uid89_fpArcsinXTest_a_inputreg_q, xout => ld_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q_to_mPPolyEval_uid89_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--mPPolyEval_uid89_fpArcsinXTest(BITSELECT,88)@43
    mPPolyEval_uid89_fpArcsinXTest_in <= ld_rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q_to_mPPolyEval_uid89_fpArcsinXTest_a_q(46 downto 0);
    mPPolyEval_uid89_fpArcsinXTest_b <= mPPolyEval_uid89_fpArcsinXTest_in(46 downto 1);

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_inputreg(DELAY,1947)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 46, depth => 1 )
    PORT MAP ( xin => mPPolyEval_uid89_fpArcsinXTest_b, xout => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt(COUNTER,1949)
    -- every=1, low=0, high=1, step=1, init=1
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt_i,1));


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdreg(REG,1950)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdreg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdreg_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux(MUX,1951)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_s <= en;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux: PROCESS (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_s, ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdreg_q, ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem(DUALMEM,1948)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_inputreg_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdreg_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 46,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 46,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_iq(45 downto 0);

	--yT2_uid359_arcsinXPolyEval(BITSELECT,358)@47
    yT2_uid359_arcsinXPolyEval_in <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_mem_q;
    yT2_uid359_arcsinXPolyEval_b <= yT2_uid359_arcsinXPolyEval_in(45 downto 19);

	--sSM0W_uid477_pT2_uid360_arcsinXPolyEval(BITSELECT,476)@47
    sSM0W_uid477_pT2_uid360_arcsinXPolyEval_in <= yT2_uid359_arcsinXPolyEval_b;
    sSM0W_uid477_pT2_uid360_arcsinXPolyEval_b <= sSM0W_uid477_pT2_uid360_arcsinXPolyEval_in(26 downto 22);

	--reg_sSM0W_uid477_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_1(REG,843)@47
    reg_sSM0W_uid477_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid477_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_1_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid477_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_1_q <= sSM0W_uid477_pT2_uid360_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--mAddr_uid88_fpArcsinXTest(BITSELECT,87)@40
    mAddr_uid88_fpArcsinXTest_in <= rightShiftStage2_uid336_alignSqrt_uid86_fpArcsinXTest_q;
    mAddr_uid88_fpArcsinXTest_b <= mAddr_uid88_fpArcsinXTest_in(54 downto 47);

	--reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0(REG,821)@40
    reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q <= mAddr_uid88_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid351_arcsinXTabGen_lutmem(DUALMEM,656)@41
    memoryC5_uid351_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC5_uid351_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC5_uid351_arcsinXTabGen_lutmem_ab <= reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q;
    memoryC5_uid351_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 19,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC5_uid351_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid351_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid351_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid351_arcsinXTabGen_lutmem_iq,
        address_a => memoryC5_uid351_arcsinXTabGen_lutmem_aa,
        data_a => memoryC5_uid351_arcsinXTabGen_lutmem_ia
    );
    memoryC5_uid351_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC5_uid351_arcsinXTabGen_lutmem_q <= memoryC5_uid351_arcsinXTabGen_lutmem_iq(18 downto 0);

	--reg_memoryC5_uid351_arcsinXTabGen_lutmem_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_1(REG,837)@43
    reg_memoryC5_uid351_arcsinXTabGen_lutmem_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid351_arcsinXTabGen_lutmem_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid351_arcsinXTabGen_lutmem_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_1_q <= memoryC5_uid351_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--yT1_uid353_arcsinXPolyEval(BITSELECT,352)@43
    yT1_uid353_arcsinXPolyEval_in <= mPPolyEval_uid89_fpArcsinXTest_b;
    yT1_uid353_arcsinXPolyEval_b <= yT1_uid353_arcsinXPolyEval_in(45 downto 27);

	--reg_yT1_uid353_arcsinXPolyEval_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_0(REG,836)@43
    reg_yT1_uid353_arcsinXPolyEval_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid353_arcsinXPolyEval_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_0_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid353_arcsinXPolyEval_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_0_q <= yT1_uid353_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid470_pT1_uid354_arcsinXPolyEval(MULT,469)@44
    prodXY_uid470_pT1_uid354_arcsinXPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid470_pT1_uid354_arcsinXPolyEval_a),20)) * SIGNED(prodXY_uid470_pT1_uid354_arcsinXPolyEval_b);
    prodXY_uid470_pT1_uid354_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid470_pT1_uid354_arcsinXPolyEval_a <= (others => '0');
            prodXY_uid470_pT1_uid354_arcsinXPolyEval_b <= (others => '0');
            prodXY_uid470_pT1_uid354_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid470_pT1_uid354_arcsinXPolyEval_a <= reg_yT1_uid353_arcsinXPolyEval_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_0_q;
                prodXY_uid470_pT1_uid354_arcsinXPolyEval_b <= reg_memoryC5_uid351_arcsinXTabGen_lutmem_0_to_prodXY_uid470_pT1_uid354_arcsinXPolyEval_1_q;
                prodXY_uid470_pT1_uid354_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid470_pT1_uid354_arcsinXPolyEval_pr,38));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid470_pT1_uid354_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid470_pT1_uid354_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid470_pT1_uid354_arcsinXPolyEval_q <= prodXY_uid470_pT1_uid354_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid471_pT1_uid354_arcsinXPolyEval(BITSELECT,470)@47
    prodXYTruncFR_uid471_pT1_uid354_arcsinXPolyEval_in <= prodXY_uid470_pT1_uid354_arcsinXPolyEval_q;
    prodXYTruncFR_uid471_pT1_uid354_arcsinXPolyEval_b <= prodXYTruncFR_uid471_pT1_uid354_arcsinXPolyEval_in(37 downto 18);

	--highBBits_uid356_arcsinXPolyEval(BITSELECT,355)@47
    highBBits_uid356_arcsinXPolyEval_in <= prodXYTruncFR_uid471_pT1_uid354_arcsinXPolyEval_b;
    highBBits_uid356_arcsinXPolyEval_b <= highBBits_uid356_arcsinXPolyEval_in(19 downto 1);

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC4_uid349_arcsinXTabGen_lutmem_0_q_to_memoryC4_uid349_arcsinXTabGen_lutmem_a(DELAY,1581)@41
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC4_uid349_arcsinXTabGen_lutmem_0_q_to_memoryC4_uid349_arcsinXTabGen_lutmem_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q, xout => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC4_uid349_arcsinXTabGen_lutmem_0_q_to_memoryC4_uid349_arcsinXTabGen_lutmem_a_q, ena => en(0), clk => clk, aclr => areset );

	--memoryC4_uid349_arcsinXTabGen_lutmem(DUALMEM,655)@44
    memoryC4_uid349_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC4_uid349_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC4_uid349_arcsinXTabGen_lutmem_ab <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC4_uid349_arcsinXTabGen_lutmem_0_q_to_memoryC4_uid349_arcsinXTabGen_lutmem_a_q;
    memoryC4_uid349_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 27,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC4_uid349_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid349_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid349_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid349_arcsinXTabGen_lutmem_iq,
        address_a => memoryC4_uid349_arcsinXTabGen_lutmem_aa,
        data_a => memoryC4_uid349_arcsinXTabGen_lutmem_ia
    );
    memoryC4_uid349_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC4_uid349_arcsinXTabGen_lutmem_q <= memoryC4_uid349_arcsinXTabGen_lutmem_iq(26 downto 0);

	--reg_memoryC4_uid349_arcsinXTabGen_lutmem_0_to_sumAHighB_uid357_arcsinXPolyEval_0(REG,839)@46
    reg_memoryC4_uid349_arcsinXTabGen_lutmem_0_to_sumAHighB_uid357_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid349_arcsinXTabGen_lutmem_0_to_sumAHighB_uid357_arcsinXPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid349_arcsinXTabGen_lutmem_0_to_sumAHighB_uid357_arcsinXPolyEval_0_q <= memoryC4_uid349_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid357_arcsinXPolyEval(ADD,356)@47
    sumAHighB_uid357_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((27 downto 27 => reg_memoryC4_uid349_arcsinXTabGen_lutmem_0_to_sumAHighB_uid357_arcsinXPolyEval_0_q(26)) & reg_memoryC4_uid349_arcsinXTabGen_lutmem_0_to_sumAHighB_uid357_arcsinXPolyEval_0_q);
    sumAHighB_uid357_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((27 downto 19 => highBBits_uid356_arcsinXPolyEval_b(18)) & highBBits_uid356_arcsinXPolyEval_b);
            sumAHighB_uid357_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid357_arcsinXPolyEval_a) + SIGNED(sumAHighB_uid357_arcsinXPolyEval_b));
    sumAHighB_uid357_arcsinXPolyEval_q <= sumAHighB_uid357_arcsinXPolyEval_o(27 downto 0);


	--lowRangeB_uid355_arcsinXPolyEval(BITSELECT,354)@47
    lowRangeB_uid355_arcsinXPolyEval_in <= prodXYTruncFR_uid471_pT1_uid354_arcsinXPolyEval_b(0 downto 0);
    lowRangeB_uid355_arcsinXPolyEval_b <= lowRangeB_uid355_arcsinXPolyEval_in(0 downto 0);

	--s1_uid355_uid358_arcsinXPolyEval(BITJOIN,357)@47
    s1_uid355_uid358_arcsinXPolyEval_q <= sumAHighB_uid357_arcsinXPolyEval_q & lowRangeB_uid355_arcsinXPolyEval_b;

	--sSM0H_uid476_pT2_uid360_arcsinXPolyEval(BITSELECT,475)@47
    sSM0H_uid476_pT2_uid360_arcsinXPolyEval_in <= s1_uid355_uid358_arcsinXPolyEval_q(1 downto 0);
    sSM0H_uid476_pT2_uid360_arcsinXPolyEval_b <= sSM0H_uid476_pT2_uid360_arcsinXPolyEval_in(1 downto 0);

	--reg_sSM0H_uid476_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_0(REG,842)@47
    reg_sSM0H_uid476_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid476_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_0_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid476_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_0_q <= sSM0H_uid476_pT2_uid360_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid478_pT2_uid360_arcsinXPolyEval(MULT,477)@48
    sm0_uid478_pT2_uid360_arcsinXPolyEval_pr <= UNSIGNED(sm0_uid478_pT2_uid360_arcsinXPolyEval_a) * UNSIGNED(sm0_uid478_pT2_uid360_arcsinXPolyEval_b);
    sm0_uid478_pT2_uid360_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid478_pT2_uid360_arcsinXPolyEval_a <= (others => '0');
            sm0_uid478_pT2_uid360_arcsinXPolyEval_b <= (others => '0');
            sm0_uid478_pT2_uid360_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid478_pT2_uid360_arcsinXPolyEval_a <= reg_sSM0H_uid476_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_0_q;
                sm0_uid478_pT2_uid360_arcsinXPolyEval_b <= reg_sSM0W_uid477_pT2_uid360_arcsinXPolyEval_0_to_sm0_uid478_pT2_uid360_arcsinXPolyEval_1_q;
                sm0_uid478_pT2_uid360_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(sm0_uid478_pT2_uid360_arcsinXPolyEval_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid478_pT2_uid360_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid478_pT2_uid360_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid478_pT2_uid360_arcsinXPolyEval_q <= sm0_uid478_pT2_uid360_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval(BITSELECT,473)@47
    yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_in <= s1_uid355_uid358_arcsinXPolyEval_q;
    yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_b <= yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_in(28 downto 2);

	--reg_yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_1(REG,841)@47
    reg_yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_1_q <= yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_0(REG,840)@47
    reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_0_q <= yT2_uid359_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid475_pT2_uid360_arcsinXPolyEval(MULT,474)@48
    topProd_uid475_pT2_uid360_arcsinXPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid475_pT2_uid360_arcsinXPolyEval_a),28)) * SIGNED(topProd_uid475_pT2_uid360_arcsinXPolyEval_b);
    topProd_uid475_pT2_uid360_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid475_pT2_uid360_arcsinXPolyEval_a <= (others => '0');
            topProd_uid475_pT2_uid360_arcsinXPolyEval_b <= (others => '0');
            topProd_uid475_pT2_uid360_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid475_pT2_uid360_arcsinXPolyEval_a <= reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_0_q;
                topProd_uid475_pT2_uid360_arcsinXPolyEval_b <= reg_yTop27Bits_uid474_pT2_uid360_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_1_q;
                topProd_uid475_pT2_uid360_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid475_pT2_uid360_arcsinXPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid475_pT2_uid360_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid475_pT2_uid360_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid475_pT2_uid360_arcsinXPolyEval_q <= topProd_uid475_pT2_uid360_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--highABits_uid480_pT2_uid360_arcsinXPolyEval(BITSELECT,479)@51
    highABits_uid480_pT2_uid360_arcsinXPolyEval_in <= topProd_uid475_pT2_uid360_arcsinXPolyEval_q;
    highABits_uid480_pT2_uid360_arcsinXPolyEval_b <= highABits_uid480_pT2_uid360_arcsinXPolyEval_in(53 downto 20);

	--sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval(ADD,480)@51
    sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((35 downto 34 => highABits_uid480_pT2_uid360_arcsinXPolyEval_b(33)) & highABits_uid480_pT2_uid360_arcsinXPolyEval_b);
    sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_b <= STD_LOGIC_VECTOR('0' & "0000000000000000000000000000" & sm0_uid478_pT2_uid360_arcsinXPolyEval_q);
            sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_a) + SIGNED(sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_b));
    sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_q <= sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_o(34 downto 0);


	--lowRangeA_uid479_pT2_uid360_arcsinXPolyEval(BITSELECT,478)@51
    lowRangeA_uid479_pT2_uid360_arcsinXPolyEval_in <= topProd_uid475_pT2_uid360_arcsinXPolyEval_q(19 downto 0);
    lowRangeA_uid479_pT2_uid360_arcsinXPolyEval_b <= lowRangeA_uid479_pT2_uid360_arcsinXPolyEval_in(19 downto 0);

	--add0_uid479_uid482_pT2_uid360_arcsinXPolyEval(BITJOIN,481)@51
    add0_uid479_uid482_pT2_uid360_arcsinXPolyEval_q <= sumHighA_B_uid481_pT2_uid360_arcsinXPolyEval_q & lowRangeA_uid479_pT2_uid360_arcsinXPolyEval_b;

	--R_uid483_pT2_uid360_arcsinXPolyEval(BITSELECT,482)@51
    R_uid483_pT2_uid360_arcsinXPolyEval_in <= add0_uid479_uid482_pT2_uid360_arcsinXPolyEval_q(53 downto 0);
    R_uid483_pT2_uid360_arcsinXPolyEval_b <= R_uid483_pT2_uid360_arcsinXPolyEval_in(53 downto 23);

	--reg_R_uid483_pT2_uid360_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_1(REG,845)@51
    reg_R_uid483_pT2_uid360_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid483_pT2_uid360_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_1_q <= "0000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid483_pT2_uid360_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_1_q <= R_uid483_pT2_uid360_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_nor(LOGICAL,2146)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_nor_b <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_nor_q <= not (ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_nor_a or ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_nor_b);

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_sticky_ena(REG,2147)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_sticky_ena_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_enaAnd(LOGICAL,2148)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_enaAnd_a <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_enaAnd_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_enaAnd_a and ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_enaAnd_b;

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_inputreg(DELAY,2110)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q, xout => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem(DUALMEM,2137)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_ia <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_inputreg_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_aa <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_ab <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC3_uid347_arcsinXTabGen_lutmem(DUALMEM,654)@48
    memoryC3_uid347_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC3_uid347_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC3_uid347_arcsinXTabGen_lutmem_ab <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC3_uid347_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid347_arcsinXTabGen_lutmem_a_replace_mem_q;
    memoryC3_uid347_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 36,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 36,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC3_uid347_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid347_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid347_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid347_arcsinXTabGen_lutmem_iq,
        address_a => memoryC3_uid347_arcsinXTabGen_lutmem_aa,
        data_a => memoryC3_uid347_arcsinXTabGen_lutmem_ia
    );
    memoryC3_uid347_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC3_uid347_arcsinXTabGen_lutmem_q <= memoryC3_uid347_arcsinXTabGen_lutmem_iq(35 downto 0);

	--reg_memoryC3_uid347_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid362_arcsinXPolyEval_1(REG,834)@50
    reg_memoryC3_uid347_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid362_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid347_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid362_arcsinXPolyEval_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid347_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid362_arcsinXPolyEval_1_q <= memoryC3_uid347_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--cIncludingRoundingBit_uid362_arcsinXPolyEval(BITJOIN,361)@51
    cIncludingRoundingBit_uid362_arcsinXPolyEval_q <= reg_memoryC3_uid347_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid362_arcsinXPolyEval_1_q & rndBit_uid183_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid362_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_0(REG,844)@51
    reg_cIncludingRoundingBit_uid362_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid362_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_0_q <= "00000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid362_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_0_q <= cIncludingRoundingBit_uid362_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts2_uid363_arcsinXPolyEval(ADD,362)@52
    ts2_uid363_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((38 downto 38 => reg_cIncludingRoundingBit_uid362_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_0_q(37)) & reg_cIncludingRoundingBit_uid362_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_0_q);
    ts2_uid363_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((38 downto 31 => reg_R_uid483_pT2_uid360_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_1_q(30)) & reg_R_uid483_pT2_uid360_arcsinXPolyEval_0_to_ts2_uid363_arcsinXPolyEval_1_q);
            ts2_uid363_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts2_uid363_arcsinXPolyEval_a) + SIGNED(ts2_uid363_arcsinXPolyEval_b));
    ts2_uid363_arcsinXPolyEval_q <= ts2_uid363_arcsinXPolyEval_o(38 downto 0);


	--s2_uid364_arcsinXPolyEval(BITSELECT,363)@52
    s2_uid364_arcsinXPolyEval_in <= ts2_uid363_arcsinXPolyEval_q;
    s2_uid364_arcsinXPolyEval_b <= s2_uid364_arcsinXPolyEval_in(38 downto 1);

	--yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval(BITSELECT,489)@52
    yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_in <= s2_uid364_arcsinXPolyEval_b;
    yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_b <= yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_in(37 downto 20);

	--reg_yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_9(REG,849)@52
    reg_yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_9_q <= yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_nor(LOGICAL,1968)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_nor_b <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_nor_q <= not (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_nor_a or ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_nor_b);

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_mem_top(CONSTANT,1964)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_mem_top_q <= "0110";

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmp(LOGICAL,1965)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmp_a <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_mem_top_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux_q);
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmp_q <= "1" when ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmp_a = ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmp_b else "0";

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmpReg(REG,1966)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmpReg_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_sticky_ena(REG,1969)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_enaAnd(LOGICAL,1970)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_enaAnd_a <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_enaAnd_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_enaAnd_a and ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_enaAnd_b;

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt(COUNTER,1960)
    -- every=1, low=0, high=6, step=1, init=1
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_i = 5 THEN
                      ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_i - 6;
                    ELSE
                        ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_i,3));


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdreg(REG,1961)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdreg_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux(MUX,1962)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux_s <= en;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux: PROCESS (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux_s, ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdreg_q, ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem(DUALMEM,1959)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_inputreg_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdreg_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_rdmux_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 46,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 46,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_iq(45 downto 0);

	--yT3_uid365_arcsinXPolyEval(BITSELECT,364)@52
    yT3_uid365_arcsinXPolyEval_in <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT3_uid365_arcsinXPolyEval_a_replace_mem_q;
    yT3_uid365_arcsinXPolyEval_b <= yT3_uid365_arcsinXPolyEval_in(45 downto 10);

	--xBottomBits_uid489_pT3_uid366_arcsinXPolyEval(BITSELECT,488)@52
    xBottomBits_uid489_pT3_uid366_arcsinXPolyEval_in <= yT3_uid365_arcsinXPolyEval_b(8 downto 0);
    xBottomBits_uid489_pT3_uid366_arcsinXPolyEval_b <= xBottomBits_uid489_pT3_uid366_arcsinXPolyEval_in(8 downto 0);

	--pad_xBottomBits_uid489_uid492_pT3_uid366_arcsinXPolyEval(BITJOIN,491)@52
    pad_xBottomBits_uid489_uid492_pT3_uid366_arcsinXPolyEval_q <= xBottomBits_uid489_pT3_uid366_arcsinXPolyEval_b & STD_LOGIC_VECTOR((7 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid489_uid492_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_7(REG,848)@52
    reg_pad_xBottomBits_uid489_uid492_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid489_uid492_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid489_uid492_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_7_q <= pad_xBottomBits_uid489_uid492_pT3_uid366_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid488_pT3_uid366_arcsinXPolyEval(BITSELECT,487)@52
    yBottomBits_uid488_pT3_uid366_arcsinXPolyEval_in <= s2_uid364_arcsinXPolyEval_b(10 downto 0);
    yBottomBits_uid488_pT3_uid366_arcsinXPolyEval_b <= yBottomBits_uid488_pT3_uid366_arcsinXPolyEval_in(10 downto 0);

	--spad_yBottomBits_uid488_uid491_pT3_uid366_arcsinXPolyEval(BITJOIN,490)@52
    spad_yBottomBits_uid488_uid491_pT3_uid366_arcsinXPolyEval_q <= GND_q & yBottomBits_uid488_pT3_uid366_arcsinXPolyEval_b;

	--pad_yBottomBits_uid488_uid493_pT3_uid366_arcsinXPolyEval(BITJOIN,492)@52
    pad_yBottomBits_uid488_uid493_pT3_uid366_arcsinXPolyEval_q <= spad_yBottomBits_uid488_uid491_pT3_uid366_arcsinXPolyEval_q & STD_LOGIC_VECTOR((5 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid488_uid493_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_6(REG,847)@52
    reg_pad_yBottomBits_uid488_uid493_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid488_uid493_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid488_uid493_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_6_q <= pad_yBottomBits_uid488_uid493_pT3_uid366_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval(BITSELECT,486)@52
    xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_in <= yT3_uid365_arcsinXPolyEval_b;
    xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_b <= xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_in(35 downto 18);

	--reg_xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_4(REG,846)@52
    reg_xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_4_q <= xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma(CHAINMULTADD,667)@53
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_a(0),19));
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_a(1),19));
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_p(0) <= multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_l(0) * multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_c(0);
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_p(1) <= multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_l(1) * multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_c(1);
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_p(1),38);
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_x(0) <= multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_w(0);
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_y(0) <= multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_x(0);
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid487_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_4_q),18);
            multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid489_uid492_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_7_q),18);
            multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid488_uid493_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_6_q),18);
            multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid490_pT3_uid366_arcsinXPolyEval_0_to_multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_s(0) <= multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval(BITSELECT,494)@56
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_in <= multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_cma_q;
    multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_b <= multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_in(36 downto 6);

	--highBBits_uid497_pT3_uid366_arcsinXPolyEval(BITSELECT,496)@56
    highBBits_uid497_pT3_uid366_arcsinXPolyEval_in <= multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_b;
    highBBits_uid497_pT3_uid366_arcsinXPolyEval_b <= highBBits_uid497_pT3_uid366_arcsinXPolyEval_in(30 downto 2);

	--yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval(BITSELECT,484)@52
    yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_in <= s2_uid364_arcsinXPolyEval_b;
    yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_b <= yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_in(37 downto 11);

	--reg_yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_1(REG,851)@52
    reg_yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_1_q <= yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval(BITSELECT,483)@52
    xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_in <= yT3_uid365_arcsinXPolyEval_b;
    xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_b <= xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_in(35 downto 9);

	--reg_xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_0(REG,850)@52
    reg_xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_0_q <= xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid486_pT3_uid366_arcsinXPolyEval(MULT,485)@53
    topProd_uid486_pT3_uid366_arcsinXPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid486_pT3_uid366_arcsinXPolyEval_a),28)) * SIGNED(topProd_uid486_pT3_uid366_arcsinXPolyEval_b);
    topProd_uid486_pT3_uid366_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid486_pT3_uid366_arcsinXPolyEval_a <= (others => '0');
            topProd_uid486_pT3_uid366_arcsinXPolyEval_b <= (others => '0');
            topProd_uid486_pT3_uid366_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid486_pT3_uid366_arcsinXPolyEval_a <= reg_xTop27Bits_uid484_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_0_q;
                topProd_uid486_pT3_uid366_arcsinXPolyEval_b <= reg_yTop27Bits_uid485_pT3_uid366_arcsinXPolyEval_0_to_topProd_uid486_pT3_uid366_arcsinXPolyEval_1_q;
                topProd_uid486_pT3_uid366_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid486_pT3_uid366_arcsinXPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid486_pT3_uid366_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid486_pT3_uid366_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid486_pT3_uid366_arcsinXPolyEval_q <= topProd_uid486_pT3_uid366_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid498_pT3_uid366_arcsinXPolyEval(ADD,497)@56
    sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid486_pT3_uid366_arcsinXPolyEval_q(53)) & topProd_uid486_pT3_uid366_arcsinXPolyEval_q);
    sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid497_pT3_uid366_arcsinXPolyEval_b(28)) & highBBits_uid497_pT3_uid366_arcsinXPolyEval_b);
            sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_a) + SIGNED(sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_b));
    sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_q <= sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_o(54 downto 0);


	--lowRangeB_uid496_pT3_uid366_arcsinXPolyEval(BITSELECT,495)@56
    lowRangeB_uid496_pT3_uid366_arcsinXPolyEval_in <= multSumOfTwo18_uid491_pT3_uid366_arcsinXPolyEval_b(1 downto 0);
    lowRangeB_uid496_pT3_uid366_arcsinXPolyEval_b <= lowRangeB_uid496_pT3_uid366_arcsinXPolyEval_in(1 downto 0);

	--add0_uid496_uid499_pT3_uid366_arcsinXPolyEval(BITJOIN,498)@56
    add0_uid496_uid499_pT3_uid366_arcsinXPolyEval_q <= sumAHighB_uid498_pT3_uid366_arcsinXPolyEval_q & lowRangeB_uid496_pT3_uid366_arcsinXPolyEval_b;

	--R_uid500_pT3_uid366_arcsinXPolyEval(BITSELECT,499)@56
    R_uid500_pT3_uid366_arcsinXPolyEval_in <= add0_uid496_uid499_pT3_uid366_arcsinXPolyEval_q(55 downto 0);
    R_uid500_pT3_uid366_arcsinXPolyEval_b <= R_uid500_pT3_uid366_arcsinXPolyEval_in(55 downto 18);

	--reg_R_uid500_pT3_uid366_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_1(REG,853)@56
    reg_R_uid500_pT3_uid366_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid500_pT3_uid366_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_1_q <= "00000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid500_pT3_uid366_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_1_q <= R_uid500_pT3_uid366_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_nor(LOGICAL,1944)
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_nor_b <= ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_sticky_ena_q;
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_nor_q <= not (ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_nor_a or ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_nor_b);

	--ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_sticky_ena(REG,1945)
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_nor_q = "1") THEN
                ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_sticky_ena_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_enaAnd(LOGICAL,1946)
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_enaAnd_a <= ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_sticky_ena_q;
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_enaAnd_b <= en;
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_enaAnd_q <= ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_enaAnd_a and ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_enaAnd_b;

	--memoryC2_uid345_arcsinXTabGen_lutmem(DUALMEM,653)@41
    memoryC2_uid345_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid345_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid345_arcsinXTabGen_lutmem_ab <= reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q;
    memoryC2_uid345_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 2,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC2_uid345_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid345_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid345_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid345_arcsinXTabGen_lutmem_iq,
        address_a => memoryC2_uid345_arcsinXTabGen_lutmem_aa,
        data_a => memoryC2_uid345_arcsinXTabGen_lutmem_ia
    );
    memoryC2_uid345_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC2_uid345_arcsinXTabGen_lutmem_q <= memoryC2_uid345_arcsinXTabGen_lutmem_iq(1 downto 0);

	--reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1(REG,832)@43
    reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q <= memoryC2_uid345_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_inputreg(DELAY,1934)
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_inputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q, xout => ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem(DUALMEM,1935)
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_ia <= ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_inputreg_q;
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_aa <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_ab <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 2,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_iq,
        address_a => ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_aa,
        data_a => ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_ia
    );
    ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_reset0 <= areset;
        ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_q <= ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_iq(1 downto 0);

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_nor(LOGICAL,2133)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_nor_b <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_nor_q <= not (ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_nor_a or ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_nor_b);

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_sticky_ena(REG,2134)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_sticky_ena_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_enaAnd(LOGICAL,2135)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_enaAnd_a <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_enaAnd_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_enaAnd_a and ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_enaAnd_b;

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem(DUALMEM,2124)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_ia <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_inputreg_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_aa <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_ab <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC2_uid344_arcsinXTabGen_lutmem(DUALMEM,652)@53
    memoryC2_uid344_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid344_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid344_arcsinXTabGen_lutmem_ab <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC2_uid344_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid344_arcsinXTabGen_lutmem_a_replace_mem_q;
    memoryC2_uid344_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC2_uid344_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid344_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid344_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid344_arcsinXTabGen_lutmem_iq,
        address_a => memoryC2_uid344_arcsinXTabGen_lutmem_aa,
        data_a => memoryC2_uid344_arcsinXTabGen_lutmem_ia
    );
    memoryC2_uid344_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC2_uid344_arcsinXTabGen_lutmem_q <= memoryC2_uid344_arcsinXTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid344_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_0(REG,831)@55
    reg_memoryC2_uid344_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid344_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid344_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_0_q <= memoryC2_uid344_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid346_arcsinXTabGen(BITJOIN,345)@56
    os_uid346_arcsinXTabGen_q <= ld_reg_memoryC2_uid345_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_1_q_to_os_uid346_arcsinXTabGen_b_replace_mem_q & reg_memoryC2_uid344_arcsinXTabGen_lutmem_0_to_os_uid346_arcsinXTabGen_0_q;

	--cIncludingRoundingBit_uid368_arcsinXPolyEval(BITJOIN,367)@56
    cIncludingRoundingBit_uid368_arcsinXPolyEval_q <= os_uid346_arcsinXTabGen_q & rndBit_uid183_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid368_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_0(REG,852)@56
    reg_cIncludingRoundingBit_uid368_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid368_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_0_q <= "00000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid368_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_0_q <= cIncludingRoundingBit_uid368_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts3_uid369_arcsinXPolyEval(ADD,368)@57
    ts3_uid369_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((44 downto 44 => reg_cIncludingRoundingBit_uid368_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_0_q(43)) & reg_cIncludingRoundingBit_uid368_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_0_q);
    ts3_uid369_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((44 downto 38 => reg_R_uid500_pT3_uid366_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_1_q(37)) & reg_R_uid500_pT3_uid366_arcsinXPolyEval_0_to_ts3_uid369_arcsinXPolyEval_1_q);
            ts3_uid369_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts3_uid369_arcsinXPolyEval_a) + SIGNED(ts3_uid369_arcsinXPolyEval_b));
    ts3_uid369_arcsinXPolyEval_q <= ts3_uid369_arcsinXPolyEval_o(44 downto 0);


	--s3_uid370_arcsinXPolyEval(BITSELECT,369)@57
    s3_uid370_arcsinXPolyEval_in <= ts3_uid369_arcsinXPolyEval_q;
    s3_uid370_arcsinXPolyEval_b <= s3_uid370_arcsinXPolyEval_in(44 downto 1);

	--yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval(BITSELECT,501)@57
    yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_in <= s3_uid370_arcsinXPolyEval_b;
    yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_b <= yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_in(43 downto 17);

	--reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_9(REG,857)@57
    reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_9_q <= yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_nor(LOGICAL,1981)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_nor_b <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_nor_q <= not (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_nor_a or ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_nor_b);

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_mem_top(CONSTANT,1977)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_mem_top_q <= "01011";

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmp(LOGICAL,1978)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmp_a <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_mem_top_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux_q);
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmp_q <= "1" when ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmp_a = ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmp_b else "0";

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmpReg(REG,1979)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmpReg_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_sticky_ena(REG,1982)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_enaAnd(LOGICAL,1983)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_enaAnd_a <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_enaAnd_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_enaAnd_a and ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_enaAnd_b;

	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt(COUNTER,1973)
    -- every=1, low=0, high=11, step=1, init=1
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_i = 10 THEN
                      ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_i - 11;
                    ELSE
                        ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_i,4));


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdreg(REG,1974)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdreg_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux(MUX,1975)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux_s <= en;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux: PROCESS (ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux_s, ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdreg_q, ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem(DUALMEM,1972)
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_inputreg_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdreg_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_rdmux_q;
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 46,
        widthad_a => 4,
        numwords_a => 12,
        width_b => 46,
        widthad_b => 4,
        numwords_b => 12,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_iq(45 downto 0);

	--yT4_uid371_arcsinXPolyEval(BITSELECT,370)@57
    yT4_uid371_arcsinXPolyEval_in <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT4_uid371_arcsinXPolyEval_a_replace_mem_q;
    yT4_uid371_arcsinXPolyEval_b <= yT4_uid371_arcsinXPolyEval_in(45 downto 4);

	--xBottomBits_uid505_pT4_uid372_arcsinXPolyEval(BITSELECT,504)@57
    xBottomBits_uid505_pT4_uid372_arcsinXPolyEval_in <= yT4_uid371_arcsinXPolyEval_b(14 downto 0);
    xBottomBits_uid505_pT4_uid372_arcsinXPolyEval_b <= xBottomBits_uid505_pT4_uid372_arcsinXPolyEval_in(14 downto 0);

	--pad_xBottomBits_uid505_uid507_pT4_uid372_arcsinXPolyEval(BITJOIN,506)@57
    pad_xBottomBits_uid505_uid507_pT4_uid372_arcsinXPolyEval_q <= xBottomBits_uid505_pT4_uid372_arcsinXPolyEval_b & STD_LOGIC_VECTOR((10 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid505_uid507_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_7(REG,856)@57
    reg_pad_xBottomBits_uid505_uid507_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid505_uid507_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid505_uid507_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_7_q <= pad_xBottomBits_uid505_uid507_pT4_uid372_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid504_pT4_uid372_arcsinXPolyEval(BITSELECT,503)@57
    yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_in <= s3_uid370_arcsinXPolyEval_b(16 downto 0);
    yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_b <= yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_in(16 downto 0);

	--ld_yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_b_to_spad_yBottomBits_uid504_uid506_pT4_uid372_arcsinXPolyEval_a(DELAY,1366)@57
    ld_yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_b_to_spad_yBottomBits_uid504_uid506_pT4_uid372_arcsinXPolyEval_a : dspba_delay
    GENERIC MAP ( width => 17, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_b, xout => ld_yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_b_to_spad_yBottomBits_uid504_uid506_pT4_uid372_arcsinXPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--spad_yBottomBits_uid504_uid506_pT4_uid372_arcsinXPolyEval(BITJOIN,505)@58
    spad_yBottomBits_uid504_uid506_pT4_uid372_arcsinXPolyEval_q <= GND_q & ld_yBottomBits_uid504_pT4_uid372_arcsinXPolyEval_b_to_spad_yBottomBits_uid504_uid506_pT4_uid372_arcsinXPolyEval_a_q;

	--pad_yBottomBits_uid504_uid508_pT4_uid372_arcsinXPolyEval(BITJOIN,507)@58
    pad_yBottomBits_uid504_uid508_pT4_uid372_arcsinXPolyEval_q <= spad_yBottomBits_uid504_uid506_pT4_uid372_arcsinXPolyEval_q & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid504_uid508_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_6(REG,855)@58
    reg_pad_yBottomBits_uid504_uid508_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid504_uid508_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid504_uid508_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_6_q <= pad_yBottomBits_uid504_uid508_pT4_uid372_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT4_uid371_arcsinXPolyEval_b_to_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_a(DELAY,1360)@57
    ld_yT4_uid371_arcsinXPolyEval_b_to_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_a : dspba_delay
    GENERIC MAP ( width => 42, depth => 1 )
    PORT MAP ( xin => yT4_uid371_arcsinXPolyEval_b, xout => ld_yT4_uid371_arcsinXPolyEval_b_to_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval(BITSELECT,500)@58
    xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_in <= ld_yT4_uid371_arcsinXPolyEval_b_to_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_a_q;
    xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_b <= xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_in(41 downto 15);

	--reg_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_4(REG,854)@58
    reg_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_4_q <= xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma(CHAINMULTADD,668)@59
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_a(0),28));
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_a(1),28));
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_p(0) <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_l(0) * multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_c(0);
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_p(1) <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_l(1) * multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_c(1);
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_p(0),56);
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_p(1),56);
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_x(0) <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_w(0);
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_x(1) <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_w(1);
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_y(0) <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_s(1) + multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_x(0);
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_y(1) <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_x(1);
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_4_q),27);
            multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid505_uid507_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_7_q),27);
            multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid504_uid508_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_6_q),27);
            multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_s(0) <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_y(0);
                multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_s(1) <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval(BITSELECT,509)@62
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_in <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_q;
    multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_b <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_in(54 downto 9);

	--highBBits_uid512_pT4_uid372_arcsinXPolyEval(BITSELECT,511)@62
    highBBits_uid512_pT4_uid372_arcsinXPolyEval_in <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_b;
    highBBits_uid512_pT4_uid372_arcsinXPolyEval_b <= highBBits_uid512_pT4_uid372_arcsinXPolyEval_in(45 downto 17);

	--ld_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_b_to_reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1_a(DELAY,1810)@57
    ld_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_b_to_reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_b, xout => ld_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_b_to_reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1(REG,859)@58
    reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1_q <= ld_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_b_to_reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid503_pT4_uid372_arcsinXPolyEval(MULT,502)@59
    topProd_uid503_pT4_uid372_arcsinXPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid503_pT4_uid372_arcsinXPolyEval_a),28)) * SIGNED(topProd_uid503_pT4_uid372_arcsinXPolyEval_b);
    topProd_uid503_pT4_uid372_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid503_pT4_uid372_arcsinXPolyEval_a <= (others => '0');
            topProd_uid503_pT4_uid372_arcsinXPolyEval_b <= (others => '0');
            topProd_uid503_pT4_uid372_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid503_pT4_uid372_arcsinXPolyEval_a <= reg_xTop27Bits_uid501_pT4_uid372_arcsinXPolyEval_0_to_multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_cma_4_q;
                topProd_uid503_pT4_uid372_arcsinXPolyEval_b <= reg_yTop27Bits_uid502_pT4_uid372_arcsinXPolyEval_0_to_topProd_uid503_pT4_uid372_arcsinXPolyEval_1_q;
                topProd_uid503_pT4_uid372_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid503_pT4_uid372_arcsinXPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid503_pT4_uid372_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid503_pT4_uid372_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid503_pT4_uid372_arcsinXPolyEval_q <= topProd_uid503_pT4_uid372_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid513_pT4_uid372_arcsinXPolyEval(ADD,512)@62
    sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid503_pT4_uid372_arcsinXPolyEval_q(53)) & topProd_uid503_pT4_uid372_arcsinXPolyEval_q);
    sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid512_pT4_uid372_arcsinXPolyEval_b(28)) & highBBits_uid512_pT4_uid372_arcsinXPolyEval_b);
            sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_a) + SIGNED(sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_b));
    sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_q <= sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_o(54 downto 0);


	--lowRangeB_uid511_pT4_uid372_arcsinXPolyEval(BITSELECT,510)@62
    lowRangeB_uid511_pT4_uid372_arcsinXPolyEval_in <= multSumOfTwo27_uid506_pT4_uid372_arcsinXPolyEval_b(16 downto 0);
    lowRangeB_uid511_pT4_uid372_arcsinXPolyEval_b <= lowRangeB_uid511_pT4_uid372_arcsinXPolyEval_in(16 downto 0);

	--add0_uid511_uid514_pT4_uid372_arcsinXPolyEval(BITJOIN,513)@62
    add0_uid511_uid514_pT4_uid372_arcsinXPolyEval_q <= sumAHighB_uid513_pT4_uid372_arcsinXPolyEval_q & lowRangeB_uid511_pT4_uid372_arcsinXPolyEval_b;

	--R_uid515_pT4_uid372_arcsinXPolyEval(BITSELECT,514)@62
    R_uid515_pT4_uid372_arcsinXPolyEval_in <= add0_uid511_uid514_pT4_uid372_arcsinXPolyEval_q(70 downto 0);
    R_uid515_pT4_uid372_arcsinXPolyEval_b <= R_uid515_pT4_uid372_arcsinXPolyEval_in(70 downto 26);

	--reg_R_uid515_pT4_uid372_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_1(REG,861)@62
    reg_R_uid515_pT4_uid372_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid515_pT4_uid372_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_1_q <= "000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid515_pT4_uid372_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_1_q <= R_uid515_pT4_uid372_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_nor(LOGICAL,2302)
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_nor_b <= ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_nor_q <= not (ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_nor_a or ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_nor_b);

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_mem_top(CONSTANT,2001)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_mem_top_q <= "01111";

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmp(LOGICAL,2002)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmp_a <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_mem_top_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_q);
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmp_q <= "1" when ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmp_a = ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmp_b else "0";

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmpReg(REG,2003)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmpReg_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_sticky_ena(REG,2303)
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_sticky_ena_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_enaAnd(LOGICAL,2304)
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_enaAnd_a <= ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_enaAnd_q <= ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_enaAnd_a and ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_enaAnd_b;

	--ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_inputreg(DELAY,2292)
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => mAddr_uid88_fpArcsinXTest_b, xout => ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt(COUNTER,1997)
    -- every=1, low=0, high=15, step=1, init=1
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt_i,4));


	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdreg(REG,1998)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdreg_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux(MUX,1999)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_s <= en;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux: PROCESS (ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_s, ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdreg_q, ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem(DUALMEM,2293)
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_ia <= ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_inputreg_q;
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_aa <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_ab <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_q <= ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0(REG,825)@58
    reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_q <= ld_mAddr_uid88_fpArcsinXTest_b_to_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid342_arcsinXTabGen_lutmem(DUALMEM,651)@59
    memoryC1_uid342_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid342_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid342_arcsinXTabGen_lutmem_ab <= reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_q;
    memoryC1_uid342_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 12,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 12,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC1_uid342_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid342_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid342_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid342_arcsinXTabGen_lutmem_iq,
        address_a => memoryC1_uid342_arcsinXTabGen_lutmem_aa,
        data_a => memoryC1_uid342_arcsinXTabGen_lutmem_ia
    );
    memoryC1_uid342_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC1_uid342_arcsinXTabGen_lutmem_q <= memoryC1_uid342_arcsinXTabGen_lutmem_iq(11 downto 0);

	--reg_memoryC1_uid342_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_1(REG,828)@61
    reg_memoryC1_uid342_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid342_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_1_q <= "000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid342_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_1_q <= memoryC1_uid342_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid341_arcsinXTabGen_lutmem(DUALMEM,650)@59
    memoryC1_uid341_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid341_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid341_arcsinXTabGen_lutmem_ab <= reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC1_uid341_arcsinXTabGen_lutmem_0_q;
    memoryC1_uid341_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC1_uid341_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid341_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid341_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid341_arcsinXTabGen_lutmem_iq,
        address_a => memoryC1_uid341_arcsinXTabGen_lutmem_aa,
        data_a => memoryC1_uid341_arcsinXTabGen_lutmem_ia
    );
    memoryC1_uid341_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC1_uid341_arcsinXTabGen_lutmem_q <= memoryC1_uid341_arcsinXTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid341_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_0(REG,827)@61
    reg_memoryC1_uid341_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid341_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid341_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_0_q <= memoryC1_uid341_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid343_arcsinXTabGen(BITJOIN,342)@62
    os_uid343_arcsinXTabGen_q <= reg_memoryC1_uid342_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_1_q & reg_memoryC1_uid341_arcsinXTabGen_lutmem_0_to_os_uid343_arcsinXTabGen_0_q;

	--cIncludingRoundingBit_uid374_arcsinXPolyEval(BITJOIN,373)@62
    cIncludingRoundingBit_uid374_arcsinXPolyEval_q <= os_uid343_arcsinXTabGen_q & rndBit_uid183_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid374_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_0(REG,860)@62
    reg_cIncludingRoundingBit_uid374_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid374_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_0_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid374_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_0_q <= cIncludingRoundingBit_uid374_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid375_arcsinXPolyEval(ADD,374)@63
    ts4_uid375_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => reg_cIncludingRoundingBit_uid374_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_0_q(53)) & reg_cIncludingRoundingBit_uid374_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_0_q);
    ts4_uid375_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((54 downto 45 => reg_R_uid515_pT4_uid372_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_1_q(44)) & reg_R_uid515_pT4_uid372_arcsinXPolyEval_0_to_ts4_uid375_arcsinXPolyEval_1_q);
            ts4_uid375_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid375_arcsinXPolyEval_a) + SIGNED(ts4_uid375_arcsinXPolyEval_b));
    ts4_uid375_arcsinXPolyEval_q <= ts4_uid375_arcsinXPolyEval_o(54 downto 0);


	--s4_uid376_arcsinXPolyEval(BITSELECT,375)@63
    s4_uid376_arcsinXPolyEval_in <= ts4_uid375_arcsinXPolyEval_q;
    s4_uid376_arcsinXPolyEval_b <= s4_uid376_arcsinXPolyEval_in(54 downto 1);

	--yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval(BITSELECT,516)@63
    yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_in <= s4_uid376_arcsinXPolyEval_b;
    yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_b <= yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_in(53 downto 27);

	--reg_yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_9(REG,865)@63
    reg_yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_9_q <= yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_nor(LOGICAL,2070)
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_nor_b <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_nor_q <= not (ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_nor_a or ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_nor_b);

	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_mem_top(CONSTANT,2066)
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_mem_top_q <= "010001";

	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmp(LOGICAL,2067)
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmp_a <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_mem_top_q;
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_q);
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmp_q <= "1" when ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmp_a = ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmp_b else "0";

	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmpReg(REG,2068)
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmpReg_q <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_sticky_ena(REG,2071)
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_nor_q = "1") THEN
                ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_sticky_ena_q <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_enaAnd(LOGICAL,2072)
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_enaAnd_a <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_enaAnd_b <= en;
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_enaAnd_q <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_enaAnd_a and ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_enaAnd_b;

	--xBottomBits_uid520_pT5_uid378_arcsinXPolyEval(BITSELECT,519)@43
    xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_in <= mPPolyEval_uid89_fpArcsinXTest_b(18 downto 0);
    xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b <= xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_in(18 downto 0);

	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_inputreg(DELAY,2060)
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 19, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b, xout => ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt(COUNTER,2062)
    -- every=1, low=0, high=17, step=1, init=1
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_i = 16 THEN
                      ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_eq = '1') THEN
                        ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_i - 17;
                    ELSE
                        ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_i,5));


	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdreg(REG,2063)
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdreg_q <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux(MUX,2064)
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_s <= en;
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux: PROCESS (ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_s, ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdreg_q, ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_s IS
                  WHEN "0" => ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdreg_q;
                  WHEN "1" => ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem(DUALMEM,2061)
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_ia <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_inputreg_q;
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_aa <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdreg_q;
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_ab <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_q;
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 19,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_ia
    );
    ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_q <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_iq(18 downto 0);

	--pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval(BITJOIN,523)@63
    pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_q <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_mem_q & STD_LOGIC_VECTOR((6 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_7(REG,864)@63
    reg_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_7_q <= pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_nor(LOGICAL,2057)
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_nor_b <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q;
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_nor_q <= not (ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_nor_a or ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_nor_b);

	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_mem_top(CONSTANT,2053)
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_mem_top_q <= "010010";

	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmp(LOGICAL,2054)
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmp_a <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_mem_top_q;
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q);
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmp_q <= "1" when ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmp_a = ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmp_b else "0";

	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmpReg(REG,2055)
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmpReg_q <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_sticky_ena(REG,2058)
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_nor_q = "1") THEN
                ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_enaAnd(LOGICAL,2059)
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_enaAnd_a <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q;
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_enaAnd_b <= en;
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_enaAnd_q <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_enaAnd_a and ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_enaAnd_b;

	--xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval(BITSELECT,520)@43
    xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_in <= mPPolyEval_uid89_fpArcsinXTest_b;
    xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b <= xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_in(45 downto 20);

	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_inputreg(DELAY,2047)
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b, xout => ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt(COUNTER,2049)
    -- every=1, low=0, high=18, step=1, init=1
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i = 17 THEN
                      ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i - 18;
                    ELSE
                        ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i,5));


	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdreg(REG,2050)
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux(MUX,2051)
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_s <= en;
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux: PROCESS (ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_s, ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q, ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem(DUALMEM,2048)
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_ia <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_inputreg_q;
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_aa <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q;
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_ab <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q;
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 5,
        numwords_a => 19,
        width_b => 26,
        widthad_b => 5,
        numwords_b => 19,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_iq,
        address_a => ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_aa,
        data_a => ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_ia
    );
    ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_reset0 <= areset;
        ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_q <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_iq(25 downto 0);

	--spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval(BITJOIN,522)@64
    spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_q <= GND_q & ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_mem_q;

	--reg_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_6(REG,863)@64
    reg_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_6_q <= spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid519_pT5_uid378_arcsinXPolyEval(BITSELECT,518)@63
    yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_in <= s4_uid376_arcsinXPolyEval_b(26 downto 0);
    yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_b <= yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_in(26 downto 0);

	--reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4(REG,862)@63
    reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4_q <= yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4_q_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_e(DELAY,1607)@64
    ld_reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4_q_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_e : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4_q, xout => ld_reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4_q_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_e_q, ena => en(0), clk => clk, aclr => areset );

	--multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma(CHAINMULTADD,669)@65
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_a(0),28));
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_a(1),28));
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_p(0) <= multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_l(0) * multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_c(0);
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_p(1) <= multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_l(1) * multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_c(1);
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_p(0),56);
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_p(1),56);
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_x(0) <= multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_w(0);
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_x(1) <= multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_w(1);
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_y(0) <= multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_s(1) + multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_x(0);
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_y(1) <= multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_x(1);
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_a(0) <= RESIZE(UNSIGNED(ld_reg_yBottomBits_uid519_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_4_q_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_e_q),27);
            multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_7_q),27);
            multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_6_q),27);
            multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_s(0) <= multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_y(0);
                multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_s(1) <= multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_q, clk => clk, aclr => areset);

	--highBBits_uid532_pT5_uid378_arcsinXPolyEval(BITSELECT,531)@68
    highBBits_uid532_pT5_uid378_arcsinXPolyEval_in <= multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_q;
    highBBits_uid532_pT5_uid378_arcsinXPolyEval_b <= highBBits_uid532_pT5_uid378_arcsinXPolyEval_in(54 downto 18);

	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_nor(LOGICAL,2044)
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_nor_b <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q;
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_nor_q <= not (ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_nor_a or ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_nor_b);

	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_mem_top(CONSTANT,2040)
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_mem_top_q <= "01101";

	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmp(LOGICAL,2041)
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmp_a <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_mem_top_q;
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q);
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmp_q <= "1" when ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmp_a = ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmp_b else "0";

	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmpReg(REG,2042)
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmpReg_q <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_sticky_ena(REG,2045)
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_nor_q = "1") THEN
                ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_enaAnd(LOGICAL,2046)
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_enaAnd_a <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_sticky_ena_q;
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_enaAnd_b <= en;
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_enaAnd_q <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_enaAnd_a and ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_enaAnd_b;

	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_inputreg(DELAY,2034)
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid475_pT2_uid360_arcsinXPolyEval_0_q, xout => ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt(COUNTER,2036)
    -- every=1, low=0, high=13, step=1, init=1
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i = 12 THEN
                      ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i - 13;
                    ELSE
                        ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_i,4));


	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdreg(REG,2037)
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux(MUX,2038)
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_s <= en;
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux: PROCESS (ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_s, ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q, ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem(DUALMEM,2035)
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_ia <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_inputreg_q;
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_aa <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q;
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_ab <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q;
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 27,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_iq,
        address_a => ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_aa,
        data_a => ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_ia
    );
    ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_reset0 <= areset;
        ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_q <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_iq(26 downto 0);

	--topProd_uid518_pT5_uid378_arcsinXPolyEval(MULT,517)@64
    topProd_uid518_pT5_uid378_arcsinXPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid518_pT5_uid378_arcsinXPolyEval_a),28)) * SIGNED(topProd_uid518_pT5_uid378_arcsinXPolyEval_b);
    topProd_uid518_pT5_uid378_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid518_pT5_uid378_arcsinXPolyEval_a <= (others => '0');
            topProd_uid518_pT5_uid378_arcsinXPolyEval_b <= (others => '0');
            topProd_uid518_pT5_uid378_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid518_pT5_uid378_arcsinXPolyEval_a <= ld_reg_yT2_uid359_arcsinXPolyEval_0_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_0_q_to_topProd_uid518_pT5_uid378_arcsinXPolyEval_a_replace_mem_q;
                topProd_uid518_pT5_uid378_arcsinXPolyEval_b <= reg_yTop27Bits_uid517_pT5_uid378_arcsinXPolyEval_0_to_multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_9_q;
                topProd_uid518_pT5_uid378_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid518_pT5_uid378_arcsinXPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid518_pT5_uid378_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid518_pT5_uid378_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid518_pT5_uid378_arcsinXPolyEval_q <= topProd_uid518_pT5_uid378_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_nor(LOGICAL,2315)
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_nor_b <= ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_sticky_ena_q;
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_nor_q <= not (ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_nor_a or ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_nor_b);

	--ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_sticky_ena(REG,2316)
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_nor_q = "1") THEN
                ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_sticky_ena_q <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_enaAnd(LOGICAL,2317)
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_enaAnd_a <= ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_sticky_ena_q;
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_enaAnd_b <= en;
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_enaAnd_q <= ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_enaAnd_a and ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_enaAnd_b;

	--sSM0W_uid528_pT5_uid378_arcsinXPolyEval(BITSELECT,527)@43
    sSM0W_uid528_pT5_uid378_arcsinXPolyEval_in <= mPPolyEval_uid89_fpArcsinXTest_b(18 downto 0);
    sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b <= sSM0W_uid528_pT5_uid378_arcsinXPolyEval_in(18 downto 15);

	--ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_inputreg(DELAY,2305)
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 4, depth => 1 )
    PORT MAP ( xin => sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b, xout => ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem(DUALMEM,2306)
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_ia <= ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_inputreg_q;
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_aa <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdreg_q;
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_ab <= ld_xBottomBits_uid520_pT5_uid378_arcsinXPolyEval_b_to_pad_xBottomBits_uid520_uid524_pT5_uid378_arcsinXPolyEval_b_replace_rdmux_q;
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 4,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 4,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_iq,
        address_a => ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_aa,
        data_a => ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_ia
    );
    ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_reset0 <= areset;
        ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_q <= ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_iq(3 downto 0);

	--reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1(REG,867)@63
    reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_q <= ld_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_b_to_reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--sSM0H_uid527_pT5_uid378_arcsinXPolyEval(BITSELECT,526)@63
    sSM0H_uid527_pT5_uid378_arcsinXPolyEval_in <= s4_uid376_arcsinXPolyEval_b(26 downto 0);
    sSM0H_uid527_pT5_uid378_arcsinXPolyEval_b <= sSM0H_uid527_pT5_uid378_arcsinXPolyEval_in(26 downto 23);

	--reg_sSM0H_uid527_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_0(REG,866)@63
    reg_sSM0H_uid527_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid527_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_0_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid527_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_0_q <= sSM0H_uid527_pT5_uid378_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid529_pT5_uid378_arcsinXPolyEval(MULT,528)@64
    sm0_uid529_pT5_uid378_arcsinXPolyEval_pr <= UNSIGNED(sm0_uid529_pT5_uid378_arcsinXPolyEval_a) * UNSIGNED(sm0_uid529_pT5_uid378_arcsinXPolyEval_b);
    sm0_uid529_pT5_uid378_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid529_pT5_uid378_arcsinXPolyEval_a <= (others => '0');
            sm0_uid529_pT5_uid378_arcsinXPolyEval_b <= (others => '0');
            sm0_uid529_pT5_uid378_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid529_pT5_uid378_arcsinXPolyEval_a <= reg_sSM0H_uid527_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_0_q;
                sm0_uid529_pT5_uid378_arcsinXPolyEval_b <= reg_sSM0W_uid528_pT5_uid378_arcsinXPolyEval_0_to_sm0_uid529_pT5_uid378_arcsinXPolyEval_1_q;
                sm0_uid529_pT5_uid378_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(sm0_uid529_pT5_uid378_arcsinXPolyEval_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid529_pT5_uid378_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid529_pT5_uid378_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid529_pT5_uid378_arcsinXPolyEval_q <= sm0_uid529_pT5_uid378_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid530_pT5_uid378_arcsinXPolyEval(BITJOIN,529)@67
    TtopProdConcSoftProd_uid530_pT5_uid378_arcsinXPolyEval_q <= topProd_uid518_pT5_uid378_arcsinXPolyEval_q & sm0_uid529_pT5_uid378_arcsinXPolyEval_q;

	--ld_TtopProdConcSoftProd_uid530_pT5_uid378_arcsinXPolyEval_q_to_sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_a(DELAY,1393)@67
    ld_TtopProdConcSoftProd_uid530_pT5_uid378_arcsinXPolyEval_q_to_sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_a : dspba_delay
    GENERIC MAP ( width => 62, depth => 1 )
    PORT MAP ( xin => TtopProdConcSoftProd_uid530_pT5_uid378_arcsinXPolyEval_q, xout => ld_TtopProdConcSoftProd_uid530_pT5_uid378_arcsinXPolyEval_q_to_sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--sumAHighB_uid533_pT5_uid378_arcsinXPolyEval(ADD,532)@68
    sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => ld_TtopProdConcSoftProd_uid530_pT5_uid378_arcsinXPolyEval_q_to_sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_a_q(61)) & ld_TtopProdConcSoftProd_uid530_pT5_uid378_arcsinXPolyEval_q_to_sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_a_q);
    sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((62 downto 37 => highBBits_uid532_pT5_uid378_arcsinXPolyEval_b(36)) & highBBits_uid532_pT5_uid378_arcsinXPolyEval_b);
            sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_a) + SIGNED(sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_b));
    sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_q <= sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_o(62 downto 0);


	--lowRangeB_uid531_pT5_uid378_arcsinXPolyEval(BITSELECT,530)@68
    lowRangeB_uid531_pT5_uid378_arcsinXPolyEval_in <= multSumOfTwo27_uid523_pT5_uid378_arcsinXPolyEval_cma_q(17 downto 0);
    lowRangeB_uid531_pT5_uid378_arcsinXPolyEval_b <= lowRangeB_uid531_pT5_uid378_arcsinXPolyEval_in(17 downto 0);

	--add0_uid531_uid534_pT5_uid378_arcsinXPolyEval(BITJOIN,533)@68
    add0_uid531_uid534_pT5_uid378_arcsinXPolyEval_q <= sumAHighB_uid533_pT5_uid378_arcsinXPolyEval_q & lowRangeB_uid531_pT5_uid378_arcsinXPolyEval_b;

	--R_uid535_pT5_uid378_arcsinXPolyEval(BITSELECT,534)@68
    R_uid535_pT5_uid378_arcsinXPolyEval_in <= add0_uid531_uid534_pT5_uid378_arcsinXPolyEval_q(79 downto 0);
    R_uid535_pT5_uid378_arcsinXPolyEval_b <= R_uid535_pT5_uid378_arcsinXPolyEval_in(79 downto 24);

	--reg_R_uid535_pT5_uid378_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_1(REG,871)@68
    reg_R_uid535_pT5_uid378_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid535_pT5_uid378_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_1_q <= "00000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid535_pT5_uid378_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_1_q <= R_uid535_pT5_uid378_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_nor(LOGICAL,2120)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_nor_b <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_nor_q <= not (ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_nor_a or ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_nor_b);

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_mem_top(CONSTANT,2116)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_mem_top_q <= "010101";

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmp(LOGICAL,2117)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmp_a <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_mem_top_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux_q);
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmp_q <= "1" when ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmp_a = ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmp_b else "0";

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmpReg(REG,2118)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmpReg_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_sticky_ena(REG,2121)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_sticky_ena_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_enaAnd(LOGICAL,2122)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_enaAnd_a <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_enaAnd_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_enaAnd_a and ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_enaAnd_b;

	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt(COUNTER,2112)
    -- every=1, low=0, high=21, step=1, init=1
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_i = 20 THEN
                      ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_i - 21;
                    ELSE
                        ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_i,5));


	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdreg(REG,2113)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdreg_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux(MUX,2114)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux_s, ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdreg_q, ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem(DUALMEM,2111)
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_ia <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_inputreg_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_aa <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_ab <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_q <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC0_uid339_arcsinXTabGen_lutmem(DUALMEM,649)@65
    memoryC0_uid339_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid339_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid339_arcsinXTabGen_lutmem_ab <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_q;
    memoryC0_uid339_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 19,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC0_uid339_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid339_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid339_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid339_arcsinXTabGen_lutmem_iq,
        address_a => memoryC0_uid339_arcsinXTabGen_lutmem_aa,
        data_a => memoryC0_uid339_arcsinXTabGen_lutmem_ia
    );
    memoryC0_uid339_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC0_uid339_arcsinXTabGen_lutmem_q <= memoryC0_uid339_arcsinXTabGen_lutmem_iq(18 downto 0);

	--reg_memoryC0_uid339_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_1(REG,824)@67
    reg_memoryC0_uid339_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid339_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid339_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_1_q <= memoryC0_uid339_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid338_arcsinXTabGen_lutmem(DUALMEM,648)@65
    memoryC0_uid338_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid338_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid338_arcsinXTabGen_lutmem_ab <= ld_reg_mAddr_uid88_fpArcsinXTest_0_to_memoryC0_uid338_arcsinXTabGen_lutmem_0_q_to_memoryC0_uid338_arcsinXTabGen_lutmem_a_replace_mem_q;
    memoryC0_uid338_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC0_uid338_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid338_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid338_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid338_arcsinXTabGen_lutmem_iq,
        address_a => memoryC0_uid338_arcsinXTabGen_lutmem_aa,
        data_a => memoryC0_uid338_arcsinXTabGen_lutmem_ia
    );
    memoryC0_uid338_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC0_uid338_arcsinXTabGen_lutmem_q <= memoryC0_uid338_arcsinXTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid338_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_0(REG,823)@67
    reg_memoryC0_uid338_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid338_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid338_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_0_q <= memoryC0_uid338_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid340_arcsinXTabGen(BITJOIN,339)@68
    os_uid340_arcsinXTabGen_q <= reg_memoryC0_uid339_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_1_q & reg_memoryC0_uid338_arcsinXTabGen_lutmem_0_to_os_uid340_arcsinXTabGen_0_q;

	--rndBit_uid189_arcsinXO2XPolyEval(CONSTANT,188)
    rndBit_uid189_arcsinXO2XPolyEval_q <= "001";

	--cIncludingRoundingBit_uid380_arcsinXPolyEval(BITJOIN,379)@68
    cIncludingRoundingBit_uid380_arcsinXPolyEval_q <= os_uid340_arcsinXTabGen_q & rndBit_uid189_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid380_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_0(REG,870)@68
    reg_cIncludingRoundingBit_uid380_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid380_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid380_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_0_q <= cIncludingRoundingBit_uid380_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid381_arcsinXPolyEval(ADD,380)@69
    ts5_uid381_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid380_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_0_q(61)) & reg_cIncludingRoundingBit_uid380_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_0_q);
    ts5_uid381_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((62 downto 56 => reg_R_uid535_pT5_uid378_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_1_q(55)) & reg_R_uid535_pT5_uid378_arcsinXPolyEval_0_to_ts5_uid381_arcsinXPolyEval_1_q);
            ts5_uid381_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid381_arcsinXPolyEval_a) + SIGNED(ts5_uid381_arcsinXPolyEval_b));
    ts5_uid381_arcsinXPolyEval_q <= ts5_uid381_arcsinXPolyEval_o(62 downto 0);


	--s5_uid382_arcsinXPolyEval(BITSELECT,381)@69
    s5_uid382_arcsinXPolyEval_in <= ts5_uid381_arcsinXPolyEval_q;
    s5_uid382_arcsinXPolyEval_b <= s5_uid382_arcsinXPolyEval_in(62 downto 1);

	--fxpArcsinX_uid91_fpArcsinXTest(BITSELECT,90)@69
    fxpArcsinX_uid91_fpArcsinXTest_in <= s5_uid382_arcsinXPolyEval_b(59 downto 0);
    fxpArcsinX_uid91_fpArcsinXTest_b <= fxpArcsinX_uid91_fpArcsinXTest_in(59 downto 3);

	--reg_fxpArcsinX_uid91_fpArcsinXTest_0_to_path3Diff_uid93_fpArcsinXTest_1(REG,872)@69
    reg_fxpArcsinX_uid91_fpArcsinXTest_0_to_path3Diff_uid93_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fxpArcsinX_uid91_fpArcsinXTest_0_to_path3Diff_uid93_fpArcsinXTest_1_q <= "000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fxpArcsinX_uid91_fpArcsinXTest_0_to_path3Diff_uid93_fpArcsinXTest_1_q <= fxpArcsinX_uid91_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--piO2_uid92_fpArcsinXTest(CONSTANT,91)
    piO2_uid92_fpArcsinXTest_q <= "110010010000111111011010101000100010000101101000110000100";

	--path3Diff_uid93_fpArcsinXTest(SUB,92)@70
    path3Diff_uid93_fpArcsinXTest_a <= STD_LOGIC_VECTOR("0" & piO2_uid92_fpArcsinXTest_q);
    path3Diff_uid93_fpArcsinXTest_b <= STD_LOGIC_VECTOR("0" & reg_fxpArcsinX_uid91_fpArcsinXTest_0_to_path3Diff_uid93_fpArcsinXTest_1_q);
            path3Diff_uid93_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(path3Diff_uid93_fpArcsinXTest_a) - UNSIGNED(path3Diff_uid93_fpArcsinXTest_b));
    path3Diff_uid93_fpArcsinXTest_q <= path3Diff_uid93_fpArcsinXTest_o(57 downto 0);


	--normBitPath3Diff_uid94_fpArcsinXTest(BITSELECT,93)@70
    normBitPath3Diff_uid94_fpArcsinXTest_in <= path3Diff_uid93_fpArcsinXTest_q(56 downto 0);
    normBitPath3Diff_uid94_fpArcsinXTest_b <= normBitPath3Diff_uid94_fpArcsinXTest_in(56 downto 56);

	--reg_normBitPath3Diff_uid94_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_1(REG,873)@70
    reg_normBitPath3Diff_uid94_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normBitPath3Diff_uid94_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normBitPath3Diff_uid94_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_1_q <= normBitPath3Diff_uid94_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expRPath3_uid98_fpArcsinXTest(MUX,97)@71
    expRPath3_uid98_fpArcsinXTest_s <= reg_normBitPath3Diff_uid94_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_1_q;
    expRPath3_uid98_fpArcsinXTest: PROCESS (expRPath3_uid98_fpArcsinXTest_s, en, cstBiasM1_uid14_fpArcsinXTest_q, cstBias_uid13_fpArcsinXTest_q)
    BEGIN
            CASE expRPath3_uid98_fpArcsinXTest_s IS
                  WHEN "0" => expRPath3_uid98_fpArcsinXTest_q <= cstBiasM1_uid14_fpArcsinXTest_q;
                  WHEN "1" => expRPath3_uid98_fpArcsinXTest_q <= cstBias_uid13_fpArcsinXTest_q;
                  WHEN OTHERS => expRPath3_uid98_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--path3DiffHigh_uid95_fpArcsinXTest(BITSELECT,94)@70
    path3DiffHigh_uid95_fpArcsinXTest_in <= path3Diff_uid93_fpArcsinXTest_q(55 downto 0);
    path3DiffHigh_uid95_fpArcsinXTest_b <= path3DiffHigh_uid95_fpArcsinXTest_in(55 downto 3);

	--reg_path3DiffHigh_uid95_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_3(REG,875)@70
    reg_path3DiffHigh_uid95_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path3DiffHigh_uid95_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path3DiffHigh_uid95_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_3_q <= path3DiffHigh_uid95_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path3DiffLow_uid96_fpArcsinXTest(BITSELECT,95)@70
    path3DiffLow_uid96_fpArcsinXTest_in <= path3Diff_uid93_fpArcsinXTest_q(54 downto 0);
    path3DiffLow_uid96_fpArcsinXTest_b <= path3DiffLow_uid96_fpArcsinXTest_in(54 downto 2);

	--reg_path3DiffLow_uid96_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_2(REG,874)@70
    reg_path3DiffLow_uid96_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path3DiffLow_uid96_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path3DiffLow_uid96_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_2_q <= path3DiffLow_uid96_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath3_uid97_fpArcsinXTest(MUX,96)@71
    fracRPath3_uid97_fpArcsinXTest_s <= reg_normBitPath3Diff_uid94_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_1_q;
    fracRPath3_uid97_fpArcsinXTest: PROCESS (fracRPath3_uid97_fpArcsinXTest_s, en, reg_path3DiffLow_uid96_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_2_q, reg_path3DiffHigh_uid95_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_3_q)
    BEGIN
            CASE fracRPath3_uid97_fpArcsinXTest_s IS
                  WHEN "0" => fracRPath3_uid97_fpArcsinXTest_q <= reg_path3DiffLow_uid96_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_2_q;
                  WHEN "1" => fracRPath3_uid97_fpArcsinXTest_q <= reg_path3DiffHigh_uid95_fpArcsinXTest_0_to_fracRPath3_uid97_fpArcsinXTest_3_q;
                  WHEN OTHERS => fracRPath3_uid97_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracConc_uid99_uid99_fpArcsinXTest(BITJOIN,98)@71
    expFracConc_uid99_uid99_fpArcsinXTest_q <= expRPath3_uid98_fpArcsinXTest_q & fracRPath3_uid97_fpArcsinXTest_q;

	--reg_expFracConc_uid99_uid99_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid100_fpArcsinXTest_0(REG,877)@71
    reg_expFracConc_uid99_uid99_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid100_fpArcsinXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expFracConc_uid99_uid99_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid100_fpArcsinXTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expFracConc_uid99_uid99_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid100_fpArcsinXTest_0_q <= expFracConc_uid99_uid99_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expFracRPath2PostRnd_uid100_fpArcsinXTest(ADD,99)@72
    expFracRPath2PostRnd_uid100_fpArcsinXTest_a <= STD_LOGIC_VECTOR("0" & reg_expFracConc_uid99_uid99_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid100_fpArcsinXTest_0_q);
    expFracRPath2PostRnd_uid100_fpArcsinXTest_b <= STD_LOGIC_VECTOR("0000000000000000000000000000000000000000000000000000000000000000" & VCC_q);
            expFracRPath2PostRnd_uid100_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expFracRPath2PostRnd_uid100_fpArcsinXTest_a) + UNSIGNED(expFracRPath2PostRnd_uid100_fpArcsinXTest_b));
    expFracRPath2PostRnd_uid100_fpArcsinXTest_q <= expFracRPath2PostRnd_uid100_fpArcsinXTest_o(64 downto 0);


	--expRPath3_uid102_fpArcsinXTest(BITSELECT,101)@72
    expRPath3_uid102_fpArcsinXTest_in <= expFracRPath2PostRnd_uid100_fpArcsinXTest_q(63 downto 0);
    expRPath3_uid102_fpArcsinXTest_b <= expRPath3_uid102_fpArcsinXTest_in(63 downto 53);

	--reg_expRPath3_uid102_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_5(REG,884)@72
    reg_expRPath3_uid102_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPath3_uid102_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_5_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPath3_uid102_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_5_q <= expRPath3_uid102_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_nor(LOGICAL,1872)
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_nor_b <= ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_sticky_ena_q;
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_nor_q <= not (ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_nor_a or ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_nor_b);

	--ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_mem_top(CONSTANT,1855)
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_mem_top_q <= "0100010";

	--ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmp(LOGICAL,1869)
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmp_a <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_mem_top_q;
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux_q);
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmp_q <= "1" when ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmp_a = ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmp_b else "0";

	--ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmpReg(REG,1870)
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmpReg_q <= ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_sticky_ena(REG,1873)
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_nor_q = "1") THEN
                ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_sticky_ena_q <= ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_enaAnd(LOGICAL,1874)
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_enaAnd_a <= ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_sticky_ena_q;
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_enaAnd_b <= en;
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_enaAnd_q <= ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_enaAnd_a and ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_enaAnd_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row(CONSTANT,588)
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--yAddr_uid54_fpArcsinXTest(BITSELECT,53)@2
    yAddr_uid54_fpArcsinXTest_in <= y_uid50_fpArcsinXTest_b;
    yAddr_uid54_fpArcsinXTest_b <= yAddr_uid54_fpArcsinXTest_in(78 downto 71);

	--reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0(REG,697)@2
    reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_q <= yAddr_uid54_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid161_arcsinXO2XTabGen_lutmem(DUALMEM,647)@3
    memoryC5_uid161_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC5_uid161_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC5_uid161_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_q;
    memoryC5_uid161_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 18,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 18,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC5_uid161_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid161_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid161_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid161_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC5_uid161_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC5_uid161_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC5_uid161_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC5_uid161_arcsinXO2XTabGen_lutmem_q <= memoryC5_uid161_arcsinXO2XTabGen_lutmem_iq(17 downto 0);

	--reg_memoryC5_uid161_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_1(REG,702)@5
    reg_memoryC5_uid161_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid161_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_1_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid161_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_1_q <= memoryC5_uid161_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_y_uid50_fpArcsinXTest_b_to_yPPolyEval_uid55_fpArcsinXTest_a_inputreg(DELAY,1836)
    ld_y_uid50_fpArcsinXTest_b_to_yPPolyEval_uid55_fpArcsinXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => y_uid50_fpArcsinXTest_b, xout => ld_y_uid50_fpArcsinXTest_b_to_yPPolyEval_uid55_fpArcsinXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_y_uid50_fpArcsinXTest_b_to_yPPolyEval_uid55_fpArcsinXTest_a(DELAY,919)@2
    ld_y_uid50_fpArcsinXTest_b_to_yPPolyEval_uid55_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 79, depth => 2 )
    PORT MAP ( xin => ld_y_uid50_fpArcsinXTest_b_to_yPPolyEval_uid55_fpArcsinXTest_a_inputreg_q, xout => ld_y_uid50_fpArcsinXTest_b_to_yPPolyEval_uid55_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--yPPolyEval_uid55_fpArcsinXTest(BITSELECT,54)@5
    yPPolyEval_uid55_fpArcsinXTest_in <= ld_y_uid50_fpArcsinXTest_b_to_yPPolyEval_uid55_fpArcsinXTest_a_q(70 downto 0);
    yPPolyEval_uid55_fpArcsinXTest_b <= yPPolyEval_uid55_fpArcsinXTest_in(70 downto 24);

	--yT1_uid163_arcsinXO2XPolyEval(BITSELECT,162)@5
    yT1_uid163_arcsinXO2XPolyEval_in <= yPPolyEval_uid55_fpArcsinXTest_b;
    yT1_uid163_arcsinXO2XPolyEval_b <= yT1_uid163_arcsinXO2XPolyEval_in(46 downto 29);

	--reg_yT1_uid163_arcsinXO2XPolyEval_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_0(REG,701)@5
    reg_yT1_uid163_arcsinXO2XPolyEval_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid163_arcsinXO2XPolyEval_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_0_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid163_arcsinXO2XPolyEval_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_0_q <= yT1_uid163_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval(MULT,383)@6
    prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_a),19)) * SIGNED(prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_b);
    prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_a <= reg_yT1_uid163_arcsinXO2XPolyEval_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_0_q;
                prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_b <= reg_memoryC5_uid161_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_1_q;
                prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_pr,36));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_q <= prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid385_pT1_uid164_arcsinXO2XPolyEval(BITSELECT,384)@9
    prodXYTruncFR_uid385_pT1_uid164_arcsinXO2XPolyEval_in <= prodXY_uid384_pT1_uid164_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid385_pT1_uid164_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid385_pT1_uid164_arcsinXO2XPolyEval_in(35 downto 17);

	--highBBits_uid166_arcsinXO2XPolyEval(BITSELECT,165)@9
    highBBits_uid166_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid385_pT1_uid164_arcsinXO2XPolyEval_b;
    highBBits_uid166_arcsinXO2XPolyEval_b <= highBBits_uid166_arcsinXO2XPolyEval_in(18 downto 1);

	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_a(DELAY,1654)@2
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => yAddr_uid54_fpArcsinXTest_b, xout => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0(REG,703)@5
    reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC4_uid159_arcsinXO2XTabGen_lutmem(DUALMEM,646)@6
    memoryC4_uid159_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC4_uid159_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC4_uid159_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_q;
    memoryC4_uid159_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 26,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC4_uid159_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid159_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid159_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid159_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC4_uid159_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC4_uid159_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC4_uid159_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC4_uid159_arcsinXO2XTabGen_lutmem_q <= memoryC4_uid159_arcsinXO2XTabGen_lutmem_iq(25 downto 0);

	--reg_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid167_arcsinXO2XPolyEval_0(REG,704)@8
    reg_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid167_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid167_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid167_arcsinXO2XPolyEval_0_q <= memoryC4_uid159_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid167_arcsinXO2XPolyEval(ADD,166)@9
    sumAHighB_uid167_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((26 downto 26 => reg_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid167_arcsinXO2XPolyEval_0_q(25)) & reg_memoryC4_uid159_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid167_arcsinXO2XPolyEval_0_q);
    sumAHighB_uid167_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((26 downto 18 => highBBits_uid166_arcsinXO2XPolyEval_b(17)) & highBBits_uid166_arcsinXO2XPolyEval_b);
            sumAHighB_uid167_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid167_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid167_arcsinXO2XPolyEval_b));
    sumAHighB_uid167_arcsinXO2XPolyEval_q <= sumAHighB_uid167_arcsinXO2XPolyEval_o(26 downto 0);


	--lowRangeB_uid165_arcsinXO2XPolyEval(BITSELECT,164)@9
    lowRangeB_uid165_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid385_pT1_uid164_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid165_arcsinXO2XPolyEval_b <= lowRangeB_uid165_arcsinXO2XPolyEval_in(0 downto 0);

	--s1_uid165_uid168_arcsinXO2XPolyEval(BITJOIN,167)@9
    s1_uid165_uid168_arcsinXO2XPolyEval_q <= sumAHighB_uid167_arcsinXO2XPolyEval_q & lowRangeB_uid165_arcsinXO2XPolyEval_b;

	--reg_s1_uid165_uid168_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_1(REG,706)@9
    reg_s1_uid165_uid168_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid165_uid168_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_1_q <= "0000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid165_uid168_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_1_q <= s1_uid165_uid168_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_nor(LOGICAL,1992)
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_nor_b <= ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_nor_q <= not (ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_nor_a or ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_nor_b);

	--ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_sticky_ena(REG,1993)
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,1994)
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_enaAnd_a <= ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_enaAnd_q <= ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_enaAnd_a and ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_enaAnd_b;

	--yT2_uid169_arcsinXO2XPolyEval(BITSELECT,168)@5
    yT2_uid169_arcsinXO2XPolyEval_in <= yPPolyEval_uid55_fpArcsinXTest_b;
    yT2_uid169_arcsinXO2XPolyEval_b <= yT2_uid169_arcsinXO2XPolyEval_in(46 downto 21);

	--reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0(REG,705)@5
    reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q <= yT2_uid169_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_inputreg(DELAY,1984)
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q, xout => ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,1985)
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_inputreg_q;
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdreg_q;
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid89_fpArcsinXTest_b_to_yT2_uid359_arcsinXPolyEval_a_replace_rdmux_q;
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 26,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_q <= ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_iq(25 downto 0);

	--prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval(MULT,386)@10
    prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a),27)) * SIGNED(prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_b);
    prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a <= ld_reg_yT2_uid169_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_0_q_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_a_replace_mem_q;
                prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_b <= reg_s1_uid165_uid168_arcsinXO2XPolyEval_0_to_prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_1_q;
                prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_q <= prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid388_pT2_uid170_arcsinXO2XPolyEval(BITSELECT,387)@13
    prodXYTruncFR_uid388_pT2_uid170_arcsinXO2XPolyEval_in <= prodXY_uid387_pT2_uid170_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid388_pT2_uid170_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid388_pT2_uid170_arcsinXO2XPolyEval_in(53 downto 25);

	--highBBits_uid172_arcsinXO2XPolyEval(BITSELECT,171)@13
    highBBits_uid172_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid388_pT2_uid170_arcsinXO2XPolyEval_b;
    highBBits_uid172_arcsinXO2XPolyEval_b <= highBBits_uid172_arcsinXO2XPolyEval_in(28 downto 1);

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_nor(LOGICAL,2107)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_nor_b <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_nor_q <= not (ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_nor_a or ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_nor_b);

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_sticky_ena(REG,2108)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_enaAnd(LOGICAL,2109)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_enaAnd_a <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_enaAnd_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_enaAnd_a and ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_enaAnd_b;

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_inputreg(DELAY,2084)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_q, xout => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem(DUALMEM,2098)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_ia <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_inputreg_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_aa <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_ab <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC3_uid157_arcsinXO2XTabGen_lutmem(DUALMEM,645)@10
    memoryC3_uid157_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC3_uid157_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC3_uid157_arcsinXO2XTabGen_lutmem_ab <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_mem_q;
    memoryC3_uid157_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 34,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC3_uid157_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid157_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid157_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid157_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC3_uid157_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC3_uid157_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC3_uid157_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC3_uid157_arcsinXO2XTabGen_lutmem_q <= memoryC3_uid157_arcsinXO2XTabGen_lutmem_iq(33 downto 0);

	--reg_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid173_arcsinXO2XPolyEval_0(REG,708)@12
    reg_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid173_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid173_arcsinXO2XPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid173_arcsinXO2XPolyEval_0_q <= memoryC3_uid157_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid173_arcsinXO2XPolyEval(ADD,172)@13
    sumAHighB_uid173_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((34 downto 34 => reg_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid173_arcsinXO2XPolyEval_0_q(33)) & reg_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid173_arcsinXO2XPolyEval_0_q);
    sumAHighB_uid173_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((34 downto 28 => highBBits_uid172_arcsinXO2XPolyEval_b(27)) & highBBits_uid172_arcsinXO2XPolyEval_b);
            sumAHighB_uid173_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid173_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid173_arcsinXO2XPolyEval_b));
    sumAHighB_uid173_arcsinXO2XPolyEval_q <= sumAHighB_uid173_arcsinXO2XPolyEval_o(34 downto 0);


	--lowRangeB_uid171_arcsinXO2XPolyEval(BITSELECT,170)@13
    lowRangeB_uid171_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid388_pT2_uid170_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid171_arcsinXO2XPolyEval_b <= lowRangeB_uid171_arcsinXO2XPolyEval_in(0 downto 0);

	--s2_uid171_uid174_arcsinXO2XPolyEval(BITJOIN,173)@13
    s2_uid171_uid174_arcsinXO2XPolyEval_q <= sumAHighB_uid173_arcsinXO2XPolyEval_q & lowRangeB_uid171_arcsinXO2XPolyEval_b;

	--reg_s2_uid171_uid174_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_1(REG,710)@13
    reg_s2_uid171_uid174_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s2_uid171_uid174_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s2_uid171_uid174_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_1_q <= s2_uid171_uid174_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_nor(LOGICAL,2239)
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_nor_b <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_sticky_ena_q;
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_nor_q <= not (ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_nor_a or ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_nor_b);

	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_sticky_ena(REG,2240)
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_nor_q = "1") THEN
                ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_sticky_ena_q <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_enaAnd(LOGICAL,2241)
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_enaAnd_a <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_sticky_ena_q;
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_enaAnd_b <= en;
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_enaAnd_q <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_enaAnd_a and ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_enaAnd_b;

	--yT3_uid175_arcsinXO2XPolyEval(BITSELECT,174)@5
    yT3_uid175_arcsinXO2XPolyEval_in <= yPPolyEval_uid55_fpArcsinXTest_b;
    yT3_uid175_arcsinXO2XPolyEval_b <= yT3_uid175_arcsinXO2XPolyEval_in(46 downto 13);

	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_inputreg(DELAY,2229)
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 34, depth => 1 )
    PORT MAP ( xin => yT3_uid175_arcsinXO2XPolyEval_b, xout => ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem(DUALMEM,2230)
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_ia <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_inputreg_q;
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_aa <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdreg_q;
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_ab <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_rdmux_q;
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 34,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_iq,
        address_a => ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_aa,
        data_a => ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_ia
    );
    ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_reset0 <= areset;
        ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_q <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_iq(33 downto 0);

	--reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0(REG,709)@13
    reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_q <= ld_yT3_uid175_arcsinXO2XPolyEval_b_to_reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval(MULT,389)@14
    prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_a),35)) * SIGNED(prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_b);
    prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_a <= reg_yT3_uid175_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_0_q;
                prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_b <= reg_s2_uid171_uid174_arcsinXO2XPolyEval_0_to_prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_1_q;
                prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_pr,70));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_q <= prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid391_pT3_uid176_arcsinXO2XPolyEval(BITSELECT,390)@17
    prodXYTruncFR_uid391_pT3_uid176_arcsinXO2XPolyEval_in <= prodXY_uid390_pT3_uid176_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid391_pT3_uid176_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid391_pT3_uid176_arcsinXO2XPolyEval_in(69 downto 35);

	--highBBits_uid178_arcsinXO2XPolyEval(BITSELECT,177)@17
    highBBits_uid178_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid391_pT3_uid176_arcsinXO2XPolyEval_b;
    highBBits_uid178_arcsinXO2XPolyEval_b <= highBBits_uid178_arcsinXO2XPolyEval_in(34 downto 1);

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_nor(LOGICAL,2094)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_nor_b <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_nor_q <= not (ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_nor_a or ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_nor_b);

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_sticky_ena(REG,2095)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_enaAnd(LOGICAL,2096)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_enaAnd_a <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_enaAnd_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_enaAnd_a and ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_enaAnd_b;

	--ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem(DUALMEM,2085)
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_ia <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_inputreg_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_aa <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_ab <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC2_uid154_arcsinXO2XTabGen_lutmem(DUALMEM,644)@14
    memoryC2_uid154_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid154_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid154_arcsinXO2XTabGen_lutmem_ab <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_q_to_memoryC2_uid154_arcsinXO2XTabGen_lutmem_a_replace_mem_q;
    memoryC2_uid154_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC2_uid154_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid154_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid154_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid154_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC2_uid154_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC2_uid154_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC2_uid154_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC2_uid154_arcsinXO2XTabGen_lutmem_q <= memoryC2_uid154_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_to_os_uid156_arcsinXO2XTabGen_0(REG,712)@16
    reg_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_to_os_uid156_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_to_os_uid156_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_to_os_uid156_arcsinXO2XTabGen_0_q <= memoryC2_uid154_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid156_arcsinXO2XTabGen(BITJOIN,155)@17
    os_uid156_arcsinXO2XTabGen_q <= GND_q & reg_memoryC2_uid154_arcsinXO2XTabGen_lutmem_0_to_os_uid156_arcsinXO2XTabGen_0_q;

	--sumAHighB_uid179_arcsinXO2XPolyEval(ADD,178)@17
    sumAHighB_uid179_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((41 downto 41 => os_uid156_arcsinXO2XTabGen_q(40)) & os_uid156_arcsinXO2XTabGen_q);
    sumAHighB_uid179_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((41 downto 34 => highBBits_uid178_arcsinXO2XPolyEval_b(33)) & highBBits_uid178_arcsinXO2XPolyEval_b);
            sumAHighB_uid179_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid179_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid179_arcsinXO2XPolyEval_b));
    sumAHighB_uid179_arcsinXO2XPolyEval_q <= sumAHighB_uid179_arcsinXO2XPolyEval_o(41 downto 0);


	--lowRangeB_uid177_arcsinXO2XPolyEval(BITSELECT,176)@17
    lowRangeB_uid177_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid391_pT3_uid176_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid177_arcsinXO2XPolyEval_b <= lowRangeB_uid177_arcsinXO2XPolyEval_in(0 downto 0);

	--s3_uid177_uid180_arcsinXO2XPolyEval(BITJOIN,179)@17
    s3_uid177_uid180_arcsinXO2XPolyEval_q <= sumAHighB_uid179_arcsinXO2XPolyEval_q & lowRangeB_uid177_arcsinXO2XPolyEval_b;

	--yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval(BITSELECT,398)@17
    yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_in <= s3_uid177_uid180_arcsinXO2XPolyEval_q;
    yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_b <= yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_in(42 downto 25);

	--reg_yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_9(REG,716)@17
    reg_yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_9_q <= yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_nor(LOGICAL,1891)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_nor_b <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_nor_q <= not (ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_nor_a or ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_nor_b);

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_sticky_ena(REG,1892)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,1893)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_enaAnd_a <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_enaAnd_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_enaAnd_a and ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_enaAnd_b;

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_inputreg(DELAY,1881)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 47, depth => 1 )
    PORT MAP ( xin => yPPolyEval_uid55_fpArcsinXTest_b, xout => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,1882)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_inputreg_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 47,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 47,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_iq(46 downto 0);

	--yT4_uid181_arcsinXO2XPolyEval(BITSELECT,180)@17
    yT4_uid181_arcsinXO2XPolyEval_in <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_replace_mem_q;
    yT4_uid181_arcsinXO2XPolyEval_b <= yT4_uid181_arcsinXO2XPolyEval_in(46 downto 6);

	--xBottomBits_uid398_pT4_uid182_arcsinXO2XPolyEval(BITSELECT,397)@17
    xBottomBits_uid398_pT4_uid182_arcsinXO2XPolyEval_in <= yT4_uid181_arcsinXO2XPolyEval_b(13 downto 0);
    xBottomBits_uid398_pT4_uid182_arcsinXO2XPolyEval_b <= xBottomBits_uid398_pT4_uid182_arcsinXO2XPolyEval_in(13 downto 0);

	--pad_xBottomBits_uid398_uid401_pT4_uid182_arcsinXO2XPolyEval(BITJOIN,400)@17
    pad_xBottomBits_uid398_uid401_pT4_uid182_arcsinXO2XPolyEval_q <= xBottomBits_uid398_pT4_uid182_arcsinXO2XPolyEval_b & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid398_uid401_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_7(REG,715)@17
    reg_pad_xBottomBits_uid398_uid401_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid398_uid401_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid398_uid401_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_7_q <= pad_xBottomBits_uid398_uid401_pT4_uid182_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid397_pT4_uid182_arcsinXO2XPolyEval(BITSELECT,396)@17
    yBottomBits_uid397_pT4_uid182_arcsinXO2XPolyEval_in <= s3_uid177_uid180_arcsinXO2XPolyEval_q(15 downto 0);
    yBottomBits_uid397_pT4_uid182_arcsinXO2XPolyEval_b <= yBottomBits_uid397_pT4_uid182_arcsinXO2XPolyEval_in(15 downto 0);

	--spad_yBottomBits_uid397_uid400_pT4_uid182_arcsinXO2XPolyEval(BITJOIN,399)@17
    spad_yBottomBits_uid397_uid400_pT4_uid182_arcsinXO2XPolyEval_q <= GND_q & yBottomBits_uid397_pT4_uid182_arcsinXO2XPolyEval_b;

	--pad_yBottomBits_uid397_uid402_pT4_uid182_arcsinXO2XPolyEval(BITJOIN,401)@17
    pad_yBottomBits_uid397_uid402_pT4_uid182_arcsinXO2XPolyEval_q <= spad_yBottomBits_uid397_uid400_pT4_uid182_arcsinXO2XPolyEval_q & GND_q;

	--reg_pad_yBottomBits_uid397_uid402_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_6(REG,714)@17
    reg_pad_yBottomBits_uid397_uid402_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid397_uid402_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid397_uid402_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_6_q <= pad_yBottomBits_uid397_uid402_pT4_uid182_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval(BITSELECT,395)@17
    xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_in <= yT4_uid181_arcsinXO2XPolyEval_b;
    xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_b <= xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_in(40 downto 23);

	--reg_xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_4(REG,713)@17
    reg_xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_4_q <= xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma(CHAINMULTADD,657)@18
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_a(0),19));
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_a(1),19));
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_p(0) <= multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_l(0) * multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_c(0);
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_p(1) <= multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_l(1) * multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_c(1);
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_p(1),38);
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_x(0) <= multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_w(0);
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_y(0) <= multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_x(0);
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid396_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_4_q),18);
            multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid398_uid401_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_7_q),18);
            multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid397_uid402_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_6_q),18);
            multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid399_pT4_uid182_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_s(0) <= multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval(BITSELECT,403)@21
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_cma_q;
    multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_b <= multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_in(36 downto 1);

	--highBBits_uid406_pT4_uid182_arcsinXO2XPolyEval(BITSELECT,405)@21
    highBBits_uid406_pT4_uid182_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_b;
    highBBits_uid406_pT4_uid182_arcsinXO2XPolyEval_b <= highBBits_uid406_pT4_uid182_arcsinXO2XPolyEval_in(35 downto 7);

	--yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval(BITSELECT,393)@17
    yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_in <= s3_uid177_uid180_arcsinXO2XPolyEval_q;
    yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_b <= yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_in(42 downto 16);

	--reg_yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_1(REG,718)@17
    reg_yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_1_q <= yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval(BITSELECT,392)@17
    xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_in <= yT4_uid181_arcsinXO2XPolyEval_b;
    xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_b <= xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_in(40 downto 14);

	--reg_xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_0(REG,717)@17
    reg_xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_0_q <= xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid395_pT4_uid182_arcsinXO2XPolyEval(MULT,394)@18
    topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_a),28)) * SIGNED(topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_b);
    topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_a <= (others => '0');
            topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_b <= (others => '0');
            topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_a <= reg_xTop27Bits_uid393_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_0_q;
                topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_b <= reg_yTop27Bits_uid394_pT4_uid182_arcsinXO2XPolyEval_0_to_topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_1_q;
                topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid395_pT4_uid182_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_q <= topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval(ADD,406)@21
    sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_q(53)) & topProd_uid395_pT4_uid182_arcsinXO2XPolyEval_q);
    sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid406_pT4_uid182_arcsinXO2XPolyEval_b(28)) & highBBits_uid406_pT4_uid182_arcsinXO2XPolyEval_b);
            sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_b));
    sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_q <= sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_o(54 downto 0);


	--lowRangeB_uid405_pT4_uid182_arcsinXO2XPolyEval(BITSELECT,404)@21
    lowRangeB_uid405_pT4_uid182_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid400_pT4_uid182_arcsinXO2XPolyEval_b(6 downto 0);
    lowRangeB_uid405_pT4_uid182_arcsinXO2XPolyEval_b <= lowRangeB_uid405_pT4_uid182_arcsinXO2XPolyEval_in(6 downto 0);

	--add0_uid405_uid408_pT4_uid182_arcsinXO2XPolyEval(BITJOIN,407)@21
    add0_uid405_uid408_pT4_uid182_arcsinXO2XPolyEval_q <= sumAHighB_uid407_pT4_uid182_arcsinXO2XPolyEval_q & lowRangeB_uid405_pT4_uid182_arcsinXO2XPolyEval_b;

	--R_uid409_pT4_uid182_arcsinXO2XPolyEval(BITSELECT,408)@21
    R_uid409_pT4_uid182_arcsinXO2XPolyEval_in <= add0_uid405_uid408_pT4_uid182_arcsinXO2XPolyEval_q(60 downto 0);
    R_uid409_pT4_uid182_arcsinXO2XPolyEval_b <= R_uid409_pT4_uid182_arcsinXO2XPolyEval_in(60 downto 17);

	--reg_R_uid409_pT4_uid182_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_1(REG,720)@21
    reg_R_uid409_pT4_uid182_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid409_pT4_uid182_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_1_q <= "00000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid409_pT4_uid182_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_1_q <= R_uid409_pT4_uid182_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_nor(LOGICAL,2226)
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_nor_b <= ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_sticky_ena_q;
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_nor_q <= not (ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_nor_a or ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_nor_b);

	--ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_sticky_ena(REG,2227)
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_nor_q = "1") THEN
                ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_sticky_ena_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_enaAnd(LOGICAL,2228)
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_enaAnd_a <= ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_sticky_ena_q;
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_enaAnd_b <= en;
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_enaAnd_q <= ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_enaAnd_a and ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_enaAnd_b;

	--memoryC1_uid152_arcsinXO2XTabGen_lutmem(DUALMEM,643)@3
    memoryC1_uid152_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid152_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid152_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_q;
    memoryC1_uid152_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 8,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC1_uid152_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid152_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid152_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid152_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC1_uid152_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC1_uid152_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC1_uid152_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC1_uid152_arcsinXO2XTabGen_lutmem_q <= memoryC1_uid152_arcsinXO2XTabGen_lutmem_iq(7 downto 0);

	--ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_inputreg(DELAY,2216)
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => memoryC1_uid152_arcsinXO2XTabGen_lutmem_q, xout => ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem(DUALMEM,2217)
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_ia <= ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_inputreg_q;
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_aa <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q;
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_ab <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q;
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_iq,
        address_a => ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_aa,
        data_a => ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_ia
    );
    ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_reset0 <= areset;
        ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_q <= ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_iq(7 downto 0);

	--reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1(REG,699)@20
    reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_q <= ld_memoryC1_uid152_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2213)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2214)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2215)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_inputreg(DELAY,2190)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => yAddr_uid54_fpArcsinXTest_b, xout => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2204)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0(REG,696)@17
    reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid151_arcsinXO2XTabGen_lutmem(DUALMEM,642)@18
    memoryC1_uid151_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid151_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid151_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_q;
    memoryC1_uid151_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC1_uid151_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid151_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid151_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid151_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC1_uid151_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC1_uid151_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC1_uid151_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC1_uid151_arcsinXO2XTabGen_lutmem_q <= memoryC1_uid151_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_0(REG,698)@20
    reg_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_0_q <= memoryC1_uid151_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid153_arcsinXO2XTabGen(BITJOIN,152)@21
    os_uid153_arcsinXO2XTabGen_q <= reg_memoryC1_uid152_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_1_q & reg_memoryC1_uid151_arcsinXO2XTabGen_lutmem_0_to_os_uid153_arcsinXO2XTabGen_0_q;

	--cIncludingRoundingBit_uid184_arcsinXO2XPolyEval(BITJOIN,183)@21
    cIncludingRoundingBit_uid184_arcsinXO2XPolyEval_q <= os_uid153_arcsinXO2XTabGen_q & rndBit_uid183_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid184_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_0(REG,719)@21
    reg_cIncludingRoundingBit_uid184_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid184_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid184_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_0_q <= cIncludingRoundingBit_uid184_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid185_arcsinXO2XPolyEval(ADD,184)@22
    ts4_uid185_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((50 downto 50 => reg_cIncludingRoundingBit_uid184_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_0_q(49)) & reg_cIncludingRoundingBit_uid184_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_0_q);
    ts4_uid185_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((50 downto 44 => reg_R_uid409_pT4_uid182_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_1_q(43)) & reg_R_uid409_pT4_uid182_arcsinXO2XPolyEval_0_to_ts4_uid185_arcsinXO2XPolyEval_1_q);
            ts4_uid185_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid185_arcsinXO2XPolyEval_a) + SIGNED(ts4_uid185_arcsinXO2XPolyEval_b));
    ts4_uid185_arcsinXO2XPolyEval_q <= ts4_uid185_arcsinXO2XPolyEval_o(50 downto 0);


	--s4_uid186_arcsinXO2XPolyEval(BITSELECT,185)@22
    s4_uid186_arcsinXO2XPolyEval_in <= ts4_uid185_arcsinXO2XPolyEval_q;
    s4_uid186_arcsinXO2XPolyEval_b <= s4_uid186_arcsinXO2XPolyEval_in(50 downto 1);

	--yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval(BITSELECT,410)@22
    yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_in <= s4_uid186_arcsinXO2XPolyEval_b;
    yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_b <= yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_in(49 downto 23);

	--reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_9(REG,724)@22
    reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_9_q <= yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_nor(LOGICAL,2018)
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_nor_b <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_nor_q <= not (ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_nor_a or ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_nor_b);

	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_sticky_ena(REG,2019)
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_nor_q = "1") THEN
                ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_sticky_ena_q <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_enaAnd(LOGICAL,2020)
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_enaAnd_a <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_enaAnd_b <= en;
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_enaAnd_q <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_enaAnd_a and ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_enaAnd_b;

	--xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval(BITSELECT,413)@5
    xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_in <= yPPolyEval_uid55_fpArcsinXTest_b(19 downto 0);
    xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b <= xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_in(19 downto 0);

	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_inputreg(DELAY,2008)
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 20, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b, xout => ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem(DUALMEM,2009)
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_ia <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_inputreg_q;
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_aa <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdreg_q;
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_ab <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_rdmux_q;
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 20,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_ia
    );
    ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_q <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_iq(19 downto 0);

	--pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval(BITJOIN,415)@22
    pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_q <= ld_xBottomBits_uid414_pT5_uid188_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_b_replace_mem_q & STD_LOGIC_VECTOR((5 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_7(REG,723)@22
    reg_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_7_q <= pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval(BITSELECT,412)@22
    yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_in <= s4_uid186_arcsinXO2XPolyEval_b(22 downto 0);
    yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_b <= yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_in(22 downto 0);

	--ld_yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid413_uid415_pT5_uid188_arcsinXO2XPolyEval_a(DELAY,1277)@22
    ld_yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid413_uid415_pT5_uid188_arcsinXO2XPolyEval_a : dspba_delay
    GENERIC MAP ( width => 23, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_b, xout => ld_yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid413_uid415_pT5_uid188_arcsinXO2XPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--spad_yBottomBits_uid413_uid415_pT5_uid188_arcsinXO2XPolyEval(BITJOIN,414)@23
    spad_yBottomBits_uid413_uid415_pT5_uid188_arcsinXO2XPolyEval_q <= GND_q & ld_yBottomBits_uid413_pT5_uid188_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid413_uid415_pT5_uid188_arcsinXO2XPolyEval_a_q;

	--pad_yBottomBits_uid413_uid417_pT5_uid188_arcsinXO2XPolyEval(BITJOIN,416)@23
    pad_yBottomBits_uid413_uid417_pT5_uid188_arcsinXO2XPolyEval_q <= spad_yBottomBits_uid413_uid415_pT5_uid188_arcsinXO2XPolyEval_q & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid413_uid417_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_6(REG,722)@23
    reg_pad_yBottomBits_uid413_uid417_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid413_uid417_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid413_uid417_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_6_q <= pad_yBottomBits_uid413_uid417_pT5_uid188_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_nor(LOGICAL,2005)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_nor_b <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_nor_q <= not (ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_nor_a or ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_nor_b);

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_sticky_ena(REG,2006)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,2007)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_enaAnd_a <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_enaAnd_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_enaAnd_a and ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_enaAnd_b;

	--ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,1996)
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_yT4_uid181_arcsinXO2XPolyEval_a_inputreg_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 47,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 47,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_q <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_iq(46 downto 0);

	--xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval(BITSELECT,409)@23
    xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_in <= ld_yPPolyEval_uid55_fpArcsinXTest_b_to_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_a_replace_mem_q;
    xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_b <= xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_in(46 downto 20);

	--reg_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_4(REG,721)@23
    reg_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_4_q <= xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma(CHAINMULTADD,658)@24
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_a(0),28));
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_a(1),28));
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_p(0) <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_l(0) * multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_c(0);
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_p(1) <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_l(1) * multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_c(1);
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_p(0),56);
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_p(1),56);
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_x(0) <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_w(0);
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_x(1) <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_w(1);
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_y(0) <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_s(1) + multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_x(0);
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_y(1) <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_x(1);
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_4_q),27);
            multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid414_uid416_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_7_q),27);
            multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid413_uid417_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_6_q),27);
            multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_s(0) <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_y(0);
                multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_s(1) <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval(BITSELECT,418)@27
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_q;
    multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_b <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_in(54 downto 3);

	--highBBits_uid421_pT5_uid188_arcsinXO2XPolyEval(BITSELECT,420)@27
    highBBits_uid421_pT5_uid188_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_b;
    highBBits_uid421_pT5_uid188_arcsinXO2XPolyEval_b <= highBBits_uid421_pT5_uid188_arcsinXO2XPolyEval_in(51 downto 23);

	--ld_reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_1_q_to_topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_b(DELAY,1274)@23
    ld_reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_1_q_to_topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_b : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_9_q, xout => ld_reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_1_q_to_topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_b_q, ena => en(0), clk => clk, aclr => areset );

	--topProd_uid412_pT5_uid188_arcsinXO2XPolyEval(MULT,411)@24
    topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_a),28)) * SIGNED(topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_b);
    topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_a <= (others => '0');
            topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_b <= (others => '0');
            topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_a <= reg_xTop27Bits_uid410_pT5_uid188_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_cma_4_q;
                topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_b <= ld_reg_yTop27Bits_uid411_pT5_uid188_arcsinXO2XPolyEval_0_to_topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_1_q_to_topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_b_q;
                topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid412_pT5_uid188_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_q <= topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval(ADD,421)@27
    sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_q(53)) & topProd_uid412_pT5_uid188_arcsinXO2XPolyEval_q);
    sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid421_pT5_uid188_arcsinXO2XPolyEval_b(28)) & highBBits_uid421_pT5_uid188_arcsinXO2XPolyEval_b);
            sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_b));
    sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_q <= sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_o(54 downto 0);


	--lowRangeB_uid420_pT5_uid188_arcsinXO2XPolyEval(BITSELECT,419)@27
    lowRangeB_uid420_pT5_uid188_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid415_pT5_uid188_arcsinXO2XPolyEval_b(22 downto 0);
    lowRangeB_uid420_pT5_uid188_arcsinXO2XPolyEval_b <= lowRangeB_uid420_pT5_uid188_arcsinXO2XPolyEval_in(22 downto 0);

	--add0_uid420_uid423_pT5_uid188_arcsinXO2XPolyEval(BITJOIN,422)@27
    add0_uid420_uid423_pT5_uid188_arcsinXO2XPolyEval_q <= sumAHighB_uid422_pT5_uid188_arcsinXO2XPolyEval_q & lowRangeB_uid420_pT5_uid188_arcsinXO2XPolyEval_b;

	--R_uid424_pT5_uid188_arcsinXO2XPolyEval(BITSELECT,423)@27
    R_uid424_pT5_uid188_arcsinXO2XPolyEval_in <= add0_uid420_uid423_pT5_uid188_arcsinXO2XPolyEval_q(76 downto 0);
    R_uid424_pT5_uid188_arcsinXO2XPolyEval_b <= R_uid424_pT5_uid188_arcsinXO2XPolyEval_in(76 downto 25);

	--reg_R_uid424_pT5_uid188_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_1(REG,728)@27
    reg_R_uid424_pT5_uid188_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid424_pT5_uid188_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid424_pT5_uid188_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_1_q <= R_uid424_pT5_uid188_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2200)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2201)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2202)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2191)
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdreg_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_xTop26Bits_uid521_pT5_uid378_arcsinXPolyEval_b_to_spad_xTop26Bits_uid521_uid523_pT5_uid378_arcsinXPolyEval_a_replace_rdmux_q;
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 19,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 19,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0(REG,692)@23
    reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_q <= ld_yAddr_uid54_fpArcsinXTest_b_to_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid149_arcsinXO2XTabGen_lutmem(DUALMEM,641)@24
    memoryC0_uid149_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid149_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid149_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_q;
    memoryC0_uid149_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 19,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC0_uid149_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid149_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid149_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid149_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC0_uid149_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC0_uid149_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC0_uid149_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC0_uid149_arcsinXO2XTabGen_lutmem_q <= memoryC0_uid149_arcsinXO2XTabGen_lutmem_iq(18 downto 0);

	--reg_memoryC0_uid149_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_1(REG,695)@26
    reg_memoryC0_uid149_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid149_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid149_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_1_q <= memoryC0_uid149_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid148_arcsinXO2XTabGen_lutmem(DUALMEM,640)@24
    memoryC0_uid148_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid148_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid148_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_q;
    memoryC0_uid148_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asin_double_s5_memoryC0_uid148_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid148_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid148_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid148_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC0_uid148_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC0_uid148_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC0_uid148_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC0_uid148_arcsinXO2XTabGen_lutmem_q <= memoryC0_uid148_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_0(REG,694)@26
    reg_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_0_q <= memoryC0_uid148_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid150_arcsinXO2XTabGen(BITJOIN,149)@27
    os_uid150_arcsinXO2XTabGen_q <= reg_memoryC0_uid149_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_1_q & reg_memoryC0_uid148_arcsinXO2XTabGen_lutmem_0_to_os_uid150_arcsinXO2XTabGen_0_q;

	--cIncludingRoundingBit_uid190_arcsinXO2XPolyEval(BITJOIN,189)@27
    cIncludingRoundingBit_uid190_arcsinXO2XPolyEval_q <= os_uid150_arcsinXO2XTabGen_q & rndBit_uid189_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid190_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_0(REG,727)@27
    reg_cIncludingRoundingBit_uid190_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid190_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid190_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_0_q <= cIncludingRoundingBit_uid190_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid191_arcsinXO2XPolyEval(ADD,190)@28
    ts5_uid191_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid190_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_0_q(61)) & reg_cIncludingRoundingBit_uid190_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_0_q);
    ts5_uid191_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((62 downto 52 => reg_R_uid424_pT5_uid188_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_1_q(51)) & reg_R_uid424_pT5_uid188_arcsinXO2XPolyEval_0_to_ts5_uid191_arcsinXO2XPolyEval_1_q);
            ts5_uid191_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid191_arcsinXO2XPolyEval_a) + SIGNED(ts5_uid191_arcsinXO2XPolyEval_b));
    ts5_uid191_arcsinXO2XPolyEval_q <= ts5_uid191_arcsinXO2XPolyEval_o(62 downto 0);


	--s5_uid192_arcsinXO2XPolyEval(BITSELECT,191)@28
    s5_uid192_arcsinXO2XPolyEval_in <= ts5_uid191_arcsinXO2XPolyEval_q;
    s5_uid192_arcsinXO2XPolyEval_b <= s5_uid192_arcsinXO2XPolyEval_in(62 downto 1);

	--fxpArcSinXO2XRes_uid57_fpArcsinXTest(BITSELECT,56)@28
    fxpArcSinXO2XRes_uid57_fpArcsinXTest_in <= s5_uid192_arcsinXO2XPolyEval_b(59 downto 0);
    fxpArcSinXO2XRes_uid57_fpArcsinXTest_b <= fxpArcSinXO2XRes_uid57_fpArcsinXTest_in(59 downto 5);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2(BITSELECT,569)@28
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_in <= STD_LOGIC_VECTOR("00000000000000000000000000" & fxpArcSinXO2XRes_uid57_fpArcsinXTest_b);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_in(80 downto 54);

	--reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_1(REG,736)@28
    reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_1_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_nor(LOGICAL,2081)
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_nor_b <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_sticky_ena_q;
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_nor_q <= not (ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_nor_a or ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_nor_b);

	--ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_mem_top(CONSTANT,2077)
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_mem_top_q <= "011000";

	--ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmp(LOGICAL,2078)
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmp_a <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_mem_top_q;
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_q);
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmp_q <= "1" when ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmp_a = ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmp_b else "0";

	--ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmpReg(REG,2079)
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmpReg_q <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_sticky_ena(REG,2082)
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_nor_q = "1") THEN
                ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_sticky_ena_q <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_enaAnd(LOGICAL,2083)
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_enaAnd_a <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_sticky_ena_q;
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_enaAnd_b <= en;
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_enaAnd_q <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_enaAnd_a and ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_enaAnd_b;

	--ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_inputreg(DELAY,2073)
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => oFracX_uid40_uid40_fpArcsinXTest_q, xout => ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_wrreg(REG,2076)
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_wrreg_q <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt(COUNTER,2075)
    -- every=1, low=0, high=24, step=1, init=1
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_i = 23 THEN
                      ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_eq = '1') THEN
                        ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_i <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_i - 24;
                    ELSE
                        ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_i <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_i,5));


	--ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem(DUALMEM,2074)
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_ia <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_inputreg_q;
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_aa <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_wrreg_q;
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_ab <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_rdcnt_q;
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 53,
        widthad_a => 5,
        numwords_a => 25,
        width_b => 53,
        widthad_b => 5,
        numwords_b => 25,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_iq,
        address_a => ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_aa,
        data_a => ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_ia
    );
    ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_reset0 <= areset;
        ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_q <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_iq(52 downto 0);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0(BITSELECT,565)@28
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_in <= ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_q(26 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_in(26 downto 0);

	--reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_0(REG,729)@28
    reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_0_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2(MULT,574)@29
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_a) * UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_b);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_a <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_b <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_a <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_0_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_b <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_1_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b2(BITSELECT,584)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b2_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_q(26 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b2_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b2_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36(CONSTANT,589)
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36_q <= "000000000000000000000000000";

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3(BITJOIN,594)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36_q & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36_q & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b2_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36_q & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36_q;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1(BITSELECT,566)@28
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_in <= STD_LOGIC_VECTOR("0" & ld_oFracX_uid40_uid40_fpArcsinXTest_q_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_a_replace_mem_q);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_in(53 downto 27);

	--reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_0(REG,731)@28
    reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_0_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2(MULT,575)@29
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_a) * UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_b);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_a <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_b <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_a <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_0_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_b <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_2_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_1_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b2(BITSELECT,586)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b2_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_q(26 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b2_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b2_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1(BITSELECT,568)@28
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_in <= fxpArcSinXO2XRes_uid57_fpArcsinXTest_b(53 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_in(53 downto 27);

	--reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_1(REG,734)@28
    reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_1_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1(MULT,573)@29
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_a) * UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_b);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_a <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_b <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_a <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_0_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_b <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_1_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b1(BITSELECT,582)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b1_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_q(26 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b1_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b1_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1(MULT,572)@29
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_a) * UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_b);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_a <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_b <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_a <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_0_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_b <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_1_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b1(BITSELECT,580)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b1_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_q(26 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b1_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b1_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2(BITJOIN,593)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36_q & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b2_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b1_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b1_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36_q;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF(LOGICAL,626)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b2(BITSELECT,585)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b2_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b2_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b2_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b1(BITSELECT,581)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b1_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b1_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b1_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0(BITSELECT,567)@28
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_in <= fxpArcSinXO2XRes_uid57_fpArcsinXTest_b(26 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_in(26 downto 0);

	--reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_1(REG,730)@28
    reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_1_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0(MULT,571)@29
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_a) * UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_b);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_a <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_b <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_a <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_1_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_0_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_b <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_1_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b0(BITSELECT,578)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b0_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_q(26 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b0_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b0_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1(BITJOIN,592)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36_q & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b2_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b1_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a1_b0_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_36_q;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF(LOGICAL,625)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF(LOGICAL,624)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE(LOGICAL,622)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b2(BITSELECT,587)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b2_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b2_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b2_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b1(BITSELECT,583)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b1_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b1_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b1_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b0(BITSELECT,579)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b0_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a1_b0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b0_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b0_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0(MULT,570)@29
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_a) * UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_b);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_a <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_b <= (others => '0');
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_a <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_0_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_b <= reg_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_b_0_0_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_1_q;
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b0(BITSELECT,577)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b0_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b0_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b0_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b0(BITSELECT,576)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b0_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_a0_b0_q(26 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b0_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b0_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0(BITJOIN,591)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b2_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b1_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a1_b0_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_MSB_a0_b0_b & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_LSB_a0_b0_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF(LOGICAL,621)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF(LOGICAL,620)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE(LOGICAL,618)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF(LOGICAL,617)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE(LOGICAL,615)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE(LOGICAL,613)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD(LOGICAL,612)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_b and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_c and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_d;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne(LOGICAL,627)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCD_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABCE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_f <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABDE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_g <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andABEF_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_h <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_i <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACDE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_j <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andACEF_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_k <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andADEF_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_l <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_m <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCDE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_n <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBCEF_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_o <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBDEF_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_p <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCDEF_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_a or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_b or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_c or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_d or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_f or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_g or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_h or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_i or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_j or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_k or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_l or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_m or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_n or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_o or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_p;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_lsb_BS(BITSELECT,630)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_lsb_BS_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_orOne_q(132 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_lsb_BS_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_lsb_BS_in(132 downto 0);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_BJ(BITJOIN,631)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_BJ_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_lsb_BS_b & GND_q & GND_q;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andEF(LOGICAL,610)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andEF_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andEF_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andEF_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andEF_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andEF_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE(LOGICAL,608)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE(LOGICAL,606)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCD(LOGICAL,605)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCD_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCD_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCD_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCD_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCD_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE(LOGICAL,603)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBD(LOGICAL,602)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBD_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBD_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBD_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBD_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBD_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBC(LOGICAL,601)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBC_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBC_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBC_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBC_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBC_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE(LOGICAL,599)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAD(LOGICAL,598)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAD_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAD_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAD_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAD_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAD_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAC(LOGICAL,597)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAC_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAC_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAC_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAC_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAC_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAB(LOGICAL,596)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAB_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAB_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAB_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAB_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAB_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo(LOGICAL,611)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAB_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAC_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAD_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_f <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andAE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_g <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBC_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_h <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBD_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_i <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_j <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andBE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_k <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCD_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_l <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_m <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andCE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_n <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_o <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andDE_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_p <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_andEF_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_a xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_b xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_c xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_d xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_f xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_g xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_h xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_i xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_j xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_k xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_l xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_m xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_n xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_o xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_p;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_lsb_BS(BITSELECT,628)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_lsb_BS_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorTwo_q(133 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_lsb_BS_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_lsb_BS_in(133 downto 0);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_BJ(BITJOIN,629)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_BJ_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_lsb_BS_b & GND_q;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andBC(LOGICAL,635)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andBC_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_BJ_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andBC_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_BJ_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andBC_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andBC_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andBC_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne(LOGICAL,595)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_d <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_f <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_g <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_zero_row_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_a xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_b xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_c xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_d xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_f xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_g;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAC(LOGICAL,634)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAC_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAC_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_BJ_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAC_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAC_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAC_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAB(LOGICAL,633)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAB_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAB_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_BJ_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAB_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAB_a and mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAB_b;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne(LOGICAL,636)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAB_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andAC_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_andBC_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_a or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_b or mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_c;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS(BITSELECT,637)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_orOne_q(133 downto 0);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_in(133 downto 0);

	--ld_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_b_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_BJ_b(DELAY,1563)@32
    ld_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_b_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_BJ_b : dspba_delay
    GENERIC MAP ( width => 134, depth => 1 )
    PORT MAP ( xin => mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_b, xout => ld_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_b_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_BJ_b_q, ena => en(0), clk => clk, aclr => areset );

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_BJ(BITJOIN,638)@33
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_BJ_q <= ld_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_lsb_BS_b_to_mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_BJ_b_q & GND_q;

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne(LOGICAL,632)@32
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_a <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_63COMP0_xorOne_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_b <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out1_BJ_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_c <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_0_out2_BJ_q;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_q_i <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_a xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_b xor mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_c;
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_delay : dspba_delay
    GENERIC MAP (width => 135, depth => 1)
    PORT MAP (xout => mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_q, xin => mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_q_i, clk => clk, ena => en(0), aclr => areset);

	--mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD(ADD,639)@33
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_a <= STD_LOGIC_VECTOR("0" & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_32COMP1_xorOne_q);
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_b <= STD_LOGIC_VECTOR("0" & mul2XArcsinXO2XRes_uid58_fpArcsinXTest_comp_1_out1_BJ_q);
            mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_o <= STD_LOGIC_VECTOR(UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_a) + UNSIGNED(mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_b));
    mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_q <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_o(135 downto 0);


	--normBitPath2_uid59_fpArcsinXTest(BITSELECT,58)@33
    normBitPath2_uid59_fpArcsinXTest_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_q(107 downto 0);
    normBitPath2_uid59_fpArcsinXTest_b <= normBitPath2_uid59_fpArcsinXTest_in(107 downto 107);

	--ld_normBitPath2_uid59_fpArcsinXTest_b_to_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_c(DELAY,927)@33
    ld_normBitPath2_uid59_fpArcsinXTest_b_to_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => normBitPath2_uid59_fpArcsinXTest_b, xout => ld_normBitPath2_uid59_fpArcsinXTest_b_to_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest(BITJOIN,63)@34
    add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_q <= ld_normBitPath2_uid59_fpArcsinXTest_b_to_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_c_q & cstAllZWF_uid10_fpArcsinXTest_q & VCC_q;

	--reg_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_1(REG,745)@34
    reg_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_1_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_1_q <= add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_nor(LOGICAL,1847)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_nor_b <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_sticky_ena_q;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_nor_q <= not (ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_nor_a or ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_nor_b);

	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_mem_top(CONSTANT,1843)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_mem_top_q <= "011111";

	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmp(LOGICAL,1844)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmp_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_mem_top_q;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux_q);
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmp_q <= "1" when ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmp_a = ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmp_b else "0";

	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmpReg(REG,1845)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmpReg_q <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_sticky_ena(REG,1848)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_nor_q = "1") THEN
                ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_sticky_ena_q <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_enaAnd(LOGICAL,1849)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_enaAnd_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_sticky_ena_q;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_enaAnd_b <= en;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_enaAnd_q <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_enaAnd_a and ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_enaAnd_b;

	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_inputreg(DELAY,1837)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expX_uid6_fpArcsinXTest_b, xout => ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt(COUNTER,1839)
    -- every=1, low=0, high=31, step=1, init=1
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt_i <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt_i,5));


	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdreg(REG,1840)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdreg_q <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux(MUX,1841)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux_s <= en;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux: PROCESS (ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux_s, ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdreg_q, ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux_q <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux_q <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem(DUALMEM,1838)
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_ia <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_inputreg_q;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_aa <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdreg_q;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_ab <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_rdmux_q;
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 32,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 32,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_iq,
        address_a => ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_aa,
        data_a => ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_ia
    );
    ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_reset0 <= areset;
        ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_q <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_iq(10 downto 0);

	--fracRPath2High_uid60_fpArcsinXTest(BITSELECT,59)@33
    fracRPath2High_uid60_fpArcsinXTest_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_q(106 downto 0);
    fracRPath2High_uid60_fpArcsinXTest_b <= fracRPath2High_uid60_fpArcsinXTest_in(106 downto 54);

	--reg_fracRPath2High_uid60_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_3(REG,743)@33
    reg_fracRPath2High_uid60_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath2High_uid60_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath2High_uid60_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_3_q <= fracRPath2High_uid60_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath2Low_uid61_fpArcsinXTest(BITSELECT,60)@33
    fracRPath2Low_uid61_fpArcsinXTest_in <= mul2XArcsinXO2XRes_uid58_fpArcsinXTest_ADD_q(105 downto 0);
    fracRPath2Low_uid61_fpArcsinXTest_b <= fracRPath2Low_uid61_fpArcsinXTest_in(105 downto 53);

	--reg_fracRPath2Low_uid61_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_2(REG,742)@33
    reg_fracRPath2Low_uid61_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath2Low_uid61_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath2Low_uid61_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_2_q <= fracRPath2Low_uid61_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_normBitPath2_uid59_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_1(REG,741)@33
    reg_normBitPath2_uid59_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normBitPath2_uid59_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normBitPath2_uid59_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_1_q <= normBitPath2_uid59_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath2Pre_uid62_fpArcsinXTest(MUX,61)@34
    fracRPath2Pre_uid62_fpArcsinXTest_s <= reg_normBitPath2_uid59_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_1_q;
    fracRPath2Pre_uid62_fpArcsinXTest: PROCESS (fracRPath2Pre_uid62_fpArcsinXTest_s, en, reg_fracRPath2Low_uid61_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_2_q, reg_fracRPath2High_uid60_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_3_q)
    BEGIN
            CASE fracRPath2Pre_uid62_fpArcsinXTest_s IS
                  WHEN "0" => fracRPath2Pre_uid62_fpArcsinXTest_q <= reg_fracRPath2Low_uid61_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_2_q;
                  WHEN "1" => fracRPath2Pre_uid62_fpArcsinXTest_q <= reg_fracRPath2High_uid60_fpArcsinXTest_0_to_fracRPath2Pre_uid62_fpArcsinXTest_3_q;
                  WHEN OTHERS => fracRPath2Pre_uid62_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracConc_uid65_uid65_fpArcsinXTest(BITJOIN,64)@34
    expFracConc_uid65_uid65_fpArcsinXTest_q <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_replace_mem_q & fracRPath2Pre_uid62_fpArcsinXTest_q;

	--reg_expFracConc_uid65_uid65_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_0(REG,744)@34
    reg_expFracConc_uid65_uid65_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expFracConc_uid65_uid65_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expFracConc_uid65_uid65_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_0_q <= expFracConc_uid65_uid65_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expFracRPath2PostRnd_uid66_fpArcsinXTest(ADD,65)@35
    expFracRPath2PostRnd_uid66_fpArcsinXTest_a <= STD_LOGIC_VECTOR("0" & reg_expFracConc_uid65_uid65_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_0_q);
    expFracRPath2PostRnd_uid66_fpArcsinXTest_b <= STD_LOGIC_VECTOR("00000000000" & reg_add_normUpdate_uid63_fracRPath2PreUlp_uid63_uid63_uid64_fpArcsinXTest_0_to_expFracRPath2PostRnd_uid66_fpArcsinXTest_1_q);
            expFracRPath2PostRnd_uid66_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expFracRPath2PostRnd_uid66_fpArcsinXTest_a) + UNSIGNED(expFracRPath2PostRnd_uid66_fpArcsinXTest_b));
    expFracRPath2PostRnd_uid66_fpArcsinXTest_q <= expFracRPath2PostRnd_uid66_fpArcsinXTest_o(64 downto 0);


	--expRPath2_uid68_fpArcsinXTest(BITSELECT,67)@35
    expRPath2_uid68_fpArcsinXTest_in <= expFracRPath2PostRnd_uid66_fpArcsinXTest_q(63 downto 0);
    expRPath2_uid68_fpArcsinXTest_b <= expRPath2_uid68_fpArcsinXTest_in(63 downto 53);

	--reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4(REG,883)@35
    reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q <= expRPath2_uid68_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_inputreg(DELAY,1862)
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q, xout => ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt(COUNTER,1853)
    -- every=1, low=0, high=34, step=1, init=1
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_i = 33 THEN
                      ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_eq = '1') THEN
                        ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_i <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_i - 34;
                    ELSE
                        ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_i <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_i,6));


	--ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_wrreg(REG,1854)
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_wrreg_q <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux(MUX,1866)
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux_s <= en;
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux: PROCESS (ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux_s, ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_wrreg_q, ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux_s IS
                  WHEN "0" => ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux_q <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_wrreg_q;
                  WHEN "1" => ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux_q <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem(DUALMEM,1863)
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_ia <= ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_inputreg_q;
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_aa <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_wrreg_q;
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_ab <= ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_rdmux_q;
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 35,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 35,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_iq,
        address_a => ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_aa,
        data_a => ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_ia
    );
    ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_reset0 <= areset;
        ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_q <= ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_iq(10 downto 0);

	--ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_nor(LOGICAL,2340)
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_nor_b <= ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_sticky_ena_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_nor_q <= not (ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_nor_a or ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_nor_b);

	--ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_sticky_ena(REG,2341)
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_nor_q = "1") THEN
                ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_sticky_ena_q <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_enaAnd(LOGICAL,2342)
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_enaAnd_a <= ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_sticky_ena_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_enaAnd_b <= en;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_enaAnd_q <= ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_enaAnd_a and ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_enaAnd_b;

	--ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_nor(LOGICAL,2400)
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_nor_b <= ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_sticky_ena_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_nor_q <= not (ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_nor_a or ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_nor_b);

	--ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_sticky_ena(REG,2401)
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_nor_q = "1") THEN
                ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_sticky_ena_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_enaAnd(LOGICAL,2402)
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_enaAnd_a <= ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_sticky_ena_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_enaAnd_b <= en;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_enaAnd_q <= ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_enaAnd_a and ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_enaAnd_b;

	--ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem(DUALMEM,2391)
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_ia <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_inputreg_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_aa <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_ab <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_iq,
        address_a => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_aa,
        data_a => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_ia
    );
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_reset0 <= areset;
        ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_q <= ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_iq(10 downto 0);

	--ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem(DUALMEM,2331)
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_ia <= ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_split_0_replace_mem_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_aa <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_ab <= ld_reg_yAddr_uid54_fpArcsinXTest_0_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid157_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 11,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_iq,
        address_a => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_aa,
        data_a => ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_ia
    );
    ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_reset0 <= areset;
        ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_q <= ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_iq(10 downto 0);

	--reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3(REG,882)@72
    reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_q <= ld_expX_uid6_fpArcsinXTest_b_to_reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_nor(LOGICAL,2388)
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_nor_b <= ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_sticky_ena_q;
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_nor_q <= not (ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_nor_a or ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_nor_b);

	--ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_sticky_ena(REG,2389)
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_nor_q = "1") THEN
                ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_sticky_ena_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_enaAnd(LOGICAL,2390)
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_enaAnd_a <= ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_sticky_ena_q;
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_enaAnd_b <= en;
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_enaAnd_q <= ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_enaAnd_a and ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_enaAnd_b;

	--arcsinIsMax_uid49_fpArcsinXTest(BITSELECT,48)@2
    arcsinIsMax_uid49_fpArcsinXTest_in <= leftShiftStage2_uid146_fxpX_uid48_fpArcsinXTest_q;
    arcsinIsMax_uid49_fpArcsinXTest_b <= arcsinIsMax_uid49_fpArcsinXTest_in(80 downto 80);

	--biasMwShift_uid41_fpArcsinXTest(CONSTANT,40)
    biasMwShift_uid41_fpArcsinXTest_q <= "01111100100";

	--arcsinXIsX_uid42_fpArcsinXTest(COMPARE,41)@0
    arcsinXIsX_uid42_fpArcsinXTest_cin <= GND_q;
    arcsinXIsX_uid42_fpArcsinXTest_a <= STD_LOGIC_VECTOR("00" & biasMwShift_uid41_fpArcsinXTest_q) & '0';
    arcsinXIsX_uid42_fpArcsinXTest_b <= STD_LOGIC_VECTOR("00" & expX_uid6_fpArcsinXTest_b) & arcsinXIsX_uid42_fpArcsinXTest_cin(0);
            arcsinXIsX_uid42_fpArcsinXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(arcsinXIsX_uid42_fpArcsinXTest_a) - UNSIGNED(arcsinXIsX_uid42_fpArcsinXTest_b));
    arcsinXIsX_uid42_fpArcsinXTest_n(0) <= not arcsinXIsX_uid42_fpArcsinXTest_o(13);


	--ld_arcsinXIsX_uid42_fpArcsinXTest_n_to_pathSelBits_uid103_fpArcsinXTest_b(DELAY,965)@0
    ld_arcsinXIsX_uid42_fpArcsinXTest_n_to_pathSelBits_uid103_fpArcsinXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => arcsinXIsX_uid42_fpArcsinXTest_n, xout => ld_arcsinXIsX_uid42_fpArcsinXTest_n_to_pathSelBits_uid103_fpArcsinXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--Y78_uid51_fpArcsinXTest(BITSELECT,50)@2
    Y78_uid51_fpArcsinXTest_in <= y_uid50_fpArcsinXTest_b;
    Y78_uid51_fpArcsinXTest_b <= Y78_uid51_fpArcsinXTest_in(78 downto 78);

	--path2_uid52_fpArcsinXTest(LOGICAL,51)@2
    path2_uid52_fpArcsinXTest_a <= Y78_uid51_fpArcsinXTest_b;
    path2_uid52_fpArcsinXTest_q <= not path2_uid52_fpArcsinXTest_a;

	--pathSelBits_uid103_fpArcsinXTest(BITJOIN,102)@2
    pathSelBits_uid103_fpArcsinXTest_q <= arcsinIsMax_uid49_fpArcsinXTest_b & ld_arcsinXIsX_uid42_fpArcsinXTest_n_to_pathSelBits_uid103_fpArcsinXTest_b_q & path2_uid52_fpArcsinXTest_q;

	--ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_inputreg(DELAY,2188)
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => pathSelBits_uid103_fpArcsinXTest_q, xout => ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem(DUALMEM,2379)
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_ia <= ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_inputreg_q;
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_aa <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg_q;
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_ab <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_q;
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 3,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_iq,
        address_a => ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_aa,
        data_a => ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_ia
    );
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_reset0 <= areset;
        ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_q <= ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_iq(2 downto 0);

	--ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a(DELAY,1642)@2
    ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a : dspba_delay
    GENERIC MAP ( width => 3, depth => 3 )
    PORT MAP ( xin => ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_split_0_replace_mem_q, xout => ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0(REG,691)@71
    reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_q <= ld_pathSelBits_uid103_fpArcsinXTest_q_to_reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--fracOutMuxSelEnc_uid104_fpArcsinXTest(LOOKUP,103)@72
    fracOutMuxSelEnc_uid104_fpArcsinXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracOutMuxSelEnc_uid104_fpArcsinXTest_q <= "11";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (reg_pathSelBits_uid103_fpArcsinXTest_0_to_fracOutMuxSelEnc_uid104_fpArcsinXTest_0_q) IS
                WHEN "000" =>  fracOutMuxSelEnc_uid104_fpArcsinXTest_q <= "11";
                WHEN "001" =>  fracOutMuxSelEnc_uid104_fpArcsinXTest_q <= "10";
                WHEN "010" =>  fracOutMuxSelEnc_uid104_fpArcsinXTest_q <= "01";
                WHEN "011" =>  fracOutMuxSelEnc_uid104_fpArcsinXTest_q <= "01";
                WHEN "100" =>  fracOutMuxSelEnc_uid104_fpArcsinXTest_q <= "00";
                WHEN "101" =>  fracOutMuxSelEnc_uid104_fpArcsinXTest_q <= "00";
                WHEN "110" =>  fracOutMuxSelEnc_uid104_fpArcsinXTest_q <= "01";
                WHEN "111" =>  fracOutMuxSelEnc_uid104_fpArcsinXTest_q <= "01";
                WHEN OTHERS =>
                    fracOutMuxSelEnc_uid104_fpArcsinXTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--expRCalc_uid108_fpArcsinXTest(MUX,107)@73
    expRCalc_uid108_fpArcsinXTest_s <= fracOutMuxSelEnc_uid104_fpArcsinXTest_q;
    expRCalc_uid108_fpArcsinXTest: PROCESS (expRCalc_uid108_fpArcsinXTest_s, en, cstBias_uid13_fpArcsinXTest_q, reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_q, ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_q, reg_expRPath3_uid102_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_5_q)
    BEGIN
            CASE expRCalc_uid108_fpArcsinXTest_s IS
                  WHEN "00" => expRCalc_uid108_fpArcsinXTest_q <= cstBias_uid13_fpArcsinXTest_q;
                  WHEN "01" => expRCalc_uid108_fpArcsinXTest_q <= reg_expX_uid6_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_3_q;
                  WHEN "10" => expRCalc_uid108_fpArcsinXTest_q <= ld_reg_expRPath2_uid68_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_4_q_to_expRCalc_uid108_fpArcsinXTest_e_replace_mem_q;
                  WHEN "11" => expRCalc_uid108_fpArcsinXTest_q <= reg_expRPath3_uid102_fpArcsinXTest_0_to_expRCalc_uid108_fpArcsinXTest_5_q;
                  WHEN OTHERS => expRCalc_uid108_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_nor(LOGICAL,2364)
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_nor_b <= ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_sticky_ena_q;
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_nor_q <= not (ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_nor_a or ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_nor_b);

	--ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_sticky_ena(REG,2365)
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_nor_q = "1") THEN
                ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_sticky_ena_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_enaAnd(LOGICAL,2366)
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_enaAnd_a <= ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_sticky_ena_q;
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_enaAnd_b <= en;
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_enaAnd_q <= ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_enaAnd_a and ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_enaAnd_b;

	--ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_inputreg(DELAY,1877)
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excRNaN_uid110_fpArcsinXTest_q, xout => ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem(DUALMEM,2355)
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_ia <= ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_inputreg_q;
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_aa <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg_q;
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_ab <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_q;
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_iq,
        address_a => ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_aa,
        data_a => ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_ia
    );
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_reset0 <= areset;
        ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_q <= ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_iq(0 downto 0);

	--ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c(DELAY,983)@2
    ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 5 )
    PORT MAP ( xin => ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_split_0_replace_mem_q, xout => ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_nor(LOGICAL,2352)
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_nor_b <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_sticky_ena_q;
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_nor_q <= not (ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_nor_a or ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_nor_b);

	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_sticky_ena(REG,2353)
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_nor_q = "1") THEN
                ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_sticky_ena_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_enaAnd(LOGICAL,2354)
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_enaAnd_a <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_sticky_ena_q;
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_enaAnd_b <= en;
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_enaAnd_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_enaAnd_a and ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_enaAnd_b;

	--reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0(REG,687)@0
    reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q <= expXIsZero_uid22_fpArcsinXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_inputreg(DELAY,1875)
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q, xout => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem(DUALMEM,2343)
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_ia <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_inputreg_q;
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_aa <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdreg_q;
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_ab <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_rdmux_q;
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_iq,
        address_a => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_aa,
        data_a => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_ia
    );
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_reset0 <= areset;
        ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_q <= ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_iq(0 downto 0);

	--ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a(DELAY,982)@1
    ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_split_0_replace_mem_q, xout => ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excSelBits_uid111_fpArcsinXTest(BITJOIN,110)@73
    excSelBits_uid111_fpArcsinXTest_q <= ld_excRNaN_uid110_fpArcsinXTest_q_to_excSelBits_uid111_fpArcsinXTest_c_q & GND_q & ld_reg_expXIsZero_uid22_fpArcsinXTest_0_to_excSelBits_uid111_fpArcsinXTest_0_q_to_excSelBits_uid111_fpArcsinXTest_a_q;

	--outMuxSelEnc_uid112_fpArcsinXTest(LOOKUP,111)@73
    outMuxSelEnc_uid112_fpArcsinXTest: PROCESS (excSelBits_uid111_fpArcsinXTest_q)
    BEGIN
        -- Begin reserved scope level
            CASE (excSelBits_uid111_fpArcsinXTest_q) IS
                WHEN "000" =>  outMuxSelEnc_uid112_fpArcsinXTest_q <= "01";
                WHEN "001" =>  outMuxSelEnc_uid112_fpArcsinXTest_q <= "00";
                WHEN "010" =>  outMuxSelEnc_uid112_fpArcsinXTest_q <= "10";
                WHEN "011" =>  outMuxSelEnc_uid112_fpArcsinXTest_q <= "01";
                WHEN "100" =>  outMuxSelEnc_uid112_fpArcsinXTest_q <= "11";
                WHEN "101" =>  outMuxSelEnc_uid112_fpArcsinXTest_q <= "01";
                WHEN "110" =>  outMuxSelEnc_uid112_fpArcsinXTest_q <= "01";
                WHEN "111" =>  outMuxSelEnc_uid112_fpArcsinXTest_q <= "01";
                WHEN OTHERS =>
                    outMuxSelEnc_uid112_fpArcsinXTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExc_uid114_fpArcsinXTest(MUX,113)@73
    expRPostExc_uid114_fpArcsinXTest_s <= outMuxSelEnc_uid112_fpArcsinXTest_q;
    expRPostExc_uid114_fpArcsinXTest: PROCESS (expRPostExc_uid114_fpArcsinXTest_s, en, cstAllZWE_uid12_fpArcsinXTest_q, expRCalc_uid108_fpArcsinXTest_q, cstAllOWE_uid9_fpArcsinXTest_q, cstAllOWE_uid9_fpArcsinXTest_q)
    BEGIN
            CASE expRPostExc_uid114_fpArcsinXTest_s IS
                  WHEN "00" => expRPostExc_uid114_fpArcsinXTest_q <= cstAllZWE_uid12_fpArcsinXTest_q;
                  WHEN "01" => expRPostExc_uid114_fpArcsinXTest_q <= expRCalc_uid108_fpArcsinXTest_q;
                  WHEN "10" => expRPostExc_uid114_fpArcsinXTest_q <= cstAllOWE_uid9_fpArcsinXTest_q;
                  WHEN "11" => expRPostExc_uid114_fpArcsinXTest_q <= cstAllOWE_uid9_fpArcsinXTest_q;
                  WHEN OTHERS => expRPostExc_uid114_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracRPath3_uid101_fpArcsinXTest(BITSELECT,100)@72
    fracRPath3_uid101_fpArcsinXTest_in <= expFracRPath2PostRnd_uid100_fpArcsinXTest_q(52 downto 0);
    fracRPath3_uid101_fpArcsinXTest_b <= fracRPath3_uid101_fpArcsinXTest_in(52 downto 1);

	--reg_fracRPath3_uid101_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_5(REG,881)@72
    reg_fracRPath3_uid101_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath3_uid101_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_5_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath3_uid101_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_5_q <= fracRPath3_uid101_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_nor(LOGICAL,1859)
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_nor_b <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_sticky_ena_q;
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_nor_q <= not (ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_nor_a or ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_nor_b);

	--ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmp(LOGICAL,1856)
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmp_a <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_mem_top_q;
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_q);
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmp_q <= "1" when ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmp_a = ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmp_b else "0";

	--ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmpReg(REG,1857)
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmpReg_q <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_sticky_ena(REG,1860)
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_nor_q = "1") THEN
                ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_sticky_ena_q <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_enaAnd(LOGICAL,1861)
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_enaAnd_a <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_sticky_ena_q;
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_enaAnd_b <= en;
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_enaAnd_q <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_enaAnd_a and ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_enaAnd_b;

	--fracRPath2_uid67_fpArcsinXTest(BITSELECT,66)@35
    fracRPath2_uid67_fpArcsinXTest_in <= expFracRPath2PostRnd_uid66_fpArcsinXTest_q(52 downto 0);
    fracRPath2_uid67_fpArcsinXTest_b <= fracRPath2_uid67_fpArcsinXTest_in(52 downto 1);

	--reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4(REG,880)@35
    reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q <= fracRPath2_uid67_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_inputreg(DELAY,1851)
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q, xout => ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem(DUALMEM,1852)
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_ia <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_inputreg_q;
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_aa <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_wrreg_q;
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_ab <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_rdcnt_q;
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 6,
        numwords_a => 35,
        width_b => 52,
        widthad_b => 6,
        numwords_b => 35,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_iq,
        address_a => ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_aa,
        data_a => ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_ia
    );
    ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_reset0 <= areset;
        ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_q <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_iq(51 downto 0);

	--ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_nor(LOGICAL,2326)
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_nor_a <= ld_expX_uid6_fpArcsinXTest_b_to_expFracConc_uid65_uid65_fpArcsinXTest_b_notEnable_q;
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_nor_b <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_sticky_ena_q;
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_nor_q <= not (ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_nor_a or ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_nor_b);

	--ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_mem_top(CONSTANT,2322)
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_mem_top_q <= "01000100";

	--ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmp(LOGICAL,2323)
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmp_a <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_mem_top_q;
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_q);
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmp_q <= "1" when ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmp_a = ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmp_b else "0";

	--ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmpReg(REG,2324)
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmpReg_q <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_sticky_ena(REG,2327)
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_nor_q = "1") THEN
                ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_sticky_ena_q <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_enaAnd(LOGICAL,2328)
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_enaAnd_a <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_sticky_ena_q;
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_enaAnd_b <= en;
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_enaAnd_q <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_enaAnd_a and ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_enaAnd_b;

	--ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_inputreg(DELAY,2318)
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracX_uid7_fpArcsinXTest_b, xout => ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_wrreg(REG,2321)
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_wrreg_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_wrreg_q <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt(COUNTER,2320)
    -- every=1, low=0, high=68, step=1, init=1
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_i <= TO_UNSIGNED(1,7);
            ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_i = 67 THEN
                      ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_eq = '1') THEN
                        ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_i <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_i - 68;
                    ELSE
                        ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_i <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_i,7));


	--ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem(DUALMEM,2319)
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_ia <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_inputreg_q;
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_aa <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_wrreg_q;
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_ab <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_rdcnt_q;
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 7,
        numwords_a => 69,
        width_b => 52,
        widthad_b => 7,
        numwords_b => 69,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_iq,
        address_a => ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_aa,
        data_a => ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_ia
    );
    ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_reset0 <= areset;
        ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_q <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_iq(51 downto 0);

	--reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3(REG,879)@72
    reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_q <= ld_fracX_uid7_fpArcsinXTest_b_to_reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--piO2OutRange_uid105_fpArcsinXTest(BITSELECT,104)@72
    piO2OutRange_uid105_fpArcsinXTest_in <= piO2_uid92_fpArcsinXTest_q(55 downto 0);
    piO2OutRange_uid105_fpArcsinXTest_b <= piO2OutRange_uid105_fpArcsinXTest_in(55 downto 4);

	--reg_piO2OutRange_uid105_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_2(REG,878)@72
    reg_piO2OutRange_uid105_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_piO2OutRange_uid105_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_piO2OutRange_uid105_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_2_q <= piO2OutRange_uid105_fpArcsinXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRCalc_uid106_fpArcsinXTest(MUX,105)@73
    fracRCalc_uid106_fpArcsinXTest_s <= fracOutMuxSelEnc_uid104_fpArcsinXTest_q;
    fracRCalc_uid106_fpArcsinXTest: PROCESS (fracRCalc_uid106_fpArcsinXTest_s, en, reg_piO2OutRange_uid105_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_2_q, reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_q, ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_q, reg_fracRPath3_uid101_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_5_q)
    BEGIN
            CASE fracRCalc_uid106_fpArcsinXTest_s IS
                  WHEN "00" => fracRCalc_uid106_fpArcsinXTest_q <= reg_piO2OutRange_uid105_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_2_q;
                  WHEN "01" => fracRCalc_uid106_fpArcsinXTest_q <= reg_fracX_uid7_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_3_q;
                  WHEN "10" => fracRCalc_uid106_fpArcsinXTest_q <= ld_reg_fracRPath2_uid67_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_4_q_to_fracRCalc_uid106_fpArcsinXTest_e_replace_mem_q;
                  WHEN "11" => fracRCalc_uid106_fpArcsinXTest_q <= reg_fracRPath3_uid101_fpArcsinXTest_0_to_fracRCalc_uid106_fpArcsinXTest_5_q;
                  WHEN OTHERS => fracRCalc_uid106_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracRPostExc_uid113_fpArcsinXTest(MUX,112)@73
    fracRPostExc_uid113_fpArcsinXTest_s <= outMuxSelEnc_uid112_fpArcsinXTest_q;
    fracRPostExc_uid113_fpArcsinXTest: PROCESS (fracRPostExc_uid113_fpArcsinXTest_s, en, cstAllZWF_uid10_fpArcsinXTest_q, fracRCalc_uid106_fpArcsinXTest_q, cstAllZWF_uid10_fpArcsinXTest_q, cstNaNWF_uid11_fpArcsinXTest_q)
    BEGIN
            CASE fracRPostExc_uid113_fpArcsinXTest_s IS
                  WHEN "00" => fracRPostExc_uid113_fpArcsinXTest_q <= cstAllZWF_uid10_fpArcsinXTest_q;
                  WHEN "01" => fracRPostExc_uid113_fpArcsinXTest_q <= fracRCalc_uid106_fpArcsinXTest_q;
                  WHEN "10" => fracRPostExc_uid113_fpArcsinXTest_q <= cstAllZWF_uid10_fpArcsinXTest_q;
                  WHEN "11" => fracRPostExc_uid113_fpArcsinXTest_q <= cstNaNWF_uid11_fpArcsinXTest_q;
                  WHEN OTHERS => fracRPostExc_uid113_fpArcsinXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--R_uid117_fpArcsinXTest(BITJOIN,116)@73
    R_uid117_fpArcsinXTest_q <= ld_signR_uid116_fpArcsinXTest_q_to_R_uid117_fpArcsinXTest_c_q & expRPostExc_uid114_fpArcsinXTest_q & fracRPostExc_uid113_fpArcsinXTest_q;

	--xOut(GPOUT,4)@73
    q <= R_uid117_fpArcsinXTest_q;


end normal;
