// Seed: 4146286206
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    output logic id_2
);
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_0 = 1;
  always @(id_3) id_0 = id_4;
endmodule
