//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARPG_H_INC_
#define ___ARPG_H_INC_
// --------------------------------------------------------------------------
//
// Copyright (c) 2004-2005, NVIDIA Corp.
// All Rights Reserved.
//
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
//
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
//
// --------------------------------------------------------------------------
//
// Process Generator register definition
//
// Protection levels:
//   public    - HW/SW/customer can see
//   protected - HW/SW          can see
//   private   - HW             can see
//
// Default is private.
// Unique Process Tag
// por: n/a
// Description : Unique Process TAG

// Register PG_UP_TAG_0  
#define PG_UP_TAG_0                     _MK_ADDR_CONST(0x0)
#define PG_UP_TAG_0_SECURE                      0x0
#define PG_UP_TAG_0_WORD_COUNT                  0x1
#define PG_UP_TAG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PG_UP_TAG_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define PG_UP_TAG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PG_UP_TAG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PG_UP_TAG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define PG_UP_TAG_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PG_UP_TAG_0_PID_SHIFT                   _MK_SHIFT_CONST(0)
#define PG_UP_TAG_0_PID_FIELD                   (_MK_MASK_CONST(0xffffffff) << PG_UP_TAG_0_PID_SHIFT)
#define PG_UP_TAG_0_PID_RANGE                   31:0
#define PG_UP_TAG_0_PID_WOFFSET                 0x0
#define PG_UP_TAG_0_PID_DEFAULT                 _MK_MASK_CONST(0x0)
#define PG_UP_TAG_0_PID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PG_UP_TAG_0_PID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PG_UP_TAG_0_PID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PG_UP_TAG_0_PID_CPU                     _MK_ENUM_CONST(1431655765)    // // CPU aka "arm1" aka "mpcore" aka "arm11"

#define PG_UP_TAG_0_PID_COP                     _MK_ENUM_CONST(-1431655766)    // // COP aka "arm2" aka "arm7"

#define PG_UP_TAG_0_PID_OTHER                   _MK_ENUM_CONST(-858993460)


//
// REGISTER LIST
//
#define LIST_ARPG_REGS(_op_) \
_op_(PG_UP_TAG_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_PG 0x00000000

//
// ARPG REGISTER BANKS
//

#define PG0_FIRST_REG 0x0000 // PG_UP_TAG_0
#define PG0_LAST_REG 0x0000 // PG_UP_TAG_0

#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif

#endif // ifndef ___ARPG_H_INC_
