// Seed: 3345280243
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri id_4,
    output wand id_5,
    input wand id_6,
    output uwire id_7,
    input wire id_8,
    output supply1 id_9,
    input wand id_10,
    input tri1 id_11,
    input tri id_12,
    input uwire id_13,
    input wand id_14,
    output uwire id_15,
    input wand id_16,
    input tri1 id_17,
    input wor id_18,
    input tri0 id_19,
    input supply1 id_20,
    output wand id_21,
    input wand id_22,
    input supply0 id_23,
    input tri1 id_24,
    output wire id_25,
    output wor id_26,
    input wire id_27,
    output tri0 id_28,
    input wire id_29,
    output tri0 id_30,
    input tri1 id_31,
    output wor id_32,
    input tri0 id_33,
    input uwire id_34,
    input supply1 id_35,
    output tri id_36
    , id_45,
    output tri0 id_37,
    input tri id_38,
    output wor id_39,
    output tri0 id_40,
    input tri0 id_41,
    output supply1 id_42,
    output tri id_43
);
  wire id_46;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    output tri0 id_2
);
  wire id_4;
  module_0(
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2
  );
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = 1;
  tri  id_5;
  tri0 id_6;
  assign id_5 = 1 ? id_6 : 1'b0;
  assign id_2 = id_5;
endmodule
