{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@89:99@HdlIdDef", "wire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\ninteger j;\n"], "Clone Blocks": [["hdl/library/axi_generic_adc/axi_generic_adc.v@88:98", "wire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\n"]], "Diff Content": {"Delete": [[94, "reg         up_wack_r;\n"]], "Add": []}}