;redcode
;assert 1
	SPL 0, <-52
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @120, 6
	SUB @0, @2
	SUB @127, 100
	SUB #130, 9
	MOV -7, <-20
	MOV 0, <-20
	SUB @0, @2
	ADD 210, 60
	SUB @120, 6
	SUB -7, <-420
	MOV 0, <-20
	SUB @127, 100
	SUB @127, 100
	MOV 0, <-20
	SUB @30, 5
	MOV #2, <-20
	SPL 0, <-10
	SUB #130, 9
	SUB #130, 9
	MOV -7, <-20
	MOV -7, <-20
	JMP <127, 100
	ADD 210, 60
	SUB @120, 6
	JMZ <827, @106
	ADD 270, 0
	SUB #130, 39
	SUB #72, @200
	SUB @0, @2
	SUB #72, @200
	SUB @127, 106
	SPL 0, <-10
	SPL 0, <-10
	ADD 210, 60
	DJN 300, 90
	SUB #130, 9
	CMP -7, <-420
	SUB @127, 106
	MOV -7, <-20
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	CMP -7, <-420
	SUB #130, 9
	MOV -7, <-20
	ADD 3, @521
	SUB #72, @200
	JMP @12, #200
	JMP @72, #200
	JMN @12, #200
	ADD 200, 62
	SLT #10, @0
	ADD 270, 0
	SLT 300, 90
	JMP @72, #200
	JMP 2, #200
