$comment
	File created using the following command:
		vcd file pc.msim.vcd -direction
$end
$date
	Wed Apr 10 23:00:13 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module pc_vlg_vec_tst $end
$var reg 32 ! address_to_load [31:0] $end
$var reg 1 " ck $end
$var wire 1 # current_address [31] $end
$var wire 1 $ current_address [30] $end
$var wire 1 % current_address [29] $end
$var wire 1 & current_address [28] $end
$var wire 1 ' current_address [27] $end
$var wire 1 ( current_address [26] $end
$var wire 1 ) current_address [25] $end
$var wire 1 * current_address [24] $end
$var wire 1 + current_address [23] $end
$var wire 1 , current_address [22] $end
$var wire 1 - current_address [21] $end
$var wire 1 . current_address [20] $end
$var wire 1 / current_address [19] $end
$var wire 1 0 current_address [18] $end
$var wire 1 1 current_address [17] $end
$var wire 1 2 current_address [16] $end
$var wire 1 3 current_address [15] $end
$var wire 1 4 current_address [14] $end
$var wire 1 5 current_address [13] $end
$var wire 1 6 current_address [12] $end
$var wire 1 7 current_address [11] $end
$var wire 1 8 current_address [10] $end
$var wire 1 9 current_address [9] $end
$var wire 1 : current_address [8] $end
$var wire 1 ; current_address [7] $end
$var wire 1 < current_address [6] $end
$var wire 1 = current_address [5] $end
$var wire 1 > current_address [4] $end
$var wire 1 ? current_address [3] $end
$var wire 1 @ current_address [2] $end
$var wire 1 A current_address [1] $end
$var wire 1 B current_address [0] $end
$var wire 1 C sampler $end
$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var tri1 1 G devclrn $end
$var tri1 1 H devpor $end
$var tri1 1 I devoe $end
$var wire 1 J current_address[0]~output_o $end
$var wire 1 K current_address[1]~output_o $end
$var wire 1 L current_address[2]~output_o $end
$var wire 1 M current_address[3]~output_o $end
$var wire 1 N current_address[4]~output_o $end
$var wire 1 O current_address[5]~output_o $end
$var wire 1 P current_address[6]~output_o $end
$var wire 1 Q current_address[7]~output_o $end
$var wire 1 R current_address[8]~output_o $end
$var wire 1 S current_address[9]~output_o $end
$var wire 1 T current_address[10]~output_o $end
$var wire 1 U current_address[11]~output_o $end
$var wire 1 V current_address[12]~output_o $end
$var wire 1 W current_address[13]~output_o $end
$var wire 1 X current_address[14]~output_o $end
$var wire 1 Y current_address[15]~output_o $end
$var wire 1 Z current_address[16]~output_o $end
$var wire 1 [ current_address[17]~output_o $end
$var wire 1 \ current_address[18]~output_o $end
$var wire 1 ] current_address[19]~output_o $end
$var wire 1 ^ current_address[20]~output_o $end
$var wire 1 _ current_address[21]~output_o $end
$var wire 1 ` current_address[22]~output_o $end
$var wire 1 a current_address[23]~output_o $end
$var wire 1 b current_address[24]~output_o $end
$var wire 1 c current_address[25]~output_o $end
$var wire 1 d current_address[26]~output_o $end
$var wire 1 e current_address[27]~output_o $end
$var wire 1 f current_address[28]~output_o $end
$var wire 1 g current_address[29]~output_o $end
$var wire 1 h current_address[30]~output_o $end
$var wire 1 i current_address[31]~output_o $end
$var wire 1 j ck~input_o $end
$var wire 1 k address_to_load[0]~input_o $end
$var wire 1 l address_to_load[1]~input_o $end
$var wire 1 m address_to_load[2]~input_o $end
$var wire 1 n address_to_load[3]~input_o $end
$var wire 1 o address_to_load[4]~input_o $end
$var wire 1 p address_to_load[5]~input_o $end
$var wire 1 q address_to_load[6]~input_o $end
$var wire 1 r address_to_load[7]~input_o $end
$var wire 1 s address_to_load[8]~input_o $end
$var wire 1 t address_to_load[9]~input_o $end
$var wire 1 u address_to_load[10]~input_o $end
$var wire 1 v address_to_load[11]~input_o $end
$var wire 1 w address_to_load[12]~input_o $end
$var wire 1 x address_to_load[13]~input_o $end
$var wire 1 y address_to_load[14]~input_o $end
$var wire 1 z address_to_load[15]~input_o $end
$var wire 1 { address_to_load[16]~input_o $end
$var wire 1 | address_to_load[17]~input_o $end
$var wire 1 } address_to_load[18]~input_o $end
$var wire 1 ~ address_to_load[19]~input_o $end
$var wire 1 !! address_to_load[20]~input_o $end
$var wire 1 "! address_to_load[21]~input_o $end
$var wire 1 #! address_to_load[22]~input_o $end
$var wire 1 $! address_to_load[23]~input_o $end
$var wire 1 %! address_to_load[24]~input_o $end
$var wire 1 &! address_to_load[25]~input_o $end
$var wire 1 '! address_to_load[26]~input_o $end
$var wire 1 (! address_to_load[27]~input_o $end
$var wire 1 )! address_to_load[28]~input_o $end
$var wire 1 *! address_to_load[29]~input_o $end
$var wire 1 +! address_to_load[30]~input_o $end
$var wire 1 ,! address_to_load[31]~input_o $end
$var wire 1 -! address [31] $end
$var wire 1 .! address [30] $end
$var wire 1 /! address [29] $end
$var wire 1 0! address [28] $end
$var wire 1 1! address [27] $end
$var wire 1 2! address [26] $end
$var wire 1 3! address [25] $end
$var wire 1 4! address [24] $end
$var wire 1 5! address [23] $end
$var wire 1 6! address [22] $end
$var wire 1 7! address [21] $end
$var wire 1 8! address [20] $end
$var wire 1 9! address [19] $end
$var wire 1 :! address [18] $end
$var wire 1 ;! address [17] $end
$var wire 1 <! address [16] $end
$var wire 1 =! address [15] $end
$var wire 1 >! address [14] $end
$var wire 1 ?! address [13] $end
$var wire 1 @! address [12] $end
$var wire 1 A! address [11] $end
$var wire 1 B! address [10] $end
$var wire 1 C! address [9] $end
$var wire 1 D! address [8] $end
$var wire 1 E! address [7] $end
$var wire 1 F! address [6] $end
$var wire 1 G! address [5] $end
$var wire 1 H! address [4] $end
$var wire 1 I! address [3] $end
$var wire 1 J! address [2] $end
$var wire 1 K! address [1] $end
$var wire 1 L! address [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
xC
0D
1E
xF
1G
1H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
$end
#25000
1"
1j
0C
#50000
0"
0j
1C
#75000
1"
1j
0C
#100000
0"
0j
1C
#125000
1"
1j
0C
#150000
0"
0j
1C
#175000
1"
1j
0C
#200000
0"
0j
1C
#225000
1"
1j
0C
#250000
0"
0j
1C
#275000
1"
1j
0C
#300000
0"
0j
1C
#325000
1"
1j
0C
#350000
0"
0j
1C
#375000
1"
1j
0C
#400000
0"
0j
1C
#425000
1"
1j
0C
#450000
0"
0j
1C
#475000
1"
1j
0C
#500000
0"
0j
1C
#525000
1"
1j
0C
#550000
0"
0j
1C
#575000
1"
1j
0C
#600000
0"
0j
1C
#625000
1"
1j
0C
#650000
0"
0j
1C
#675000
1"
1j
0C
#700000
0"
0j
1C
#725000
1"
1j
0C
#750000
0"
0j
1C
#775000
1"
1j
0C
#800000
0"
0j
1C
#825000
1"
1j
0C
#850000
0"
0j
1C
#875000
1"
1j
0C
#900000
0"
0j
1C
#925000
1"
1j
0C
#950000
0"
0j
1C
#975000
1"
1j
0C
#1000000
