$comment
	File created using the following command:
		vcd file FA4.msim.vcd -direction
$end
$date
	Sun Nov 21 17:30:36 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FA4_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # Co $end
$var wire 1 $ S [3] $end
$var wire 1 % S [2] $end
$var wire 1 & S [1] $end
$var wire 1 ' S [0] $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Co~output_o $end
$var wire 1 0 S[3]~output_o $end
$var wire 1 1 S[2]~output_o $end
$var wire 1 2 S[1]~output_o $end
$var wire 1 3 S[0]~output_o $end
$var wire 1 4 A[2]~input_o $end
$var wire 1 5 B[2]~input_o $end
$var wire 1 6 A[1]~input_o $end
$var wire 1 7 B[1]~input_o $end
$var wire 1 8 A[0]~input_o $end
$var wire 1 9 B[0]~input_o $end
$var wire 1 : inst4|inst4|inst~0_combout $end
$var wire 1 ; inst3|inst4|inst~1_combout $end
$var wire 1 < B[3]~input_o $end
$var wire 1 = A[3]~input_o $end
$var wire 1 > inst3|inst4|inst~0_combout $end
$var wire 1 ? inst|inst4|inst~0_combout $end
$var wire 1 @ inst|inst1|inst~combout $end
$var wire 1 A inst3|inst1|inst~0_combout $end
$var wire 1 B inst4|inst1|inst~0_combout $end
$var wire 1 C inst5|inst|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b101 "
0#
0'
0&
0%
1$
x(
0)
1*
x+
1,
1-
1.
0/
10
01
02
03
04
15
16
07
18
19
1:
1;
0<
0=
0>
0?
1@
0A
0B
0C
$end
#80000
b1011 !
b1101 "
b1111 "
b1110 "
09
17
1<
1=
0(
1C
1?
13
1/
1'
1#
#160000
b1111 !
b1010 "
b111 !
b1000 "
b1001 "
19
07
05
14
0=
1(
0C
0@
03
00
0'
0$
#240000
b110 !
b10 !
b1101 "
b1100 "
09
15
08
04
0(
0:
1B
0;
12
1&
1A
11
1%
1@
0?
10
0/
1$
0#
#320000
b0 !
b100 "
b0 "
05
0<
06
1(
0A
0@
0B
01
00
02
0%
0$
0&
#1000000
