#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 16 17:46:44 2023
# Process ID: 9701
# Current directory: /home/pominiq/ProjectFolder/model_1/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/vivado.log
# Journal file: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 10
## variable clock_uncertainty
## set clock_uncertainty 12.5%
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9803
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2083.672 ; gain = 0.000 ; free physical = 1083 ; free virtual = 4274
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:882]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:42]
	Parameter DataWidth bound to: 60 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:73' bound to instance 'w2_V_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:344]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:86]
	Parameter DataWidth bound to: 60 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:98]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:24]
	Parameter DWIDTH bound to: 60 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' (1#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' (2#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:86]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:356]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' (3#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' (4#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_1142_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:370]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U1' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:384]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U' of component 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' (5#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_26_1_1' (6#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U2' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:396]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U3' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:408]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_16s_26_1_1_U4' of component 'myproject_mul_mul_12s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:420]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_16s_26_1_1_DSP48_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_16s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_12s_16s_26_1_1_DSP48_1_U' of component 'myproject_mul_mul_12s_16s_26_1_1_DSP48_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_16s_26_1_1_DSP48_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_16s_26_1_1_DSP48_1' (7#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_16s_26_1_1' (8#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_16s_26_1_1.vhd:44]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:432]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (9#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (10#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (11#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' (12#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:42]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:12' bound to instance 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' of component 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:910]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' (13#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:51]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:947]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:51]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:711]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' (14#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' (15#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:725]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:739]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:753]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:767]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:781]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:795]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:809]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:823]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:837]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:851]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:865]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U23' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:879]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_164_16_1_1' (16#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U24' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:921]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U25' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:963]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U26' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1005]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U27' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1047]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U28' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1089]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U29' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U30' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1173]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U31' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1215]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U32' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1257]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U33' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1299]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U34' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1341]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U35' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1383]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U36' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1425]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U37' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1467]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U38' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1509]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U39' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1551]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U40' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1593]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U41' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1635]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U42' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1677]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U43' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1719]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U44' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1761]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U45' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1803]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U46' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1845]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U47' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1887]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U48' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1929]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U49' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1971]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U50' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:2013]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' (17#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:51]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:984]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:63]
	Parameter DataWidth bound to: 507 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:69' bound to instance 'w5_V_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:761]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:82]
	Parameter DataWidth bound to: 507 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:94]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:24]
	Parameter DWIDTH bound to: 507 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' (18#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' (19#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:82]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:773]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' (20#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' (21#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:787]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:801]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:815]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_0_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:829]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_1_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:843]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_2_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:857]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_3_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:871]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U62' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:885]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (22#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U63' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:903]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U64' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:921]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U65' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:939]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U66' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:957]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U67' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:969]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U68' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:981]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U69' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:993]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U70' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1005]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U71' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1017]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U72' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1029]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U73' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1041]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U74' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1053]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U75' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1065]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U76' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1077]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U77' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1089]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U78' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1101]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U79' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1113]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U80' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1125]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U81' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1137]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U82' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U83' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1161]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U84' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1173]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U85' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1185]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U86' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1197]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U87' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1209]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U88' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U89' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1233]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U90' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U91' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1257]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_2' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_2' (23#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11s_26_1_1' (24#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' (25#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:63]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' (26#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:75]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core' (27#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' (28#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' (29#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:78]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:65]
	Parameter DataWidth bound to: 635 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:81]
	Parameter DataWidth bound to: 635 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:24]
	Parameter DWIDTH bound to: 635 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' (30#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V' (31#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:81]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_83_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_83_16_1_1.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_83_16_1_1' (32#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_83_16_1_1.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_325_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_325_16_1_1' (33#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (34#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:65]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' (35#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:78]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d676_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d676_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d676_A' (36#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d676_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A_shiftReg' (37#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A' (38#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A_shiftReg' (39#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A' (40#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (41#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (42#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg' (43#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' (44#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_shiftReg' (45#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' (46#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg' (47#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' (48#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_shiftReg' (49#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0' (50#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_shiftReg' (51#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' (52#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' (53#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' (54#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (55#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2083.672 ; gain = 0.000 ; free physical = 1005 ; free virtual = 4208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2083.672 ; gain = 0.000 ; free physical = 1024 ; free virtual = 4227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2089.699 ; gain = 6.027 ; free physical = 1026 ; free virtual = 4230
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2089.699 ; gain = 6.027 ; free physical = 817 ; free virtual = 4046
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 10    
	   5 Input   16 Bit       Adders := 18    
	   2 Input   16 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 27    
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 14    
	   2 Input    2 Bit       Adders := 8     
+---Registers : 
	              635 Bit    Registers := 1     
	              507 Bit    Registers := 2     
	               46 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               17 Bit    Registers := 22    
	               16 Bit    Registers := 694   
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 20    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 188   
+---RAMs : 
	              10K Bit	(676 X 16 bit)          RAMs := 8     
+---Muxes : 
	   9 Input  635 Bit        Muxes := 1     
	  10 Input  507 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 11    
	   2 Input   16 Bit        Muxes := 2484  
	   4 Input   16 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 17    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 33    
	   2 Input    3 Bit        Muxes := 13    
	   6 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 41    
	   3 Input    2 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 259   
	   3 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U196/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_1_reg_6016_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U196/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_1_reg_6011_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U196/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U196/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U196/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U198/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_3_reg_6036_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U198/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_3_reg_6031_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U198/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U198/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U198/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U195/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register phi_ln_reg_6001_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U195/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register trunc_ln56_reg_6006_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U195/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U195/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U195/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U197/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_2_reg_6026_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U197/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_2_reg_6021_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U197/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U197/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U197/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U200/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_5_reg_6056_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U200/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_5_reg_6051_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U200/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U200/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U200/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U202/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_7_reg_6076_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U202/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_7_reg_6071_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U202/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U202/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U202/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U199/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_4_reg_6046_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U199/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_4_reg_6041_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U199/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U199/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U199/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U201/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_6_reg_6066_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U201/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_6_reg_6061_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U201/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U201/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U201/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U204/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_9_reg_6096_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U204/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_9_reg_6091_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U204/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U204/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U204/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U206/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_10_reg_6116_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U206/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_10_reg_6111_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U206/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U206/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U206/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U203/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_8_reg_6086_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U203/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_8_reg_6081_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U203/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U203/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U203/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U205/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_s_reg_6106_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U205/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_s_reg_6101_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U205/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U205/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U205/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U208/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_12_reg_6136_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U208/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_12_reg_6131_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U208/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U208/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U208/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U210/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_14_reg_6156_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U210/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_14_reg_6151_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U210/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U210/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U210/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U207/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_11_reg_6126_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U207/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_11_reg_6121_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U207/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U207/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U207/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U209/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_13_reg_6146_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U209/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_13_reg_6141_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U209/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U209/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U209/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U212/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_16_reg_6176_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U212/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_16_reg_6171_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U212/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U212/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U212/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U214/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_18_reg_6196_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U214/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_18_reg_6191_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U214/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U214/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U214/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U211/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_15_reg_6166_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U211/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_15_reg_6161_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U211/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U211/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U211/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U213/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_17_reg_6186_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U213/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_17_reg_6181_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U213/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U213/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U213/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U216/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_20_reg_6216_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U216/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_20_reg_6211_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U216/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U216/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U216/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U218/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_22_reg_6236_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U218/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_22_reg_6231_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U218/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U218/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U218/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U215/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_19_reg_6206_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U215/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_19_reg_6201_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U215/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U215/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U215/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U217/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_21_reg_6226_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U217/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_21_reg_6221_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U217/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U217/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U217/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U220/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_24_reg_6256_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U220/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_24_reg_6251_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U220/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U220/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U220/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U222/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_26_reg_6276_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U222/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_26_reg_6271_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U222/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U222/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U222/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U219/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_23_reg_6246_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U219/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_23_reg_6241_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U219/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U219/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U219/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U221/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_25_reg_6266_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U221/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_25_reg_6261_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U221/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U221/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U221/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U224/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_28_reg_6296_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U224/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_28_reg_6291_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U224/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U224/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U224/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U226/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_30_reg_6316_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U226/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_30_reg_6311_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U226/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U226/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U226/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U223/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_27_reg_6286_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U223/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_27_reg_6281_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U223/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U223/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U223/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U225/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_29_reg_6306_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U225/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_29_reg_6301_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U225/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U225/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U225/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U228/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_32_reg_6336_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U228/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_32_reg_6331_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U228/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U228/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U228/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U230/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_34_reg_6356_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U230/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_34_reg_6351_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U230/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U230/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U230/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U227/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_31_reg_6326_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U227/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_31_reg_6321_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U227/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U227/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U227/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U229/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_33_reg_6346_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U229/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_33_reg_6341_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U229/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U229/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U229/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U232/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_36_reg_6376_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U232/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_36_reg_6371_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U232/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U232/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U232/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U234/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_38_reg_6396_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U234/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: register phi_ln56_38_reg_6391_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U234/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U234/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U234/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U231/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_35_reg_6366_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U231/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_35_reg_6361_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U231/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U231/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U231/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U233/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_37_reg_6386_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U233/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_37_reg_6381_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U233/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U233/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U233/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register w2_V_U/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom_U/q0_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register trunc_ln56_reg_1064_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register select_ln19_7_reg_1059_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_82_reg_1069_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register select_ln19_7_reg_1059_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_83_reg_1074_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register select_ln19_7_reg_1059_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_12s_16s_26_1_1_U4/myproject_mul_mul_12s_16s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register myproject_mul_mul_12s_16s_26_1_1_U4/myproject_mul_mul_12s_16s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_12s_16s_26_1_1_U4/myproject_mul_mul_12s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: register tmp_84_reg_1079_reg is absorbed into DSP myproject_mul_mul_12s_16s_26_1_1_U4/myproject_mul_mul_12s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: register select_ln19_7_reg_1059_reg is absorbed into DSP myproject_mul_mul_12s_16s_26_1_1_U4/myproject_mul_mul_12s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_12s_16s_26_1_1_U4/myproject_mul_mul_12s_16s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_12s_16s_26_1_1_U4/myproject_mul_mul_12s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U67/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U67/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U67/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U67/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U67/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U67/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U69/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U69/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U69/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U69/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U69/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U69/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U66/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register trunc_ln56_reg_5140_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U66/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U66/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U66/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U66/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U68/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U68/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U68/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U68/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U68/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U68/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U71/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U71/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U71/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U71/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U71/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U71/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U73/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U73/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U73/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U73/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U73/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U73/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U70/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U70/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U70/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U70/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U70/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U70/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U72/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U72/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U72/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U72/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U72/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U72/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U75/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U77/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U74/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U76/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U79/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U81/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U78/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U80/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U83/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U82/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U97/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U97/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_11s_26_1_1_U97/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U97/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U97/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U97/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2182.184 ; gain = 98.512 ; free physical = 655 ; free virtual = 3920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                  | RTL Object | Depth x Width | Implemented As | 
+-----------------------------------------------------------------------------+------------+---------------+----------------+
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom | p_0_out    | 16x46         | LUT            | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s          | p_0_out    | 16x46         | LUT            | 
+-----------------------------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|layer2_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject               | layer3_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject               | layer3_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject               | layer3_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject               | layer3_out_V_data_0_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                           | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*B''      | 16     | 12     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*B''      | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*B''      | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*B''      | 16     | 12     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2182.184 ; gain = 98.512 ; free physical = 651 ; free virtual = 3916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|layer2_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject               | layer3_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject               | layer3_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject               | layer3_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject               | layer3_out_V_data_0_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2190.191 ; gain = 106.520 ; free physical = 656 ; free virtual = 3921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2190.191 ; gain = 106.520 ; free physical = 665 ; free virtual = 3930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2190.191 ; gain = 106.520 ; free physical = 661 ; free virtual = 3931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 2190.191 ; gain = 106.520 ; free physical = 665 ; free virtual = 3935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 2190.191 ; gain = 106.520 ; free physical = 659 ; free virtual = 3929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2190.191 ; gain = 106.520 ; free physical = 663 ; free virtual = 3933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2190.191 ; gain = 106.520 ; free physical = 658 ; free virtual = 3928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[27] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[25] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[5]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[3]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[35]     | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[15]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[3]      | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   560|
|3     |DSP48E1  |    76|
|4     |LUT1     |    64|
|5     |LUT2     |  1269|
|6     |LUT3     |  1785|
|7     |LUT4     |  1942|
|8     |LUT5     |  1610|
|9     |LUT6     |  4261|
|10    |MUXF7    |   832|
|11    |MUXF8    |    64|
|12    |RAMB18E1 |     8|
|13    |SRL16E   |   640|
|14    |SRLC32E  |   352|
|15    |FDRE     | 10342|
|16    |FDSE     |   539|
|17    |IBUF     |    30|
|18    |OBUF     |   174|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
|      |Instance                                                                                      |Module                                                                                    |Cells |
+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
|1     |top                                                                                           |                                                                                          | 24549|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0                        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s                       |  1327|
|3     |    line_buffer_Array_V_0_0_U                                                                 |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb          |    32|
|4     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core__1  |    32|
|5     |    line_buffer_Array_V_1142_0_U                                                              |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_317      |    32|
|6     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core     |    32|
|7     |    myproject_mul_mul_12s_16s_26_1_1_U4                                                       |myproject_mul_mul_12s_16s_26_1_1                                                          |   128|
|8     |      myproject_mul_mul_12s_16s_26_1_1_DSP48_1_U                                              |myproject_mul_mul_12s_16s_26_1_1_DSP48_1                                                  |   128|
|9     |    myproject_mul_mul_16s_16s_26_1_1_U1                                                       |myproject_mul_mul_16s_16s_26_1_1_318                                                      |    52|
|10    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_326                                              |    52|
|11    |    myproject_mul_mul_16s_16s_26_1_1_U2                                                       |myproject_mul_mul_16s_16s_26_1_1_319                                                      |    52|
|12    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_325                                              |    52|
|13    |    myproject_mul_mul_16s_16s_26_1_1_U3                                                       |myproject_mul_mul_16s_16s_26_1_1_320                                                      |    53|
|14    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_324                                              |    53|
|15    |    regslice_both_data_V_data_V_U                                                             |regslice_both_321                                                                         |    60|
|16    |      ibuf_inst                                                                               |xil_defaultlib_ibuf_322                                                                   |    36|
|17    |      obuf_inst                                                                               |xil_defaultlib_obuf_323                                                                   |    24|
|18    |  conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0                        |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s                       |  3557|
|19    |    line_buffer_Array_V_1_0_0_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA          |    39|
|20    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__1  |    32|
|21    |    line_buffer_Array_V_1_0_1_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_243      |    42|
|22    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__2  |    32|
|23    |    line_buffer_Array_V_1_0_2_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_244      |    33|
|24    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__3  |    32|
|25    |    line_buffer_Array_V_1_0_3_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_245      |    34|
|26    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__4  |    32|
|27    |    line_buffer_Array_V_1_1_0_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_246      |    37|
|28    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__5  |    32|
|29    |    line_buffer_Array_V_1_1_1_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_247      |    40|
|30    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__6  |    32|
|31    |    line_buffer_Array_V_1_1_2_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_248      |    33|
|32    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__7  |    32|
|33    |    line_buffer_Array_V_1_1_3_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_249      |    38|
|34    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core     |    32|
|35    |    myproject_mul_mul_16s_11s_26_1_1_U97                                                      |myproject_mul_mul_16s_11s_26_1_1_250                                                      |    49|
|36    |      myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_11s_26_1_1_DSP48_2_316                                              |    49|
|37    |    myproject_mul_mul_16s_16s_26_1_1_U66                                                      |myproject_mul_mul_16s_16s_26_1_1_251                                                      |     4|
|38    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_315                                              |     4|
|39    |    myproject_mul_mul_16s_16s_26_1_1_U67                                                      |myproject_mul_mul_16s_16s_26_1_1_252                                                      |     1|
|40    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_314                                              |     1|
|41    |    myproject_mul_mul_16s_16s_26_1_1_U68                                                      |myproject_mul_mul_16s_16s_26_1_1_253                                                      |     1|
|42    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_313                                              |     1|
|43    |    myproject_mul_mul_16s_16s_26_1_1_U69                                                      |myproject_mul_mul_16s_16s_26_1_1_254                                                      |     1|
|44    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_312                                              |     1|
|45    |    myproject_mul_mul_16s_16s_26_1_1_U70                                                      |myproject_mul_mul_16s_16s_26_1_1_255                                                      |     1|
|46    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_311                                              |     1|
|47    |    myproject_mul_mul_16s_16s_26_1_1_U71                                                      |myproject_mul_mul_16s_16s_26_1_1_256                                                      |     1|
|48    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_310                                              |     1|
|49    |    myproject_mul_mul_16s_16s_26_1_1_U72                                                      |myproject_mul_mul_16s_16s_26_1_1_257                                                      |     1|
|50    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_309                                              |     1|
|51    |    myproject_mul_mul_16s_16s_26_1_1_U73                                                      |myproject_mul_mul_16s_16s_26_1_1_258                                                      |     1|
|52    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_308                                              |     1|
|53    |    myproject_mul_mul_16s_16s_26_1_1_U74                                                      |myproject_mul_mul_16s_16s_26_1_1_259                                                      |     1|
|54    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_307                                              |     1|
|55    |    myproject_mul_mul_16s_16s_26_1_1_U75                                                      |myproject_mul_mul_16s_16s_26_1_1_260                                                      |     1|
|56    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_306                                              |     1|
|57    |    myproject_mul_mul_16s_16s_26_1_1_U76                                                      |myproject_mul_mul_16s_16s_26_1_1_261                                                      |     1|
|58    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_305                                              |     1|
|59    |    myproject_mul_mul_16s_16s_26_1_1_U77                                                      |myproject_mul_mul_16s_16s_26_1_1_262                                                      |     1|
|60    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_304                                              |     1|
|61    |    myproject_mul_mul_16s_16s_26_1_1_U78                                                      |myproject_mul_mul_16s_16s_26_1_1_263                                                      |     1|
|62    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_303                                              |     1|
|63    |    myproject_mul_mul_16s_16s_26_1_1_U79                                                      |myproject_mul_mul_16s_16s_26_1_1_264                                                      |     1|
|64    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_302                                              |     1|
|65    |    myproject_mul_mul_16s_16s_26_1_1_U80                                                      |myproject_mul_mul_16s_16s_26_1_1_265                                                      |     1|
|66    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_301                                              |     1|
|67    |    myproject_mul_mul_16s_16s_26_1_1_U81                                                      |myproject_mul_mul_16s_16s_26_1_1_266                                                      |     1|
|68    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_300                                              |     1|
|69    |    myproject_mul_mul_16s_16s_26_1_1_U82                                                      |myproject_mul_mul_16s_16s_26_1_1_267                                                      |     1|
|70    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_299                                              |     1|
|71    |    myproject_mul_mul_16s_16s_26_1_1_U83                                                      |myproject_mul_mul_16s_16s_26_1_1_268                                                      |     1|
|72    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_298                                              |     1|
|73    |    myproject_mul_mul_16s_16s_26_1_1_U84                                                      |myproject_mul_mul_16s_16s_26_1_1_269                                                      |     1|
|74    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_297                                              |     1|
|75    |    myproject_mul_mul_16s_16s_26_1_1_U85                                                      |myproject_mul_mul_16s_16s_26_1_1_270                                                      |     1|
|76    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_296                                              |     1|
|77    |    myproject_mul_mul_16s_16s_26_1_1_U86                                                      |myproject_mul_mul_16s_16s_26_1_1_271                                                      |     1|
|78    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_295                                              |     1|
|79    |    myproject_mul_mul_16s_16s_26_1_1_U87                                                      |myproject_mul_mul_16s_16s_26_1_1_272                                                      |     1|
|80    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_294                                              |     1|
|81    |    myproject_mul_mul_16s_16s_26_1_1_U88                                                      |myproject_mul_mul_16s_16s_26_1_1_273                                                      |     1|
|82    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_293                                              |     1|
|83    |    myproject_mul_mul_16s_16s_26_1_1_U89                                                      |myproject_mul_mul_16s_16s_26_1_1_274                                                      |     1|
|84    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_292                                              |     1|
|85    |    myproject_mul_mul_16s_16s_26_1_1_U90                                                      |myproject_mul_mul_16s_16s_26_1_1_275                                                      |     1|
|86    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_291                                              |     1|
|87    |    myproject_mul_mul_16s_16s_26_1_1_U91                                                      |myproject_mul_mul_16s_16s_26_1_1_276                                                      |     1|
|88    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_290                                              |     1|
|89    |    myproject_mul_mul_16s_16s_26_1_1_U92                                                      |myproject_mul_mul_16s_16s_26_1_1_277                                                      |     1|
|90    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_289                                              |     1|
|91    |    myproject_mul_mul_16s_16s_26_1_1_U93                                                      |myproject_mul_mul_16s_16s_26_1_1_278                                                      |     1|
|92    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_288                                              |     1|
|93    |    myproject_mul_mul_16s_16s_26_1_1_U94                                                      |myproject_mul_mul_16s_16s_26_1_1_279                                                      |    46|
|94    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_287                                              |    46|
|95    |    myproject_mul_mul_16s_16s_26_1_1_U95                                                      |myproject_mul_mul_16s_16s_26_1_1_280                                                      |    49|
|96    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_286                                              |    49|
|97    |    myproject_mul_mul_16s_16s_26_1_1_U96                                                      |myproject_mul_mul_16s_16s_26_1_1_281                                                      |    50|
|98    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_285                                              |    50|
|99    |    myproject_mux_42_16_1_1_U62                                                               |myproject_mux_42_16_1_1                                                                   |    16|
|100   |    myproject_mux_42_16_1_1_U63                                                               |myproject_mux_42_16_1_1_282                                                               |    16|
|101   |    myproject_mux_42_16_1_1_U64                                                               |myproject_mux_42_16_1_1_283                                                               |    16|
|102   |    myproject_mux_42_16_1_1_U65                                                               |myproject_mux_42_16_1_1_284                                                               |    16|
|103   |    w5_V_U                                                                                    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V                  |   438|
|104   |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom_U          |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom              |   438|
|105   |  dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                            |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s                           |  6779|
|106   |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_383                |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s                           |  5805|
|107   |      myproject_mul_mul_16s_11s_26_1_1_U234                                                   |myproject_mul_mul_16s_11s_26_1_1                                                          |    34|
|108   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_11s_26_1_1_DSP48_2                                                  |    34|
|109   |      myproject_mul_mul_16s_16s_26_1_1_U195                                                   |myproject_mul_mul_16s_16s_26_1_1                                                          |    66|
|110   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_242                                              |    66|
|111   |      myproject_mul_mul_16s_16s_26_1_1_U196                                                   |myproject_mul_mul_16s_16s_26_1_1_129                                                      |    66|
|112   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_241                                              |    66|
|113   |      myproject_mul_mul_16s_16s_26_1_1_U197                                                   |myproject_mul_mul_16s_16s_26_1_1_130                                                      |    34|
|114   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_240                                              |    34|
|115   |      myproject_mul_mul_16s_16s_26_1_1_U198                                                   |myproject_mul_mul_16s_16s_26_1_1_131                                                      |    34|
|116   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_239                                              |    34|
|117   |      myproject_mul_mul_16s_16s_26_1_1_U199                                                   |myproject_mul_mul_16s_16s_26_1_1_132                                                      |    66|
|118   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_238                                              |    66|
|119   |      myproject_mul_mul_16s_16s_26_1_1_U200                                                   |myproject_mul_mul_16s_16s_26_1_1_133                                                      |   194|
|120   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_237                                              |   194|
|121   |      myproject_mul_mul_16s_16s_26_1_1_U201                                                   |myproject_mul_mul_16s_16s_26_1_1_134                                                      |    34|
|122   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_236                                              |    34|
|123   |      myproject_mul_mul_16s_16s_26_1_1_U202                                                   |myproject_mul_mul_16s_16s_26_1_1_135                                                      |    34|
|124   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_235                                              |    34|
|125   |      myproject_mul_mul_16s_16s_26_1_1_U203                                                   |myproject_mul_mul_16s_16s_26_1_1_136                                                      |    66|
|126   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_234                                              |    66|
|127   |      myproject_mul_mul_16s_16s_26_1_1_U204                                                   |myproject_mul_mul_16s_16s_26_1_1_137                                                      |    66|
|128   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_233                                              |    66|
|129   |      myproject_mul_mul_16s_16s_26_1_1_U205                                                   |myproject_mul_mul_16s_16s_26_1_1_138                                                      |    34|
|130   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_232                                              |    34|
|131   |      myproject_mul_mul_16s_16s_26_1_1_U206                                                   |myproject_mul_mul_16s_16s_26_1_1_139                                                      |    34|
|132   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_231                                              |    34|
|133   |      myproject_mul_mul_16s_16s_26_1_1_U207                                                   |myproject_mul_mul_16s_16s_26_1_1_140                                                      |    66|
|134   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_230                                              |    66|
|135   |      myproject_mul_mul_16s_16s_26_1_1_U208                                                   |myproject_mul_mul_16s_16s_26_1_1_141                                                      |    66|
|136   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_229                                              |    66|
|137   |      myproject_mul_mul_16s_16s_26_1_1_U209                                                   |myproject_mul_mul_16s_16s_26_1_1_142                                                      |    34|
|138   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_228                                              |    34|
|139   |      myproject_mul_mul_16s_16s_26_1_1_U210                                                   |myproject_mul_mul_16s_16s_26_1_1_143                                                      |    34|
|140   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_227                                              |    34|
|141   |      myproject_mul_mul_16s_16s_26_1_1_U211                                                   |myproject_mul_mul_16s_16s_26_1_1_144                                                      |    66|
|142   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_226                                              |    66|
|143   |      myproject_mul_mul_16s_16s_26_1_1_U212                                                   |myproject_mul_mul_16s_16s_26_1_1_145                                                      |    66|
|144   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_225                                              |    66|
|145   |      myproject_mul_mul_16s_16s_26_1_1_U213                                                   |myproject_mul_mul_16s_16s_26_1_1_146                                                      |    34|
|146   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_224                                              |    34|
|147   |      myproject_mul_mul_16s_16s_26_1_1_U214                                                   |myproject_mul_mul_16s_16s_26_1_1_147                                                      |    34|
|148   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_223                                              |    34|
|149   |      myproject_mul_mul_16s_16s_26_1_1_U215                                                   |myproject_mul_mul_16s_16s_26_1_1_148                                                      |    66|
|150   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_222                                              |    66|
|151   |      myproject_mul_mul_16s_16s_26_1_1_U216                                                   |myproject_mul_mul_16s_16s_26_1_1_149                                                      |    66|
|152   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_221                                              |    66|
|153   |      myproject_mul_mul_16s_16s_26_1_1_U217                                                   |myproject_mul_mul_16s_16s_26_1_1_150                                                      |    34|
|154   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_220                                              |    34|
|155   |      myproject_mul_mul_16s_16s_26_1_1_U218                                                   |myproject_mul_mul_16s_16s_26_1_1_151                                                      |    34|
|156   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_219                                              |    34|
|157   |      myproject_mul_mul_16s_16s_26_1_1_U219                                                   |myproject_mul_mul_16s_16s_26_1_1_152                                                      |    66|
|158   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_218                                              |    66|
|159   |      myproject_mul_mul_16s_16s_26_1_1_U220                                                   |myproject_mul_mul_16s_16s_26_1_1_153                                                      |    66|
|160   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_217                                              |    66|
|161   |      myproject_mul_mul_16s_16s_26_1_1_U221                                                   |myproject_mul_mul_16s_16s_26_1_1_154                                                      |    34|
|162   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_216                                              |    34|
|163   |      myproject_mul_mul_16s_16s_26_1_1_U222                                                   |myproject_mul_mul_16s_16s_26_1_1_155                                                      |    34|
|164   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_215                                              |    34|
|165   |      myproject_mul_mul_16s_16s_26_1_1_U223                                                   |myproject_mul_mul_16s_16s_26_1_1_156                                                      |    66|
|166   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_214                                              |    66|
|167   |      myproject_mul_mul_16s_16s_26_1_1_U224                                                   |myproject_mul_mul_16s_16s_26_1_1_157                                                      |    66|
|168   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_213                                              |    66|
|169   |      myproject_mul_mul_16s_16s_26_1_1_U225                                                   |myproject_mul_mul_16s_16s_26_1_1_158                                                      |    34|
|170   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_212                                              |    34|
|171   |      myproject_mul_mul_16s_16s_26_1_1_U226                                                   |myproject_mul_mul_16s_16s_26_1_1_159                                                      |    34|
|172   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_211                                              |    34|
|173   |      myproject_mul_mul_16s_16s_26_1_1_U227                                                   |myproject_mul_mul_16s_16s_26_1_1_160                                                      |   194|
|174   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_210                                              |   194|
|175   |      myproject_mul_mul_16s_16s_26_1_1_U228                                                   |myproject_mul_mul_16s_16s_26_1_1_161                                                      |    66|
|176   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_209                                              |    66|
|177   |      myproject_mul_mul_16s_16s_26_1_1_U229                                                   |myproject_mul_mul_16s_16s_26_1_1_162                                                      |   162|
|178   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_208                                              |   162|
|179   |      myproject_mul_mul_16s_16s_26_1_1_U230                                                   |myproject_mul_mul_16s_16s_26_1_1_163                                                      |   162|
|180   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_207                                              |   162|
|181   |      myproject_mul_mul_16s_16s_26_1_1_U231                                                   |myproject_mul_mul_16s_16s_26_1_1_164                                                      |    66|
|182   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_206                                              |    66|
|183   |      myproject_mul_mul_16s_16s_26_1_1_U232                                                   |myproject_mul_mul_16s_16s_26_1_1_165                                                      |    66|
|184   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_205                                              |    66|
|185   |      myproject_mul_mul_16s_16s_26_1_1_U233                                                   |myproject_mul_mul_16s_16s_26_1_1_166                                                      |    34|
|186   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                            |myproject_mul_mul_16s_16s_26_1_1_DSP48_0                                                  |    34|
|187   |      myproject_mux_325_16_1_1_U156                                                           |myproject_mux_325_16_1_1                                                                  |    16|
|188   |      myproject_mux_325_16_1_1_U157                                                           |myproject_mux_325_16_1_1_167                                                              |    16|
|189   |      myproject_mux_325_16_1_1_U158                                                           |myproject_mux_325_16_1_1_168                                                              |    16|
|190   |      myproject_mux_325_16_1_1_U159                                                           |myproject_mux_325_16_1_1_169                                                              |    16|
|191   |      myproject_mux_325_16_1_1_U160                                                           |myproject_mux_325_16_1_1_170                                                              |    16|
|192   |      myproject_mux_325_16_1_1_U161                                                           |myproject_mux_325_16_1_1_171                                                              |    16|
|193   |      myproject_mux_325_16_1_1_U162                                                           |myproject_mux_325_16_1_1_172                                                              |    16|
|194   |      myproject_mux_325_16_1_1_U163                                                           |myproject_mux_325_16_1_1_173                                                              |    16|
|195   |      myproject_mux_325_16_1_1_U164                                                           |myproject_mux_325_16_1_1_174                                                              |    16|
|196   |      myproject_mux_325_16_1_1_U165                                                           |myproject_mux_325_16_1_1_175                                                              |    16|
|197   |      myproject_mux_325_16_1_1_U166                                                           |myproject_mux_325_16_1_1_176                                                              |    16|
|198   |      myproject_mux_325_16_1_1_U167                                                           |myproject_mux_325_16_1_1_177                                                              |    16|
|199   |      myproject_mux_325_16_1_1_U168                                                           |myproject_mux_325_16_1_1_178                                                              |    16|
|200   |      myproject_mux_325_16_1_1_U169                                                           |myproject_mux_325_16_1_1_179                                                              |    16|
|201   |      myproject_mux_325_16_1_1_U170                                                           |myproject_mux_325_16_1_1_180                                                              |    16|
|202   |      myproject_mux_325_16_1_1_U171                                                           |myproject_mux_325_16_1_1_181                                                              |    16|
|203   |      myproject_mux_325_16_1_1_U172                                                           |myproject_mux_325_16_1_1_182                                                              |    16|
|204   |      myproject_mux_325_16_1_1_U173                                                           |myproject_mux_325_16_1_1_183                                                              |    16|
|205   |      myproject_mux_325_16_1_1_U174                                                           |myproject_mux_325_16_1_1_184                                                              |    16|
|206   |      myproject_mux_325_16_1_1_U175                                                           |myproject_mux_325_16_1_1_185                                                              |    16|
|207   |      myproject_mux_325_16_1_1_U176                                                           |myproject_mux_325_16_1_1_186                                                              |    16|
|208   |      myproject_mux_325_16_1_1_U177                                                           |myproject_mux_325_16_1_1_187                                                              |    16|
|209   |      myproject_mux_325_16_1_1_U178                                                           |myproject_mux_325_16_1_1_188                                                              |    16|
|210   |      myproject_mux_325_16_1_1_U179                                                           |myproject_mux_325_16_1_1_189                                                              |    16|
|211   |      myproject_mux_325_16_1_1_U180                                                           |myproject_mux_325_16_1_1_190                                                              |    16|
|212   |      myproject_mux_325_16_1_1_U181                                                           |myproject_mux_325_16_1_1_191                                                              |    16|
|213   |      myproject_mux_325_16_1_1_U182                                                           |myproject_mux_325_16_1_1_192                                                              |    16|
|214   |      myproject_mux_325_16_1_1_U183                                                           |myproject_mux_325_16_1_1_193                                                              |    16|
|215   |      myproject_mux_325_16_1_1_U184                                                           |myproject_mux_325_16_1_1_194                                                              |    16|
|216   |      myproject_mux_325_16_1_1_U185                                                           |myproject_mux_325_16_1_1_195                                                              |    16|
|217   |      myproject_mux_325_16_1_1_U186                                                           |myproject_mux_325_16_1_1_196                                                              |    16|
|218   |      myproject_mux_325_16_1_1_U187                                                           |myproject_mux_325_16_1_1_197                                                              |    16|
|219   |      myproject_mux_325_16_1_1_U188                                                           |myproject_mux_325_16_1_1_198                                                              |    16|
|220   |      myproject_mux_325_16_1_1_U189                                                           |myproject_mux_325_16_1_1_199                                                              |    16|
|221   |      myproject_mux_325_16_1_1_U190                                                           |myproject_mux_325_16_1_1_200                                                              |    16|
|222   |      myproject_mux_325_16_1_1_U191                                                           |myproject_mux_325_16_1_1_201                                                              |    16|
|223   |      myproject_mux_325_16_1_1_U192                                                           |myproject_mux_325_16_1_1_202                                                              |    16|
|224   |      myproject_mux_325_16_1_1_U193                                                           |myproject_mux_325_16_1_1_203                                                              |    16|
|225   |      myproject_mux_325_16_1_1_U194                                                           |myproject_mux_325_16_1_1_204                                                              |    16|
|226   |      myproject_mux_83_16_1_1_U155                                                            |myproject_mux_83_16_1_1                                                                   |    16|
|227   |      w9_V_U                                                                                  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V                      |   368|
|228   |        dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U            |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom                  |   368|
|229   |    regslice_both_res_stream_V_data_0_V_U                                                     |regslice_both                                                                             |    47|
|230   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_127                                                                   |    19|
|231   |      obuf_inst                                                                               |xil_defaultlib_obuf_128                                                                   |    20|
|232   |    regslice_both_res_stream_V_data_1_V_U                                                     |regslice_both_102                                                                         |    43|
|233   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_125                                                                   |    18|
|234   |      obuf_inst                                                                               |xil_defaultlib_obuf_126                                                                   |    20|
|235   |    regslice_both_res_stream_V_data_2_V_U                                                     |regslice_both_103                                                                         |    43|
|236   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_123                                                                   |    18|
|237   |      obuf_inst                                                                               |xil_defaultlib_obuf_124                                                                   |    20|
|238   |    regslice_both_res_stream_V_data_3_V_U                                                     |regslice_both_104                                                                         |    42|
|239   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_121                                                                   |    18|
|240   |      obuf_inst                                                                               |xil_defaultlib_obuf_122                                                                   |    20|
|241   |    regslice_both_res_stream_V_data_4_V_U                                                     |regslice_both_105                                                                         |    43|
|242   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_119                                                                   |    18|
|243   |      obuf_inst                                                                               |xil_defaultlib_obuf_120                                                                   |    20|
|244   |    regslice_both_res_stream_V_data_5_V_U                                                     |regslice_both_106                                                                         |    42|
|245   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_117                                                                   |    18|
|246   |      obuf_inst                                                                               |xil_defaultlib_obuf_118                                                                   |    20|
|247   |    regslice_both_res_stream_V_data_6_V_U                                                     |regslice_both_107                                                                         |    43|
|248   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_115                                                                   |    18|
|249   |      obuf_inst                                                                               |xil_defaultlib_obuf_116                                                                   |    20|
|250   |    regslice_both_res_stream_V_data_7_V_U                                                     |regslice_both_108                                                                         |    42|
|251   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_113                                                                   |    18|
|252   |      obuf_inst                                                                               |xil_defaultlib_obuf_114                                                                   |    20|
|253   |    regslice_both_res_stream_V_data_8_V_U                                                     |regslice_both_109                                                                         |    43|
|254   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_111                                                                   |    18|
|255   |      obuf_inst                                                                               |xil_defaultlib_obuf_112                                                                   |    20|
|256   |    regslice_both_res_stream_V_data_9_V_U                                                     |regslice_both_110                                                                         |    42|
|257   |      ibuf_inst                                                                               |xil_defaultlib_ibuf                                                                       |    18|
|258   |      obuf_inst                                                                               |xil_defaultlib_obuf                                                                       |    20|
|259   |  layer2_out_V_data_0_V_U                                                                     |fifo_w16_d676_A                                                                           |   134|
|260   |  layer2_out_V_data_1_V_U                                                                     |fifo_w16_d676_A_0                                                                         |   134|
|261   |  layer2_out_V_data_2_V_U                                                                     |fifo_w16_d676_A_1                                                                         |   134|
|262   |  layer2_out_V_data_3_V_U                                                                     |fifo_w16_d676_A_2                                                                         |   134|
|263   |  layer3_out_V_data_0_V_U                                                                     |fifo_w16_d676_A_3                                                                         |   143|
|264   |  layer3_out_V_data_1_V_U                                                                     |fifo_w16_d676_A_4                                                                         |   143|
|265   |  layer3_out_V_data_2_V_U                                                                     |fifo_w16_d676_A_5                                                                         |   143|
|266   |  layer3_out_V_data_3_V_U                                                                     |fifo_w16_d676_A_6                                                                         |   143|
|267   |  layer4_out_V_data_0_V_U                                                                     |fifo_w16_d36_A                                                                            |    81|
|268   |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg_101                                                               |    54|
|269   |  layer4_out_V_data_1_V_U                                                                     |fifo_w16_d36_A_7                                                                          |    82|
|270   |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg_100                                                               |    54|
|271   |  layer4_out_V_data_2_V_U                                                                     |fifo_w16_d36_A_8                                                                          |    81|
|272   |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg_99                                                                |    54|
|273   |  layer4_out_V_data_3_V_U                                                                     |fifo_w16_d36_A_9                                                                          |    81|
|274   |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg                                                                   |    54|
|275   |  layer5_out_V_data_0_V_U                                                                     |fifo_w16_d16_A                                                                            |    38|
|276   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_98                                                                |    21|
|277   |  layer5_out_V_data_1_V_U                                                                     |fifo_w16_d16_A_10                                                                         |    38|
|278   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_97                                                                |    21|
|279   |  layer5_out_V_data_2_V_U                                                                     |fifo_w16_d16_A_11                                                                         |    39|
|280   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_96                                                                |    21|
|281   |  layer5_out_V_data_3_V_U                                                                     |fifo_w16_d16_A_12                                                                         |    38|
|282   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_95                                                                |    21|
|283   |  layer5_out_V_data_4_V_U                                                                     |fifo_w16_d16_A_13                                                                         |    38|
|284   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_94                                                                |    21|
|285   |  layer5_out_V_data_5_V_U                                                                     |fifo_w16_d16_A_14                                                                         |    38|
|286   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_93                                                                |    21|
|287   |  layer5_out_V_data_6_V_U                                                                     |fifo_w16_d16_A_15                                                                         |    39|
|288   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_92                                                                |    21|
|289   |  layer5_out_V_data_7_V_U                                                                     |fifo_w16_d16_A_16                                                                         |    39|
|290   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_91                                                                |    21|
|291   |  layer6_out_V_data_0_V_U                                                                     |fifo_w16_d16_A_17                                                                         |    37|
|292   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_90                                                                |    20|
|293   |  layer6_out_V_data_1_V_U                                                                     |fifo_w16_d16_A_18                                                                         |    38|
|294   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_89                                                                |    20|
|295   |  layer6_out_V_data_2_V_U                                                                     |fifo_w16_d16_A_19                                                                         |    38|
|296   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_88                                                                |    20|
|297   |  layer6_out_V_data_3_V_U                                                                     |fifo_w16_d16_A_20                                                                         |    38|
|298   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_87                                                                |    20|
|299   |  layer6_out_V_data_4_V_U                                                                     |fifo_w16_d16_A_21                                                                         |    37|
|300   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_86                                                                |    20|
|301   |  layer6_out_V_data_5_V_U                                                                     |fifo_w16_d16_A_22                                                                         |    37|
|302   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_85                                                                |    20|
|303   |  layer6_out_V_data_6_V_U                                                                     |fifo_w16_d16_A_23                                                                         |    37|
|304   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_84                                                                |    20|
|305   |  layer6_out_V_data_7_V_U                                                                     |fifo_w16_d16_A_24                                                                         |    38|
|306   |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg                                                                   |    20|
|307   |  layer7_out_V_data_0_V_U                                                                     |fifo_w16_d4_A                                                                             |    32|
|308   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_83                                                                 |    19|
|309   |  layer7_out_V_data_1_V_U                                                                     |fifo_w16_d4_A_25                                                                          |    32|
|310   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_82                                                                 |    19|
|311   |  layer7_out_V_data_2_V_U                                                                     |fifo_w16_d4_A_26                                                                          |    32|
|312   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_81                                                                 |    19|
|313   |  layer7_out_V_data_3_V_U                                                                     |fifo_w16_d4_A_27                                                                          |    31|
|314   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_80                                                                 |    19|
|315   |  layer7_out_V_data_4_V_U                                                                     |fifo_w16_d4_A_28                                                                          |    32|
|316   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_79                                                                 |    19|
|317   |  layer7_out_V_data_5_V_U                                                                     |fifo_w16_d4_A_29                                                                          |    32|
|318   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_78                                                                 |    19|
|319   |  layer7_out_V_data_6_V_U                                                                     |fifo_w16_d4_A_30                                                                          |    31|
|320   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_77                                                                 |    19|
|321   |  layer7_out_V_data_7_V_U                                                                     |fifo_w16_d4_A_31                                                                          |    31|
|322   |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg                                                                    |    19|
|323   |  pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0                      |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s                     |  7456|
|324   |    line_buffer_Array_V_2_0_0_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe          |    32|
|325   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__1  |    32|
|326   |    line_buffer_Array_V_2_0_1_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_39       |    32|
|327   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__4  |    32|
|328   |    line_buffer_Array_V_2_0_2_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_40       |    32|
|329   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__7  |    32|
|330   |    line_buffer_Array_V_2_0_3_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_41       |    32|
|331   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__10 |    32|
|332   |    line_buffer_Array_V_2_1_0_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_42       |    32|
|333   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__2  |    32|
|334   |    line_buffer_Array_V_2_1_1_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_43       |    32|
|335   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__5  |    32|
|336   |    line_buffer_Array_V_2_1_2_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_44       |    32|
|337   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__8  |    32|
|338   |    line_buffer_Array_V_2_1_3_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_45       |    32|
|339   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__11 |    32|
|340   |    line_buffer_Array_V_2_2_0_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_46       |    32|
|341   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__3  |    32|
|342   |    line_buffer_Array_V_2_2_1_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_47       |    32|
|343   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__6  |    32|
|344   |    line_buffer_Array_V_2_2_2_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_48       |    32|
|345   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__9  |    32|
|346   |    line_buffer_Array_V_2_2_3_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_49       |    36|
|347   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core     |    32|
|348   |    myproject_mux_164_16_1_1_U23                                                              |myproject_mux_164_16_1_1                                                                  |    16|
|349   |    myproject_mux_164_16_1_1_U24                                                              |myproject_mux_164_16_1_1_50                                                               |    16|
|350   |    myproject_mux_164_16_1_1_U25                                                              |myproject_mux_164_16_1_1_51                                                               |    16|
|351   |    myproject_mux_164_16_1_1_U26                                                              |myproject_mux_164_16_1_1_52                                                               |    16|
|352   |    myproject_mux_164_16_1_1_U27                                                              |myproject_mux_164_16_1_1_53                                                               |    16|
|353   |    myproject_mux_164_16_1_1_U28                                                              |myproject_mux_164_16_1_1_54                                                               |    16|
|354   |    myproject_mux_164_16_1_1_U29                                                              |myproject_mux_164_16_1_1_55                                                               |    16|
|355   |    myproject_mux_164_16_1_1_U30                                                              |myproject_mux_164_16_1_1_56                                                               |    16|
|356   |    myproject_mux_164_16_1_1_U31                                                              |myproject_mux_164_16_1_1_57                                                               |    16|
|357   |    myproject_mux_164_16_1_1_U32                                                              |myproject_mux_164_16_1_1_58                                                               |    16|
|358   |    myproject_mux_164_16_1_1_U33                                                              |myproject_mux_164_16_1_1_59                                                               |    16|
|359   |    myproject_mux_164_16_1_1_U34                                                              |myproject_mux_164_16_1_1_60                                                               |    16|
|360   |    myproject_mux_164_16_1_1_U35                                                              |myproject_mux_164_16_1_1_61                                                               |    16|
|361   |    myproject_mux_164_16_1_1_U36                                                              |myproject_mux_164_16_1_1_62                                                               |    16|
|362   |    myproject_mux_164_16_1_1_U37                                                              |myproject_mux_164_16_1_1_63                                                               |    16|
|363   |    myproject_mux_164_16_1_1_U38                                                              |myproject_mux_164_16_1_1_64                                                               |    16|
|364   |    myproject_mux_164_16_1_1_U39                                                              |myproject_mux_164_16_1_1_65                                                               |    96|
|365   |    myproject_mux_164_16_1_1_U40                                                              |myproject_mux_164_16_1_1_66                                                               |    96|
|366   |    myproject_mux_164_16_1_1_U41                                                              |myproject_mux_164_16_1_1_67                                                               |    96|
|367   |    myproject_mux_164_16_1_1_U42                                                              |myproject_mux_164_16_1_1_68                                                               |    96|
|368   |    myproject_mux_164_16_1_1_U43                                                              |myproject_mux_164_16_1_1_69                                                               |    96|
|369   |    myproject_mux_164_16_1_1_U44                                                              |myproject_mux_164_16_1_1_70                                                               |    96|
|370   |    myproject_mux_164_16_1_1_U45                                                              |myproject_mux_164_16_1_1_71                                                               |    96|
|371   |    myproject_mux_164_16_1_1_U46                                                              |myproject_mux_164_16_1_1_72                                                               |    96|
|372   |    myproject_mux_164_16_1_1_U47                                                              |myproject_mux_164_16_1_1_73                                                               |   112|
|373   |    myproject_mux_164_16_1_1_U48                                                              |myproject_mux_164_16_1_1_74                                                               |   112|
|374   |    myproject_mux_164_16_1_1_U49                                                              |myproject_mux_164_16_1_1_75                                                               |   112|
|375   |    myproject_mux_164_16_1_1_U50                                                              |myproject_mux_164_16_1_1_76                                                               |   112|
|376   |  pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0                      |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s                     |  2136|
|377   |    line_buffer_Array_V_3_0_0_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS          |    16|
|378   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__1  |    16|
|379   |    line_buffer_Array_V_3_0_1_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_32       |    16|
|380   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__2  |    16|
|381   |    line_buffer_Array_V_3_0_2_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_33       |    16|
|382   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__3  |    16|
|383   |    line_buffer_Array_V_3_0_3_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_34       |    16|
|384   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__4  |    16|
|385   |    line_buffer_Array_V_3_0_4_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_35       |    16|
|386   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__5  |    16|
|387   |    line_buffer_Array_V_3_0_5_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_36       |    16|
|388   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__6  |    16|
|389   |    line_buffer_Array_V_3_0_6_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_37       |    16|
|390   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__7  |    16|
|391   |    line_buffer_Array_V_3_0_7_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_38       |    18|
|392   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core     |    16|
|393   |  relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0                         |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s                        |   273|
|394   |  relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0                         |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s                        |   455|
|395   |  start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U            |start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0            |    11|
|396   |  start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U                |start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                |    11|
|397   |  start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_U          |start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa          |    12|
|398   |  start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_U          |start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk          |    11|
|399   |  start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U             |start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0             |    13|
|400   |  start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U             |start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0             |    10|
+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2190.191 ; gain = 106.520 ; free physical = 658 ; free virtual = 3928
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2190.191 ; gain = 106.520 ; free physical = 662 ; free virtual = 3932
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2190.199 ; gain = 106.520 ; free physical = 663 ; free virtual = 3934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2190.199 ; gain = 0.000 ; free physical = 724 ; free virtual = 3990
INFO: [Netlist 29-17] Analyzing 1540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2214.203 ; gain = 0.000 ; free physical = 631 ; free virtual = 3914
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
242 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:28 . Memory (MB): peak = 2214.203 ; gain = 130.531 ; free physical = 774 ; free virtual = 4058
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 17:48:22 2023...
