"{\"results\": [{\"label\": \"Velocity-Bench Hashtable\", \"value\": 133.240573, \"command\": [\"/home/test-user/ur_bench_workdir/hashtable/hashtable_sycl\", \"--no-verify\"], \"env\": {}, \"stdout\": \"hashtable - total time for whole calculation: 1.00733 s\\n133.240573 million keys/second\\n\", \"passed\": true, \"unit\": \"M keys/sec\", \"explicit_group\": \"\", \"stddev\": 0.8338547368881447, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Hashtable\", \"lower_is_better\": false, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench CudaSift\", \"value\": 333.409, \"command\": [\"/home/test-user/ur_bench_workdir/cudaSift/cudaSift\"], \"env\": {}, \"stdout\": \"UNKN: \\n\\nUNKN: ==================================================\\nUNKN: User input parameters:\\nUNKN: Trace:                             ../../inputData\\nUNKN: ==================================================\\nUNKN: \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1067 1260 28.9709% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1218 1249 33.0709% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1218 1261 33.0709% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1244 1278 33.7768% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1240 1274 33.6682% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1233 1266 33.4781% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1090 1265 29.5954% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1107 1262 30.057% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1112 1263 30.1928% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1126 1261 30.5729% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1054 1255 28.618% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1099 1270 29.8398% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1103 1247 29.9484% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1080 1256 29.3239% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1224 1257 33.2338% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1218 1263 33.0709% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1071 1249 29.0796% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1050 1264 28.5094% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1098 1260 29.8127% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1233 1264 33.4781% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1059 1254 28.7537% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1068 1262 28.9981% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1126 1264 30.5729% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1116 1264 30.3014% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1111 1278 30.1656% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1137 1252 30.8716% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1089 1261 29.5683% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1227 1262 33.3152% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1104 1261 29.9756% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1106 1263 30.0299% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1098 1258 29.8127% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1231 1266 33.4238% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1176 1267 31.9305% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1094 1264 29.704% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1075 1256 29.1882% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1217 1268 33.0437% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1111 1254 30.1656% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1207 1269 32.7722% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1129 1261 30.6544% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1100 1261 29.867% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1061 1260 28.808% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1103 1253 29.9484% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1230 1261 33.3967% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1100 1259 29.867% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1118 1264 30.3557% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1093 1261 29.6769% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1216 1261 33.0166% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1109 1260 30.1113% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1224 1264 33.2338% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1225 1261 33.2609% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nAvg workload time = 333.409 ms\\n\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.481761697661136, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench CudaSift\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench Easywave\", \"value\": 542, \"command\": [\"/home/test-user/ur_bench_workdir/easywave/easyWave_sycl\", \"-grid\", \"/home/test-user/ur_bench_workdir/data/easywave/examples/e2Asean.grd\", \"-source\", \"/home/test-user/ur_bench_workdir/data/easywave/examples/BengkuluSept2007.flt\", \"-time\", \"120\"], \"env\": {}, \"stdout\": \"MAIN: Starting SYCL main program\\nMAIN: Attempting to clean up previous eWave tsunami files\\nMAIN: Clean up completed\\nSYCL: SYCL Queue initialization successful \\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.32961)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\nMAIN: Program successfully completed\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 3.0550504633038935, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Easywave\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench Sobel Filter\", \"value\": 2080.24, \"command\": [\"/home/test-user/ur_bench_workdir/sobel_filter/sobel_filter\", \"-i\", \"/home/test-user/ur_bench_workdir/data/sobel_filter/sobel_filter_data/silverfalls_32Kx32K.png\", \"-n\", \"5\"], \"env\": {\"OPENCV_IO_MAX_IMAGE_PIXELS\": \"1677721600\"}, \"stdout\": \"SYMN: Welcome to the SYCL version of Sobel filter workload.\\nSYMN: Input image file: /home/test-user/ur_bench_workdir/data/sobel_filter/sobel_filter_data/silverfalls_32Kx32K.png\\nSYMN: Launching SYCL kernel with # of iterations: 5\\ntime to subtract from total: 6.227 s\\nsobelfilter - total time for whole calculation: 2.08024 s\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 6.059392158734721, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Sobel Filter\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench dl-mnist\", \"value\": 2.82, \"command\": [\"/home/test-user/ur_bench_workdir/dl-mnist/dl-mnist-sycl\", \"-conv_algo\", \"ONEDNN_AUTO\"], \"env\": {\"NEOReadDebugKeys\": \"1\", \"DisableScratchPages\": \"0\"}, \"stdout\": \"\\n\\t\\tWelcome to DL-MNIST workload: SYCL version.\\n\\n=======================================================================\\nSYCL: SYCL Queue initialization successful\\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.32961)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.32961)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\n=======================================================================\\n\\nWL PARAMS: \\n\\nWL PARAMS: ==================================================\\nWL PARAMS: User input parameters:\\nWL PARAMS: Trace:                             notrace\\nWL PARAMS: Tensor management policy:          per_layer\\nWL PARAMS: Convolution algorithm:             ONEDNN_AUTO\\nWL PARAMS: Dataset reader format:             NCHW\\nWL PARAMS: Dry run:                           YES\\nWL PARAMS: OneDNN Conv PD memory format:      ONEDNN_CONVPD_ANY\\nWL PARAMS: No of iterations for inference:    400\\nWL PARAMS: ==================================================\\nWL PARAMS: \\n\\ndl-mnist - total time for whole calculation: 2.82 s\\n\", \"passed\": true, \"unit\": \"s\", \"explicit_group\": \"\", \"stddev\": 0.043588989435406726, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench dl-mnist\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench svm\", \"value\": 0.3433, \"command\": [\"/home/test-user/ur_bench_workdir/svm/svm_sycl\", \"/home/test-user/ur_bench_workdir/velocity-bench-repo/svm/SYCL/a9a\", \"/home/test-user/ur_bench_workdir/velocity-bench-repo/svm/SYCL/a.m\"], \"env\": {}, \"stdout\": \"Number of args 3\\nUsing cuSVM (Carpenter)...\\n\\nBuffering input text file (6989624 B).\\nLoad Done \\nStarting Training \\n_C 1.000000\\nWorkgroup Size: 1024\\nnbrCtas 80 \\nelemsPerCta 1248 \\nthreadsPerCta 128 \\nTotal run time: 0.279396 seconds\\nIter:100\\nM:97683\\nN:123\\nTrain done. Calulate Vector counts \\nTraining done \\n\\nLoading    elapsed time : 0.0573 s\\nProcessing elapsed time : 0.2838 s\\nStoring    elapsed time : 0.0022 s\\nTotal      elapsed time : 0.3433 s\\nResult's are correct: 0.0551 \\n\", \"passed\": true, \"unit\": \"s\", \"explicit_group\": \"\", \"stddev\": 0.0017009801096230556, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench svm\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_SingleTask\", \"value\": 180.124, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_SingleTask\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.192973\", \"0.180124\", \"0.178836\", \"0.178836 0.180124 0.219959\", \"0.023379\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.5600502953604585, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_SingleTask\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"value\": 181.565, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.182042\", \"0.181565\", \"0.180862\", \"0.180862 0.181565 0.183698\", \"0.001477\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.3595708881849473, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"value\": 182.411, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.182618\", \"0.182411\", \"0.181827\", \"0.181827 0.182411 0.183617\", \"0.000913\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.371495898644977, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"value\": 177.845, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.177705\", \"0.177845\", \"0.176597\", \"0.176597 0.177845 0.178672\", \"0.001045\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.006087319468755, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_SingleTask\", \"value\": 1001.201, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_SingleTask\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"1.006088\", \"1.001201\", \"1.000454\", \"1.000454 1.001201 1.016609\", \"0.009119\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 5.02506978392674, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_SingleTask\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_BasicParallelFor\", \"value\": 1005.365, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_BasicParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"1.007184\", \"1.005365\", \"1.002297\", \"1.002297 1.005365 1.013888\", \"0.006006\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 6.537187953037075, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_BasicParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"value\": 1015.527, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"1.017711\", \"1.015527\", \"1.008652\", \"1.008652 1.015527 1.028953\", \"0.010325\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 12.789063609193644, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"value\": 978.202, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"0.980391\", \"0.978202\", \"0.976061\", \"0.976061 0.978202 0.986910\", \"0.005746\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 12.719433517260107, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"value\": 21.235, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021844\", \"0.021235\", \"0.020676\", \"0.020676 0.021235 0.023620\", \"0.001564\", \"6.045677\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.34924251363963943, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"value\": 21.395999999999997, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021271\", \"0.021396\", \"0.020954\", \"0.020954 0.021396 0.021463\", \"0.000277\", \"5.965516\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.18322627176981748, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"value\": 21.597, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021621\", \"0.021597\", \"0.021582\", \"0.021582 0.021597 0.021685\", \"0.000055\", \"5.791731\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.15577034377570054, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"value\": 17.78, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.017831\", \"0.017780\", \"0.017622\", \"0.017622 0.017780 0.018089\", \"0.000238\", \"7.093269\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.19874950733691502, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"value\": 19.935000000000002, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019936\", \"0.019935\", \"0.019769\", \"0.019769 0.019935 0.020103\", \"0.000167\", \"6.322930\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.0867536742737734, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"value\": 19.809, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019819\", \"0.019809\", \"0.019684\", \"0.019684 0.019809 0.019964\", \"0.000140\", \"6.350411\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.09985589617043152, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"value\": 22.668, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.022598\", \"0.022668\", \"0.022335\", \"0.022335 0.022668 0.022793\", \"0.000237\", \"5.596652\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.02840627864868554, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"value\": 21.245, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021295\", \"0.021245\", \"0.021135\", \"0.021135 0.021245 0.021504\", \"0.000189\", \"5.914308\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2083136257345318, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"value\": 21.878999999999998, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021934\", \"0.021879\", \"0.021718\", \"0.021718 0.021879 0.022205\", \"0.000248\", \"5.755714\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2442592202285659, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"value\": 17.635, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.017591\", \"0.017635\", \"0.017413\", \"0.017413 0.017635 0.017726\", \"0.000161\", \"7.178610\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2515048044604055, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"value\": 19.764, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019834\", \"0.019764\", \"0.019758\", \"0.019758 0.019764 0.019981\", \"0.000127\", \"6.326559\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.1934801454068784, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"value\": 19.937, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.020057\", \"0.019937\", \"0.019752\", \"0.019752 0.019937 0.020481\", \"0.000379\", \"6.328583\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2570530425158722, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_int32_4096\", \"value\": 85.179, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/local_mem\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/LocalMem_multi.csv\", \"--size=10240000\"], \"env\": {}, \"stdout\": [\"MicroBench_LocalMem_int32_4096\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"10240000\", \"0.085177\", \"0.085179\", \"0.085024\", \"0.085024 0.085179 0.085327\", \"0.000151\", \"3669.540085\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"312.000000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.025579940057260223, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_int32_4096\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_fp32_4096\", \"value\": 85.12899999999999, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/local_mem\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/LocalMem_multi.csv\", \"--size=10240000\"], \"env\": {}, \"stdout\": [\"MicroBench_LocalMem_fp32_4096\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"10240000\", \"0.085184\", \"0.085129\", \"0.085126\", \"0.085126 0.085129 0.085298\", \"0.000099\", \"3665.176236\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"312.000000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.037072002014098104, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_fp32_4096\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int32\", \"value\": 6.4, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.006065\", \"0.006400\", \"0.005231\", \"0.005231 0.006400 0.006563\", \"0.000726\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.45067212767894455, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int64\", \"value\": 9.636000000000001, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.009125\", \"0.009636\", \"0.006058\", \"0.006058 0.009636 0.011682\", \"0.002846\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2578655057343251, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_fp32\", \"value\": 17.148, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.019210\", \"0.017148\", \"0.015269\", \"0.015269 0.017148 0.025211\", \"0.005282\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 6.309380006519394, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int32\", \"value\": 20.162, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.042639\", \"0.020162\", \"0.017792\", \"0.017792 0.020162 0.089963\", \"0.041001\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.8480722192189698, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int64\", \"value\": 36.714999999999996, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.037635\", \"0.036715\", \"0.026719\", \"0.026719 0.036715 0.049471\", \"0.011404\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 12.667946547080826, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_fp32\", \"value\": 39.641000000000005, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.038638\", \"0.039641\", \"0.029665\", \"0.029665 0.039641 0.046609\", \"0.008516\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 20.932028976347866, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int16\", \"value\": 13.83, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int16\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.013464\", \"0.013830\", \"0.012216\", \"0.012216 0.013830 0.014346\", \"0.001111\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.7280492984354705, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int16\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int32\", \"value\": 6.111, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.006842\", \"0.006111\", \"0.004714\", \"0.004714 0.006111 0.009703\", \"0.002573\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.6155559414641139, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int64\", \"value\": 14.857000000000001, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.015168\", \"0.014857\", \"0.010347\", \"0.010347 0.014857 0.020300\", \"0.004984\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 4.619781354855083, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_fp32\", \"value\": 18.353, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.018348\", \"0.018353\", \"0.018336\", \"0.018336 0.018353 0.018356\", \"0.000011\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.005577959874688669, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int16\", \"value\": 41.172, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int16\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.059357\", \"0.041172\", \"0.026884\", \"0.026884 0.041172 0.110014\", \"0.044448\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.1002849125971361, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int16\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int32\", \"value\": 18.468999999999998, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.019717\", \"0.018469\", \"0.016512\", \"0.016512 0.018469 0.024169\", \"0.003978\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.6599212074179766, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int64\", \"value\": 53.824, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.054365\", \"0.053824\", \"0.037612\", \"0.037612 0.053824 0.071661\", \"0.017031\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 7.8050997418964725, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_fp32\", \"value\": 100.206, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.098942\", \"0.100206\", \"0.092561\", \"0.092561 0.100206 0.104060\", \"0.005853\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 7.578721006272041, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_device\", \"value\": 34.715, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_device\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.035377\", \"0.034715\", \"0.034517\", \"0.034517 0.034715 0.036898\", \"0.001321\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.9169023272834329, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_device\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_host\", \"value\": 306.32599999999996, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_host\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.306421\", \"0.306326\", \"0.306264\", \"0.306264 0.306326 0.306672\", \"0.000220\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.3400746524379204, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_host\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_shared\", \"value\": 306.427, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_shared\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.306454\", \"0.306427\", \"0.306034\", \"0.306034 0.306427 0.306901\", \"0.000434\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.565235288900279, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_shared\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_int32\", \"value\": 3.092, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.003095\", \"0.003092\", \"0.003060\", \"0.003060 0.003092 0.003133\", \"0.000037\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.019911341955316297, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_int64\", \"value\": 4.1419999999999995, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.004153\", \"0.004142\", \"0.004063\", \"0.004063 0.004142 0.004255\", \"0.000097\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.5221698318874167, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_fp32\", \"value\": 4.063, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.004430\", \"0.004063\", \"0.003889\", \"0.003889 0.004063 0.005340\", \"0.000792\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.9431525989297065, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench 2mm Polybench_2mm\", \"value\": 8.48, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/2mm\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/2mm.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"Polybench_2mm\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.008487\", \"0.008480\", \"0.008464\", \"0.008464 0.008480 0.008518\", \"0.000028\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.011942321701370922, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench 2mm Polybench_2mm\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench 3mm Polybench_3mm\", \"value\": 11.195, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/3mm\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/3mm.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"Polybench_3mm\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.011557\", \"0.011195\", \"0.011116\", \"0.011116 0.011195 0.012358\", \"0.000695\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.17333878196564484, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench 3mm Polybench_3mm\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Atax Polybench_Atax\", \"value\": 10.199, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/atax\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Atax.csv\", \"--size=8192\"], \"env\": {}, \"stdout\": [\"Polybench_Atax\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"8192\", \"0.010509\", \"0.010199\", \"0.010069\", \"0.010069 0.010199 0.011260\", \"0.000653\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.506120241487439, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Atax Polybench_Atax\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench MolecularDynamics MolecularDynamics\", \"value\": 0.028, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/mol_dyn\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/MolecularDynamics.csv\", \"--size=8196\"], \"env\": {}, \"stdout\": [\"MolecularDynamics\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"8196\", \"0.000038\", \"0.000028\", \"0.000027\", \"0.000027 0.000028 0.000059\", \"0.000018\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.001990888335300693, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench MolecularDynamics MolecularDynamics\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Prompt Processing Batched 2048\", \"value\": 3345.541064, \"command\": [\"/home/test-user/ur_bench_workdir/llamacpp-build/bin/llama-bench\", \"--output\", \"csv\", \"-n\", \"128\", \"-p\", \"512\", \"-pg\", \"0,0\", \"-sm\", \"none\", \"-ngl\", \"99\", \"--numa\", \"isolate\", \"-t\", \"8\", \"--mmap\", \"0\", \"--model\", \"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\"], \"env\": {}, \"stdout\": \"build_commit,build_number,cpu_info,gpu_info,backends,model_filename,model_type,model_size,model_n_params,n_batch,n_ubatch,n_threads,cpu_mask,cpu_strict,poll,type_k,type_v,n_gpu_layers,split_mode,main_gpu,no_kv_offload,flash_attn,tensor_split,use_mmap,embeddings,n_prompt,n_gen,test_time,avg_ns,stddev_ns,avg_ts,stddev_ts\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"512\\\",\\\"0\\\",\\\"2025-04-12T01:12:15Z\\\",\\\"153040154\\\",\\\"348582\\\",\\\"3345.541064\\\",\\\"7.605557\\\"\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"128\\\",\\\"2025-04-12T01:12:16Z\\\",\\\"1024465242\\\",\\\"43799174\\\",\\\"125.118007\\\",\\\"5.111101\\\"\\n\", \"passed\": true, \"unit\": \"token/s\", \"explicit_group\": \"\", \"stddev\": 3.278902584623703, \"git_url\": \"https://github.com/ggerganov/llama.cpp\", \"git_hash\": \"916c83bfe7f8b08ada609c3b8e583cf5301e594b\", \"name\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Prompt Processing Batched 2048\", \"lower_is_better\": false, \"suite\": \"llama.cpp bench\"}, {\"label\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Text Generation Batched 2048\", \"value\": 124.455967, \"command\": [\"/home/test-user/ur_bench_workdir/llamacpp-build/bin/llama-bench\", \"--output\", \"csv\", \"-n\", \"128\", \"-p\", \"512\", \"-pg\", \"0,0\", \"-sm\", \"none\", \"-ngl\", \"99\", \"--numa\", \"isolate\", \"-t\", \"8\", \"--mmap\", \"0\", \"--model\", \"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\"], \"env\": {}, \"stdout\": \"build_commit,build_number,cpu_info,gpu_info,backends,model_filename,model_type,model_size,model_n_params,n_batch,n_ubatch,n_threads,cpu_mask,cpu_strict,poll,type_k,type_v,n_gpu_layers,split_mode,main_gpu,no_kv_offload,flash_attn,tensor_split,use_mmap,embeddings,n_prompt,n_gen,test_time,avg_ns,stddev_ns,avg_ts,stddev_ts\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"512\\\",\\\"0\\\",\\\"2025-04-12T01:12:29Z\\\",\\\"153217849\\\",\\\"350380\\\",\\\"3341.661206\\\",\\\"7.641858\\\"\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"128\\\",\\\"2025-04-12T01:12:30Z\\\",\\\"1031344633\\\",\\\"63027589\\\",\\\"124.455967\\\",\\\"7.082141\\\"\\n\", \"passed\": true, \"unit\": \"token/s\", \"explicit_group\": \"\", \"stddev\": 2.813044029721541, \"git_url\": \"https://github.com/ggerganov/llama.cpp\", \"git_hash\": \"916c83bfe7f8b08ada609c3b8e583cf5301e594b\", \"name\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Text Generation Batched 2048\", \"lower_is_better\": false, \"suite\": \"llama.cpp bench\"}], \"name\": \"Baseline_BMG_L0v2\", \"hostname\": \"sdp\", \"git_hash\": \"92121c9d5b\", \"github_repo\": \"intel/llvm\", \"date\": \"2025-04-12T01:12:58.039692+00:00\", \"compute_runtime\": \"25.09.32961.8\"}"