<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUMCTargetDesc.h source code [llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUDwarfFlavour "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>MCTargetDesc</a>/<a href='AMDGPUMCTargetDesc.h.html'>AMDGPUMCTargetDesc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AMDGPUMCTargetDesc.h - AMDGPU Target Descriptions -----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Provides AMDGPU specific target descriptions.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H">LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H">LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include &lt;memory&gt;</u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="21">21</th><td><b>class</b> <dfn class="type" id="llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend" data-ref-filename="llvm..MCAsmBackend">MCAsmBackend</dfn>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <dfn class="type" id="llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter" data-ref-filename="llvm..MCCodeEmitter">MCCodeEmitter</dfn>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext" id="llvm::MCContext">MCContext</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo" id="llvm::MCInstrInfo">MCInstrInfo</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <dfn class="type" id="llvm::MCObjectTargetWriter" title='llvm::MCObjectTargetWriter' data-ref="llvm::MCObjectTargetWriter" data-ref-filename="llvm..MCObjectTargetWriter">MCObjectTargetWriter</dfn>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo" id="llvm::MCRegisterInfo">MCRegisterInfo</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo" id="llvm::MCSubtargetInfo">MCSubtargetInfo</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions" title='llvm::MCTargetOptions' data-ref="llvm::MCTargetOptions" data-ref-filename="llvm..MCTargetOptions" id="llvm::MCTargetOptions">MCTargetOptions</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../AMDGPU.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target" data-ref-filename="llvm..Target" id="llvm::Target">Target</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple" id="llvm::Triple">Triple</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_pwrite_stream" title='llvm::raw_pwrite_stream' data-ref="llvm::raw_pwrite_stream" data-ref-filename="llvm..raw_pwrite_stream" id="llvm::raw_pwrite_stream">raw_pwrite_stream</a>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPUDwarfFlavour" title='llvm::AMDGPUDwarfFlavour' data-ref="llvm::AMDGPUDwarfFlavour" data-ref-filename="llvm..AMDGPUDwarfFlavour">AMDGPUDwarfFlavour</dfn> : <em>unsigned</em> { <dfn class="enum" id="llvm::Wave64" title='llvm::Wave64' data-ref="llvm::Wave64" data-ref-filename="llvm..Wave64">Wave64</dfn> = <var>0</var>, <dfn class="enum" id="llvm::Wave32" title='llvm::Wave32' data-ref="llvm::Wave32" data-ref-filename="llvm..Wave32">Wave32</dfn> = <var>1</var> };</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> *<dfn class="decl fn" id="_ZN4llvm23createGCNMCRegisterInfoENS_18AMDGPUDwarfFlavourE" title='llvm::createGCNMCRegisterInfo' data-ref="_ZN4llvm23createGCNMCRegisterInfoENS_18AMDGPUDwarfFlavourE" data-ref-filename="_ZN4llvm23createGCNMCRegisterInfoENS_18AMDGPUDwarfFlavourE">createGCNMCRegisterInfo</dfn>(<a class="type" href="../AMDGPUSubtarget.h.html#llvm::AMDGPUDwarfFlavour" title='llvm::AMDGPUDwarfFlavour' data-ref="llvm::AMDGPUDwarfFlavour" data-ref-filename="llvm..AMDGPUDwarfFlavour">AMDGPUDwarfFlavour</a> <dfn class="local col1 decl" id="1DwarfFlavour" title='DwarfFlavour' data-type='llvm::AMDGPUDwarfFlavour' data-ref="1DwarfFlavour" data-ref-filename="1DwarfFlavour">DwarfFlavour</dfn>);</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><a class="type" href="#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter" data-ref-filename="llvm..MCCodeEmitter">MCCodeEmitter</a> *<dfn class="decl fn" id="_ZN4llvm23createR600MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createR600MCCodeEmitter' data-ref="_ZN4llvm23createR600MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" data-ref-filename="_ZN4llvm23createR600MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createR600MCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col2 decl" id="2MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="2MCII" data-ref-filename="2MCII">MCII</dfn>,</td></tr>
<tr><th id="39">39</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col3 decl" id="3MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="3MRI" data-ref-filename="3MRI">MRI</dfn>,</td></tr>
<tr><th id="40">40</th><td>                                       <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col4 decl" id="4Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="4Ctx" data-ref-filename="4Ctx">Ctx</dfn>);</td></tr>
<tr><th id="41">41</th><td><a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> *<dfn class="decl fn" id="_ZN4llvm21createR600MCInstrInfoEv" title='llvm::createR600MCInstrInfo' data-ref="_ZN4llvm21createR600MCInstrInfoEv" data-ref-filename="_ZN4llvm21createR600MCInstrInfoEv">createR600MCInstrInfo</dfn>();</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><a class="type" href="#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter" data-ref-filename="llvm..MCCodeEmitter">MCCodeEmitter</a> *<dfn class="decl fn" id="_ZN4llvm21createSIMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createSIMCCodeEmitter' data-ref="_ZN4llvm21createSIMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" data-ref-filename="_ZN4llvm21createSIMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createSIMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col5 decl" id="5MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="5MCII" data-ref-filename="5MCII">MCII</dfn>,</td></tr>
<tr><th id="44">44</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="6MRI" data-ref-filename="6MRI">MRI</dfn>,</td></tr>
<tr><th id="45">45</th><td>                                     <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col7 decl" id="7Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="7Ctx" data-ref-filename="7Ctx">Ctx</dfn>);</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><a class="type" href="#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend" data-ref-filename="llvm..MCAsmBackend">MCAsmBackend</a> *<dfn class="decl fn" id="_ZN4llvm22createAMDGPUAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" title='llvm::createAMDGPUAsmBackend' data-ref="_ZN4llvm22createAMDGPUAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" data-ref-filename="_ZN4llvm22createAMDGPUAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE">createAMDGPUAsmBackend</dfn>(<em>const</em> <a class="type" href="../AMDGPU.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target" data-ref-filename="llvm..Target">Target</a> &amp;<dfn class="local col8 decl" id="8T" title='T' data-type='const llvm::Target &amp;' data-ref="8T" data-ref-filename="8T">T</dfn>,</td></tr>
<tr><th id="48">48</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="9STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="9STI" data-ref-filename="9STI">STI</dfn>,</td></tr>
<tr><th id="49">49</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col0 decl" id="10MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="10MRI" data-ref-filename="10MRI">MRI</dfn>,</td></tr>
<tr><th id="50">50</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions" title='llvm::MCTargetOptions' data-ref="llvm::MCTargetOptions" data-ref-filename="llvm..MCTargetOptions">MCTargetOptions</a> &amp;<dfn class="local col1 decl" id="11Options" title='Options' data-type='const llvm::MCTargetOptions &amp;' data-ref="11Options" data-ref-filename="11Options">Options</dfn>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="#llvm::MCObjectTargetWriter" title='llvm::MCObjectTargetWriter' data-ref="llvm::MCObjectTargetWriter" data-ref-filename="llvm..MCObjectTargetWriter">MCObjectTargetWriter</a>&gt;</td></tr>
<tr><th id="53">53</th><td><dfn class="decl fn" id="_ZN4llvm27createAMDGPUELFObjectWriterEbhbh" title='llvm::createAMDGPUELFObjectWriter' data-ref="_ZN4llvm27createAMDGPUELFObjectWriterEbhbh" data-ref-filename="_ZN4llvm27createAMDGPUELFObjectWriterEbhbh">createAMDGPUELFObjectWriter</dfn>(<em>bool</em> <dfn class="local col2 decl" id="12Is64Bit" title='Is64Bit' data-type='bool' data-ref="12Is64Bit" data-ref-filename="12Is64Bit">Is64Bit</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="13OSABI" title='OSABI' data-type='uint8_t' data-ref="13OSABI" data-ref-filename="13OSABI">OSABI</dfn>,</td></tr>
<tr><th id="54">54</th><td>                            <em>bool</em> <dfn class="local col4 decl" id="14HasRelocationAddend" title='HasRelocationAddend' data-type='bool' data-ref="14HasRelocationAddend" data-ref-filename="14HasRelocationAddend">HasRelocationAddend</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col5 decl" id="15ABIVersion" title='ABIVersion' data-type='uint8_t' data-ref="15ABIVersion" data-ref-filename="15ABIVersion">ABIVersion</dfn>);</td></tr>
<tr><th id="55">55</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_ENUM" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</dfn></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html">"AMDGPUGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_ENUM" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</dfn></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html">"R600GenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_ENUM" data-ref="_M/GET_INSTRINFO_ENUM">GET_INSTRINFO_ENUM</dfn></u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_OPERAND_ENUM" data-ref="_M/GET_INSTRINFO_OPERAND_ENUM">GET_INSTRINFO_OPERAND_ENUM</dfn></u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_SCHED_ENUM" data-ref="_M/GET_INSTRINFO_SCHED_ENUM">GET_INSTRINFO_SCHED_ENUM</dfn></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html">"AMDGPUGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_ENUM" data-ref="_M/GET_INSTRINFO_ENUM">GET_INSTRINFO_ENUM</dfn></u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_OPERAND_ENUM" data-ref="_M/GET_INSTRINFO_OPERAND_ENUM">GET_INSTRINFO_OPERAND_ENUM</dfn></u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_SCHED_ENUM" data-ref="_M/GET_INSTRINFO_SCHED_ENUM">GET_INSTRINFO_SCHED_ENUM</dfn></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html">"R600GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_ENUM" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</dfn></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html">"AMDGPUGenSubtargetInfo.inc"</a></u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_ENUM" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</dfn></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/R600GenSubtargetInfo.inc.html">"R600GenSubtargetInfo.inc"</a></u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="80">80</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../AMDGPUArgumentUsageInfo.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>