var group___f_m_c___l_l___private___types =
[
    [ "FMC_NORSRAM_InitTypeDef", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html", [
      [ "AsynchronousWait", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a6f7202e07e74e5661035e39d6835fc01", null ],
      [ "BurstAccessMode", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4ae26963827925c3fa05a4acac6bf7de", null ],
      [ "ContinuousClock", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#afeddf8d3760034019b347645ef85e31e", null ],
      [ "DataAddressMux", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a5b7e34c6d9947bbd35fdede522088372", null ],
      [ "ExtendedMode", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4e181791a7d3f24a7899eff5e03efe44", null ],
      [ "MemoryDataWidth", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a2516472b7d961cd65c000f991536bf2d", null ],
      [ "MemoryType", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a53eb4b6eb5a7fef776280a6f95a52dbf", null ],
      [ "NSBank", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ad43ca00a46db6527d3ac3fde29ec20cb", null ],
      [ "PageSize", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a419ca7c73455102bad5d08bcb499535e", null ],
      [ "WaitSignal", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7cff014761b0db5e497e668b66ac0507", null ],
      [ "WaitSignalActive", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7c1ca739b9c8ec32feebc9a84a6a4b1c", null ],
      [ "WaitSignalPolarity", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ac32cd637777b91e2898d2a661df4facb", null ],
      [ "WrapMode", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a1f1343fd5065e0280060394c5c00303a", null ],
      [ "WriteBurst", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a39fda8766e93963f67170f40f2983e87", null ],
      [ "WriteFifo", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a63aa26b1c1e61a2ac9b9e59d0b2c7b9d", null ],
      [ "WriteOperation", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a71050a4b16715f3acf90c4a7b92fd91f", null ]
    ] ],
    [ "FMC_NORSRAM_TimingTypeDef", "struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html", [
      [ "AccessMode", "struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a749d0d44b1fd4e711b0a6897edc3ccfc", null ],
      [ "AddressHoldTime", "struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a93fe36daa1ceddc36ea168542dcdd010", null ],
      [ "AddressSetupTime", "struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a3a22f760a9ddd85f0e256efa6d8ff8dd", null ],
      [ "BusTurnAroundDuration", "struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a430810aecc228ce17dd109c7a709da58", null ],
      [ "CLKDivision", "struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a093fa589f174cde14dbc2c6caeee08ff", null ],
      [ "DataLatency", "struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad747ab03382954e5b7db99c1448f8a88", null ],
      [ "DataSetupTime", "struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a6d98531021e36edf901d6cb01d6adaaa", null ]
    ] ],
    [ "FMC_NAND_InitTypeDef", "struct_f_m_c___n_a_n_d___init_type_def.html", [
      [ "EccComputation", "struct_f_m_c___n_a_n_d___init_type_def.html#ad335b69985dfaba63645e4eedb12dceb", null ],
      [ "ECCPageSize", "struct_f_m_c___n_a_n_d___init_type_def.html#ad1f82ad7a61b76489541c17868e7544b", null ],
      [ "MemoryDataWidth", "struct_f_m_c___n_a_n_d___init_type_def.html#afba56d09ca367a400126147a86ccda2e", null ],
      [ "NandBank", "struct_f_m_c___n_a_n_d___init_type_def.html#ade342163a8ca0ad3651cc870b3368d6c", null ],
      [ "TARSetupTime", "struct_f_m_c___n_a_n_d___init_type_def.html#a9bc5349964a50606c1ce4da4931b21d7", null ],
      [ "TCLRSetupTime", "struct_f_m_c___n_a_n_d___init_type_def.html#a92b101e748404ea12ea1f83456108129", null ],
      [ "Waitfeature", "struct_f_m_c___n_a_n_d___init_type_def.html#af32f615ad4a0715b2eb29376480f06e6", null ]
    ] ],
    [ "FMC_NAND_PCC_TimingTypeDef", "struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html", [
      [ "HiZSetupTime", "struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a0dbc37d1de815af58ecfd6c4e06b176d", null ],
      [ "HoldSetupTime", "struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a57728d0f89fd95015265e4dd195226d3", null ],
      [ "SetupTime", "struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7f999bb43ce5bd642439b90056dd2819", null ],
      [ "WaitSetupTime", "struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#abec51342237cf19aacfbbdfa866648d9", null ]
    ] ],
    [ "FMC_PCCARD_InitTypeDef", "struct_f_m_c___p_c_c_a_r_d___init_type_def.html", [
      [ "TARSetupTime", "struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a146ea5d7f4dadc6745c0f14069b02b25", null ],
      [ "TCLRSetupTime", "struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a5cea83326b45ca6f2efdd906d47b9253", null ],
      [ "Waitfeature", "struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a84d52bc62cc1cf37523fe42418bdb159", null ]
    ] ],
    [ "FMC_SDRAM_InitTypeDef", "struct_f_m_c___s_d_r_a_m___init_type_def.html", [
      [ "CASLatency", "struct_f_m_c___s_d_r_a_m___init_type_def.html#aa55520658496327bbc831183b8dead9e", null ],
      [ "ColumnBitsNumber", "struct_f_m_c___s_d_r_a_m___init_type_def.html#a2c498d704e18f17cc41c6e1e50d45447", null ],
      [ "InternalBankNumber", "struct_f_m_c___s_d_r_a_m___init_type_def.html#a11bcccbe5190e20eb00b2e07d9a16401", null ],
      [ "MemoryDataWidth", "struct_f_m_c___s_d_r_a_m___init_type_def.html#a370d52e3c7296bd5d4d65344928af04c", null ],
      [ "ReadBurst", "struct_f_m_c___s_d_r_a_m___init_type_def.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f", null ],
      [ "ReadPipeDelay", "struct_f_m_c___s_d_r_a_m___init_type_def.html#a3513cfd5140bd410cef2f0015c5a3733", null ],
      [ "RowBitsNumber", "struct_f_m_c___s_d_r_a_m___init_type_def.html#a8a7f54fd1e3b04c566a76b774d00adda", null ],
      [ "SDBank", "struct_f_m_c___s_d_r_a_m___init_type_def.html#aea667abcdef2269338f2172c9b23e0be", null ],
      [ "SDClockPeriod", "struct_f_m_c___s_d_r_a_m___init_type_def.html#af7845a58e91f2166717b2f7f15d14dbb", null ],
      [ "WriteProtection", "struct_f_m_c___s_d_r_a_m___init_type_def.html#a5baf22e72bd710a0522b0814723f518d", null ]
    ] ],
    [ "FMC_SDRAM_TimingTypeDef", "struct_f_m_c___s_d_r_a_m___timing_type_def.html", [
      [ "ExitSelfRefreshDelay", "struct_f_m_c___s_d_r_a_m___timing_type_def.html#a05c3b7b4946d8fa707e5263a39baf73d", null ],
      [ "LoadToActiveDelay", "struct_f_m_c___s_d_r_a_m___timing_type_def.html#aa4e0baa631f3af95366dae966699f102", null ],
      [ "RCDDelay", "struct_f_m_c___s_d_r_a_m___timing_type_def.html#a99beff6ce115b68684c7872a9196e61d", null ],
      [ "RowCycleDelay", "struct_f_m_c___s_d_r_a_m___timing_type_def.html#ad766564847851a0d5cda78f70a7c7b1e", null ],
      [ "RPDelay", "struct_f_m_c___s_d_r_a_m___timing_type_def.html#a499042750059231bf7fc5bf9fc2c46aa", null ],
      [ "SelfRefreshTime", "struct_f_m_c___s_d_r_a_m___timing_type_def.html#a8847315f4ac89d7278021ca07281f6f1", null ],
      [ "WriteRecoveryTime", "struct_f_m_c___s_d_r_a_m___timing_type_def.html#a9b4e896e7795ac9a32339a0e6520975e", null ]
    ] ],
    [ "FMC_SDRAM_CommandTypeDef", "struct_f_m_c___s_d_r_a_m___command_type_def.html", [
      [ "AutoRefreshNumber", "struct_f_m_c___s_d_r_a_m___command_type_def.html#a22efd0147d0fa1372592aae8d4c2d037", null ],
      [ "CommandMode", "struct_f_m_c___s_d_r_a_m___command_type_def.html#acce198aed22a4a6ee69abc568393a728", null ],
      [ "CommandTarget", "struct_f_m_c___s_d_r_a_m___command_type_def.html#a1b77fbf8ef17e12284c64f174ed736de", null ],
      [ "ModeRegisterDefinition", "struct_f_m_c___s_d_r_a_m___command_type_def.html#ab50d70f643184b7d297f7bd3569b20d7", null ]
    ] ]
];