ARM GAS  /media/electronicdog/Windows/Users/lesyh/OneDrive/Documents/Renesas/bridge/v3.0.0/sample/gcc/full_check_common/../include/rcar_v3u/startup/startup_ca76.src 			page 1


   1              	
   2              	    .ifdef	__aarch64__
   3              	
   4              	    .section    STARTUP
   5              		
   6              		.global	__use_no_semihosting_swi
   7              	    .global __vectors_start
   8              	    .global __main
   9              		
  10              	Reset_Handler:
  11              	
  12              	    mov w0, #0x0800
  13              	    movk w0, #0xe617, lsl #16
  14              	    mov w1, #0x10
  15              	    str w1, [x0]
  16              	    dsb sy
  17              	    isb
  18              	
  19              	    // Initialize system registers
  20              	    mov w0, #0
  21              	    MSR ELR_EL1,x0
  22              	    MSR ELR_EL2,x0
  23              	    MSR ELR_EL3,x0
  24              	    MSR SPSR_EL1,x0
  25              	    MSR SPSR_EL2,x0
  26              	    MSR SPSR_EL3,x0
  27              	
  28              	    // Vector table
  29              	    ldr x0, = __vectors_start
  30              	    msr VBAR_EL3, x0
  31              	    
  32              	    // Architectural Feature Trap EL3
  33              	    mov w0, #0
  34              	    msr CPTR_EL3, x0
  35              	
  36              	    // Secure configuration
  37              	    mov w0, #0
  38              	    orr w0, w0, #(1 << 11)
  39              	    orr w0, w0, #(1 << 10)
  40              	    orr w0, w0, #(1 << 3)
  41              	    orr w0, w0, #(1 << 2)
  42              	    orr w0, w0, #(1 << 1)
  43              	    msr SCR_EL3, x0
  44              	
  45              	    // Interrupt mask bits
  46              	    mov w0, #0
  47              	    msr DAIF, x0
  48              	
  49              	    .ifdef	__USE_DDR
  50              	
  51              	    // Copy DDR init code from external memory to SRAM
  52              	    mov     w0, #0x0
  53              	    movk    w0, #0xe730, lsl #16
  54              	    // sar
  55              	    ldr     w1, = __ddr_init_start
  56              	    str     w1, [x0, #0x0]
  57              	    // dar
ARM GAS  /media/electronicdog/Windows/Users/lesyh/OneDrive/Documents/Renesas/bridge/v3.0.0/sample/gcc/full_check_common/../include/rcar_v3u/startup/startup_ca76.src 			page 2


  58              	    mov     w1, #0x0
  59              	    movk    w1, #0xe630, lsl #16
  60              	    ldr     w2, = __ddr_init_start
  61              	    add     w1, w1, w2
  62              	    str     w1, [x0, #0x4]
  63              	    // tcr
  64              	    ldr     w1, = __ddr_init_end
  65              	    ldr     w2, = __ddr_init_start
  66              	    sub     w1, w1, w2
  67              	    lsr     w1, w1, #6
  68              	    add     w1, w1, #1
  69              	    str     w1, [x0, #0x8]
  70              	    // chcr
  71              	    mov     w1, #0x5409
  72              	    movk    w1, #0x0010, lsl #16
  73              	    str     w1, [x0, #0xc]
  74              	    // dmaor
  75              	    mov     w0, #0x0
  76              	    movk    w0, #0xe735, lsl #16
  77              	    mov     w1, #0x1
  78              	    str     w1, [x0, #0x60]
  79              	    // wait for TE
  80              	    mov     w0, #0
  81              	    movk    w0, #0xe730, lsl #16
  82              	wait_TE:
  83              	    ldr     w1, [x0, #0xc]
  84              	    mov     w2, #0x2
  85              	    and     w1, w1, w2
  86              	    cmp     w1, w2
  87              	    bne     wait_TE
  88              	    // clear TE, DE
  89              	    mov     w2, #0x3
  90              	    mvn     w2, w2
  91              	    and     w1, w1, w2
  92              	    str     w1, [x0, #0xc]
  93              	    // clear dmaor
  94              	    mov     w0, #0x0
  95              	    movk    w0, #0xe735, lsl #16
  96              	    mov     w1, #0x0
  97              	    str     w1, [x0, #0x60]
  98              	
  99              	    // Jump to DDR init code in SRAM
 100              	    ldr w0, = 0xe6300000 + __ddr_init_start
 101              	    br  x0
 102              	
 103              	__ddr_init_start:
 104              	    include rel_dbsc4_init_lpddr4_4266_CL40WL18_181002_ca76.h
 105              	    // Give the control to the C library
 106              	    ldr w0, = __main
 107              	    br  x0
 108              	__ddr_init_end:
 109              	
 110              	    .else
 111              	
 112              	    // Give the control to the C library
 113              	    b   __main
 114              	
ARM GAS  /media/electronicdog/Windows/Users/lesyh/OneDrive/Documents/Renesas/bridge/v3.0.0/sample/gcc/full_check_common/../include/rcar_v3u/startup/startup_ca76.src 			page 3


 115              	    .endif
 116              	    .endif
 117              	
 118              	    .end
