// Seed: 853310671
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1'h0 == 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3, id_4;
  assign id_3 = 1 || 1 == "" || 1;
  supply0 id_5 = 1'd0 == 1;
  assign id_4 = 1;
  assign id_3 = id_2;
  module_0(
      id_5, id_5, id_5
  );
  always @(id_2 == id_2 or id_3) begin
    id_3 <= 1'b0;
    disable id_6;
    if (1) id_3 <= "";
    id_3 <= id_2;
  end
endmodule
