/*
 * asp_codec_regs.h -- asp codec register define
 *
 * Copyright (c) Huawei Technologies Co., Ltd. 2018-2019. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 */

#ifndef __ASP_CODEC_REGS_H__
#define __ASP_CODEC_REGS_H__

#include "soc_acpu_baseaddr_interface.h"

#define VERSION_REG                   (PAGE_SOCCODEC + 0x0)
#define VERSION_LEN    32
#define VERSION_OFFSET 0
#define CODEC_CLK_EN0_REG             (PAGE_SOCCODEC + 0x4)
#define MIC3_UP_PGA_CLKEN_LEN    1
#define MIC3_UP_PGA_CLKEN_OFFSET 31
#define VOICE_UP_R_PGA_CLKEN_LEN    1
#define VOICE_UP_R_PGA_CLKEN_OFFSET 30
#define VOICE_UP_L_PGA_CLKEN_LEN    1
#define VOICE_UP_L_PGA_CLKEN_OFFSET 29
#define AUDIO_UP_R_PGA_CLKEN_LEN    1
#define AUDIO_UP_R_PGA_CLKEN_OFFSET 28
#define AUDIO_UP_L_PGA_CLKEN_LEN    1
#define AUDIO_UP_L_PGA_CLKEN_OFFSET 27
#define AUDIO_DN_R_PGA_CLKEN_LEN    1
#define AUDIO_DN_R_PGA_CLKEN_OFFSET 26
#define AUDIO_DN_L_PGA_CLKEN_LEN    1
#define AUDIO_DN_L_PGA_CLKEN_OFFSET 25
#define CODEC3_DN_R_PGA_CLKEN_LEN    1
#define CODEC3_DN_R_PGA_CLKEN_OFFSET 24
#define CODEC3_DN_L_PGA_CLKEN_LEN    1
#define CODEC3_DN_L_PGA_CLKEN_OFFSET 23
#define INFR_R_UP_AFIFO_CLKEN_LEN    1
#define INFR_R_UP_AFIFO_CLKEN_OFFSET 22
#define INFR_L_UP_AFIFO_CLKEN_LEN    1
#define INFR_L_UP_AFIFO_CLKEN_OFFSET 21
#define MDM_5G_R_DN_AFIFO_CLKEN_LEN    1
#define MDM_5G_R_DN_AFIFO_CLKEN_OFFSET 20
#define MDM_5G_L_DN_AFIFO_CLKEN_LEN    1
#define MDM_5G_L_DN_AFIFO_CLKEN_OFFSET 19
#define MDM_5G_R_UP_AFIFO_CLKEN_LEN    1
#define MDM_5G_R_UP_AFIFO_CLKEN_OFFSET 18
#define MDM_5G_L_UP_AFIFO_CLKEN_LEN    1
#define MDM_5G_L_UP_AFIFO_CLKEN_OFFSET 17
#define MIC4_UP_AFIFO_CLKEN_LEN    1
#define MIC4_UP_AFIFO_CLKEN_OFFSET 16
#define MIC3_UP_AFIFO_CLKEN_LEN    1
#define MIC3_UP_AFIFO_CLKEN_OFFSET 15
#define VOICE_R_UP_AFIFO_CLKEN_LEN    1
#define VOICE_R_UP_AFIFO_CLKEN_OFFSET 14
#define VOICE_L_UP_AFIFO_CLKEN_LEN    1
#define VOICE_L_UP_AFIFO_CLKEN_OFFSET 13
#define AUDIO_R_UP_AFIFO_CLKEN_LEN    1
#define AUDIO_R_UP_AFIFO_CLKEN_OFFSET 12
#define AUDIO_L_UP_AFIFO_CLKEN_LEN    1
#define AUDIO_L_UP_AFIFO_CLKEN_OFFSET 11
#define INFR_DN_AFIFO_CLKEN_LEN    1
#define INFR_DN_AFIFO_CLKEN_OFFSET 10
#define ULTR_R_DN_AFIFO_CLKEN_LEN    1
#define ULTR_R_DN_AFIFO_CLKEN_OFFSET 9
#define ULTR_L_DN_AFIFO_CLKEN_LEN    1
#define ULTR_L_DN_AFIFO_CLKEN_OFFSET 8
#define AUDIO_R_DN_AFIFO_CLKEN_LEN    1
#define AUDIO_R_DN_AFIFO_CLKEN_OFFSET 7
#define AUDIO_L_DN_AFIFO_CLKEN_LEN    1
#define AUDIO_L_DN_AFIFO_CLKEN_OFFSET 6
#define CODEC3_R_DN_AFIFO_CLKEN_LEN    1
#define CODEC3_R_DN_AFIFO_CLKEN_OFFSET 5
#define CODEC3_L_DN_AFIFO_CLKEN_LEN    1
#define CODEC3_L_DN_AFIFO_CLKEN_OFFSET 4
#define SPA_4_UP_AFIFO_CLKEN_LEN    1
#define SPA_4_UP_AFIFO_CLKEN_OFFSET 3
#define SPA_3_UP_AFIFO_CLKEN_LEN    1
#define SPA_3_UP_AFIFO_CLKEN_OFFSET 2
#define SPA_2_UP_AFIFO_CLKEN_LEN    1
#define SPA_2_UP_AFIFO_CLKEN_OFFSET 1
#define SPA_1_UP_AFIFO_CLKEN_LEN    1
#define SPA_1_UP_AFIFO_CLKEN_OFFSET 0
#define CODEC_CLK_EN1_REG             (PAGE_SOCCODEC + 0x8)
#define I2S2_RX_R_SRCDN_CLKEN_LEN    1
#define I2S2_RX_R_SRCDN_CLKEN_OFFSET 30
#define I2S2_RX_L_SRCDN_CLKEN_LEN    1
#define I2S2_RX_L_SRCDN_CLKEN_OFFSET 29
#define MDM_5G_UP_R_SRCDN_CLKEN_LEN    1
#define MDM_5G_UP_R_SRCDN_CLKEN_OFFSET 28
#define MDM_5G_UP_L_SRCDN_CLKEN_LEN    1
#define MDM_5G_UP_L_SRCDN_CLKEN_OFFSET 27
#define MIC4_UP_SRCDN_CLKEN_LEN    1
#define MIC4_UP_SRCDN_CLKEN_OFFSET 26
#define MIC3_UP_SRCDN_CLKEN_LEN    1
#define MIC3_UP_SRCDN_CLKEN_OFFSET 25
#define VOICE_UP_R_SRCDN_CLKEN_LEN    1
#define VOICE_UP_R_SRCDN_CLKEN_OFFSET 24
#define VOICE_UP_L_SRCDN_CLKEN_LEN    1
#define VOICE_UP_L_SRCDN_CLKEN_OFFSET 23
#define AUDIO_UP_R_SRCDN_CLKEN_LEN    1
#define AUDIO_UP_R_SRCDN_CLKEN_OFFSET 22
#define AUDIO_UP_L_SRCDN_CLKEN_LEN    1
#define AUDIO_UP_L_SRCDN_CLKEN_OFFSET 21
#define DACR_MIXER4_SRCUP_CLKEN_LEN    1
#define DACR_MIXER4_SRCUP_CLKEN_OFFSET 20
#define DACL_MIXER4_SRCUP_CLKEN_LEN    1
#define DACL_MIXER4_SRCUP_CLKEN_OFFSET 19
#define I2S2_RX_R_SRCUP_CLKEN_LEN    1
#define I2S2_RX_R_SRCUP_CLKEN_OFFSET 18
#define I2S2_RX_L_SRCUP_CLKEN_LEN    1
#define I2S2_RX_L_SRCUP_CLKEN_OFFSET 17
#define AUDIO_DN_R_SRCUP_CLKEN_LEN    1
#define AUDIO_DN_R_SRCUP_CLKEN_OFFSET 16
#define AUDIO_DN_L_SRCUP_CLKEN_LEN    1
#define AUDIO_DN_L_SRCUP_CLKEN_OFFSET 15
#define CODEC3_DN_R_SRCUP_CLKEN_LEN    1
#define CODEC3_DN_R_SRCUP_CLKEN_OFFSET 14
#define CODEC3_DN_L_SRCUP_CLKEN_LEN    1
#define CODEC3_DN_L_SRCUP_CLKEN_OFFSET 13
#define ADC5_0P5_PGA_CLKEN_LEN    1
#define ADC5_0P5_PGA_CLKEN_OFFSET 10
#define ADC4_0P5_PGA_CLKEN_LEN    1
#define ADC4_0P5_PGA_CLKEN_OFFSET 9
#define ADC3_0P5_PGA_CLKEN_LEN    1
#define ADC3_0P5_PGA_CLKEN_OFFSET 8
#define ADC2_0P5_PGA_CLKEN_LEN    1
#define ADC2_0P5_PGA_CLKEN_OFFSET 7
#define ADC1_0P5_PGA_CLKEN_LEN    1
#define ADC1_0P5_PGA_CLKEN_OFFSET 6
#define SIDETONE_PGA_CLKEN_LEN    1
#define SIDETONE_PGA_CLKEN_OFFSET 5
#define I2S2_RX_R_PGA_CLKEN_LEN    1
#define I2S2_RX_R_PGA_CLKEN_OFFSET 4
#define I2S2_RX_L_PGA_CLKEN_LEN    1
#define I2S2_RX_L_PGA_CLKEN_OFFSET 3
#define MDM_5G_R_UP_PGA_CLKEN_LEN    1
#define MDM_5G_R_UP_PGA_CLKEN_OFFSET 2
#define MDM_5G_L_UP_PGA_CLKEN_LEN    1
#define MDM_5G_L_UP_PGA_CLKEN_OFFSET 1
#define MIC4_UP_PGA_CLKEN_LEN    1
#define MIC4_UP_PGA_CLKEN_OFFSET 0
#define CODEC_CLK_EN2_REG             (PAGE_SOCCODEC + 0xC)
#define SIF_49152K_CLKEN_LEN    1
#define SIF_49152K_CLKEN_OFFSET 29
#define DMIC2_CLKEN_LEN    1
#define DMIC2_CLKEN_OFFSET 28
#define DMIC1_CLKEN_LEN    1
#define DMIC1_CLKEN_OFFSET 27
#define ADC5_CIC_D16_CLKEN_LEN    1
#define ADC5_CIC_D16_CLKEN_OFFSET 26
#define ADC4_CIC_D16_CLKEN_LEN    1
#define ADC4_CIC_D16_CLKEN_OFFSET 25
#define ADC3_CIC_D16_CLKEN_LEN    1
#define ADC3_CIC_D16_CLKEN_OFFSET 24
#define ADC2_CIC_D16_CLKEN_LEN    1
#define ADC2_CIC_D16_CLKEN_OFFSET 23
#define ADC1_CIC_D16_CLKEN_LEN    1
#define ADC1_CIC_D16_CLKEN_OFFSET 22
#define ADC5_CLKEN_LEN    1
#define ADC5_CLKEN_OFFSET 21
#define ADC4_CLKEN_LEN    1
#define ADC4_CLKEN_OFFSET 20
#define ADC3_CLKEN_LEN    1
#define ADC3_CLKEN_OFFSET 19
#define ADC2_CLKEN_LEN    1
#define ADC2_CLKEN_OFFSET 18
#define ADC1_CLKEN_LEN    1
#define ADC1_CLKEN_OFFSET 17
#define DACR_M_CLKEN_LEN    1
#define DACR_M_CLKEN_OFFSET 16
#define DACL_M_CLKEN_LEN    1
#define DACL_M_CLKEN_OFFSET 15
#define I2S2_TX_MIXER2_CLKEN_LEN    1
#define I2S2_TX_MIXER2_CLKEN_OFFSET 14
#define DACR_S_MIXER2_CLKEN_LEN    1
#define DACR_S_MIXER2_CLKEN_OFFSET 13
#define DACL_S_MIXER2_CLKEN_LEN    1
#define DACL_S_MIXER2_CLKEN_OFFSET 12
#define DACR_MIXER4_CLKEN_LEN    1
#define DACR_MIXER4_CLKEN_OFFSET 11
#define DACL_MIXER4_CLKEN_LEN    1
#define DACL_MIXER4_CLKEN_OFFSET 10
#define I2S4_TDM_CLKEN_LEN    1
#define I2S4_TDM_CLKEN_OFFSET 9
#define I2S3_PCM_CLKEN_LEN    1
#define I2S3_PCM_CLKEN_OFFSET 8
#define I2S2_PCM_CLKEN_LEN    1
#define I2S2_PCM_CLKEN_OFFSET 7
#define I2S1_TDM_CLKEN_LEN    1
#define I2S1_TDM_CLKEN_OFFSET 6
#define I2S4_TX_TDM4_SRCDN_CLKEN_LEN    1
#define I2S4_TX_TDM4_SRCDN_CLKEN_OFFSET 5
#define I2S4_TX_TDM3_SRCDN_CLKEN_LEN    1
#define I2S4_TX_TDM3_SRCDN_CLKEN_OFFSET 4
#define I2S4_TX_TDM2_SRCDN_CLKEN_LEN    1
#define I2S4_TX_TDM2_SRCDN_CLKEN_OFFSET 3
#define I2S4_TX_TDM1_SRCDN_CLKEN_LEN    1
#define I2S4_TX_TDM1_SRCDN_CLKEN_OFFSET 2
#define I2S2_TX_R_SRCDN_CLKEN_LEN    1
#define I2S2_TX_R_SRCDN_CLKEN_OFFSET 1
#define I2S2_TX_L_SRCDN_CLKEN_LEN    1
#define I2S2_TX_L_SRCDN_CLKEN_OFFSET 0
#define CODEC_SW_RST_N_REG            (PAGE_SOCCODEC + 0x10)
#define SLV_MODE_441_LEN    1
#define SLV_MODE_441_OFFSET 4
#define RST_4MIC_AUDIO_ACCESS_IRQ_LEN    1
#define RST_4MIC_AUDIO_ACCESS_IRQ_OFFSET 3
#define RST_4MIC_VOICE_ACCESS_IRQ_LEN    1
#define RST_4MIC_VOICE_ACCESS_IRQ_OFFSET 2
#define RST_AUDIO_DN_ACCESS_IRQ_LEN    1
#define RST_AUDIO_DN_ACCESS_IRQ_OFFSET 1
#define CODEC_SW_RST_N_LEN    1
#define CODEC_SW_RST_N_OFFSET 0
#define I2S1_CTRL_REG                 (PAGE_SOCCODEC + 0x14)
#define I2S1_RX_CLK_SEL_LEN    1
#define I2S1_RX_CLK_SEL_OFFSET 31
#define I2S1_TX_CLK_SEL_LEN    1
#define I2S1_TX_CLK_SEL_OFFSET 30
#define I2S1_CODEC_IO_WORDLENGTH_LEN    2
#define I2S1_CODEC_IO_WORDLENGTH_OFFSET 28
#define I2S1_CODEC_DATA_FORMAT_LEN    1
#define I2S1_CODEC_DATA_FORMAT_OFFSET 27
#define I2S1_CHNNL_MODE_LEN    1
#define I2S1_CHNNL_MODE_OFFSET 26
#define I2S1_LRCLK_MODE_LEN    1
#define I2S1_LRCLK_MODE_OFFSET 25
#define I2S1_FRAME_MODE_LEN    1
#define I2S1_FRAME_MODE_OFFSET 24
#define I2S1_FUNC_MODE_LEN    3
#define I2S1_FUNC_MODE_OFFSET 21
#define I2S1_DIRECT_LOOP_LEN    2
#define I2S1_DIRECT_LOOP_OFFSET 19
#define I2S1_MST_SLV_LEN    1
#define I2S1_MST_SLV_OFFSET 18
#define I2S1_IF_RX_ENA_LEN    1
#define I2S1_IF_RX_ENA_OFFSET 17
#define I2S1_IF_TX_ENA_LEN    1
#define I2S1_IF_TX_ENA_OFFSET 16
#define FS_I2S1_LEN    3
#define FS_I2S1_OFFSET 13
#define S1_TDM_RX_SLOT_SEL_I1_LEN    3
#define I2S1_TDM_CTRL0_REG            (PAGE_SOCCODEC + 0x18)
#define S1_TDM_RX_SLOT_SEL_I1_OFFSET 27
#define S1_TDM_RX_SLOT_SEL_V1_LEN    3
#define S1_TDM_RX_SLOT_SEL_V1_OFFSET 24
#define S1_TDM_RX_CLK_SEL_LEN    1
#define S1_TDM_RX_CLK_SEL_OFFSET 23
#define S1_TDM_TX_CLK_SEL_LEN    1
#define S1_TDM_TX_CLK_SEL_OFFSET 22
#define S1_TDM_RX_SLOT_SEL_I0_LEN    3
#define S1_TDM_RX_SLOT_SEL_I0_OFFSET 19
#define S1_TDM_RX_SLOT_SEL_V0_LEN    3
#define S1_TDM_RX_SLOT_SEL_V0_OFFSET 16
#define S1_TDM_TX_CH0_SEL_LEN    2
#define S1_TDM_TX_CH0_SEL_OFFSET 14
#define S1_TDM_TX_CH1_SEL_LEN    2
#define S1_TDM_TX_CH1_SEL_OFFSET 12
#define S1_TDM_TX_CH2_SEL_LEN    2
#define S1_TDM_TX_CH2_SEL_OFFSET 10
#define S1_TDM_TX_CH3_SEL_LEN    2
#define S1_TDM_TX_CH3_SEL_OFFSET 8
#define S1_TDM_IF_EN_LEN    1
#define S1_TDM_IF_EN_OFFSET 7
#define S1_TDM_DIRECT_LOOP_LEN    2
#define S1_TDM_DIRECT_LOOP_OFFSET 5
#define S1_TDM_FRAME_MODE_LEN    3
#define S1_TDM_FRAME_MODE_OFFSET 2
#define S1_MEM_ICG_BP_EN_LEN    1
#define S1_MEM_ICG_BP_EN_OFFSET 1
#define S1_FIFO_CLR_LEN    1
#define S1_FIFO_CLR_OFFSET 0
#define I2S1_TDM_CTRL1_REG            (PAGE_SOCCODEC + 0x1C)
#define S1_TDM_ERR_STAT_LEN    2
#define S1_TDM_ERR_STAT_OFFSET 18
#define S1_I2S_TDM_MODE_LEN    1
#define S1_I2S_TDM_MODE_OFFSET 17
#define S1_TDM_MST_SLV_LEN    1
#define S1_TDM_MST_SLV_OFFSET 16
#define S1_TDM_RX_SLOT_SEL_I3_LEN    3
#define S1_TDM_RX_SLOT_SEL_I3_OFFSET 11
#define S1_TDM_RX_SLOT_SEL_V3_LEN    3
#define S1_TDM_RX_SLOT_SEL_V3_OFFSET 8
#define S1_TDM_RX_SLOT_SEL_I2_LEN    3
#define S1_TDM_RX_SLOT_SEL_I2_OFFSET 3
#define S1_TDM_RX_SLOT_SEL_V2_LEN    3
#define S1_TDM_RX_SLOT_SEL_V2_OFFSET 0
#define I2S2_PCM_CTRL_REG             (PAGE_SOCCODEC + 0x20)
#define I2S2_RX_CLK_SEL_LEN    1
#define I2S2_RX_CLK_SEL_OFFSET 31
#define I2S2_TX_CLK_SEL_LEN    1
#define I2S2_TX_CLK_SEL_OFFSET 30
#define I2S2_CODEC_IO_WORDLENGTH_LEN    2
#define I2S2_CODEC_IO_WORDLENGTH_OFFSET 28
#define I2S2_CODEC_DATA_FORMAT_LEN    1
#define I2S2_CODEC_DATA_FORMAT_OFFSET 27
#define I2S2_CHNNL_MODE_LEN    1
#define I2S2_CHNNL_MODE_OFFSET 26
#define I2S2_LRCLK_MODE_LEN    1
#define I2S2_LRCLK_MODE_OFFSET 25
#define I2S2_FRAME_MODE_LEN    1
#define I2S2_FRAME_MODE_OFFSET 24
#define I2S2_FUNC_MODE_LEN    3
#define I2S2_FUNC_MODE_OFFSET 21
#define I2S2_DIRECT_LOOP_LEN    2
#define I2S2_DIRECT_LOOP_OFFSET 19
#define I2S2_MST_SLV_LEN    1
#define I2S2_MST_SLV_OFFSET 18
#define I2S2_IF_RX_ENA_LEN    1
#define I2S2_IF_RX_ENA_OFFSET 17
#define I2S2_IF_TX_ENA_LEN    1
#define I2S2_IF_TX_ENA_OFFSET 16
#define FS_I2S2_LEN    3
#define FS_I2S2_OFFSET 13
#define I2S3_PCM_CTRL_REG             (PAGE_SOCCODEC + 0x24)
#define I2S3_RX_CLK_SEL_LEN    1
#define I2S3_RX_CLK_SEL_OFFSET 31
#define I2S3_TX_CLK_SEL_LEN    1
#define I2S3_TX_CLK_SEL_OFFSET 30
#define I2S3_CODEC_IO_WORDLENGTH_LEN    2
#define I2S3_CODEC_IO_WORDLENGTH_OFFSET 28
#define I2S3_CODEC_DATA_FORMAT_LEN    1
#define I2S3_CODEC_DATA_FORMAT_OFFSET 27
#define I2S3_CHNNL_MODE_LEN    1
#define I2S3_CHNNL_MODE_OFFSET 26
#define I2S3_LRCLK_MODE_LEN    1
#define I2S3_LRCLK_MODE_OFFSET 25
#define I2S3_FRAME_MODE_LEN    1
#define I2S3_FRAME_MODE_OFFSET 24
#define I2S3_FUNC_MODE_LEN    3
#define I2S3_FUNC_MODE_OFFSET 21
#define I2S3_DIRECT_LOOP_LEN    2
#define I2S3_DIRECT_LOOP_OFFSET 19
#define I2S3_MST_SLV_LEN    1
#define I2S3_MST_SLV_OFFSET 18
#define I2S3_IF_RX_ENA_LEN    1
#define I2S3_IF_RX_ENA_OFFSET 17
#define I2S3_IF_TX_ENA_LEN    1
#define I2S3_IF_TX_ENA_OFFSET 16
#define FS_I2S3_LEN    3
#define FS_I2S3_OFFSET 13
#define I2S4_CTRL_REG                 (PAGE_SOCCODEC + 0x28)
#define I2S4_RX_CLK_SEL_LEN    1
#define I2S4_RX_CLK_SEL_OFFSET 31
#define I2S4_TX_CLK_SEL_LEN    1
#define I2S4_TX_CLK_SEL_OFFSET 30
#define I2S4_CODEC_IO_WORDLENGTH_LEN    2
#define I2S4_CODEC_IO_WORDLENGTH_OFFSET 28
#define I2S4_CODEC_DATA_FORMAT_LEN    1
#define I2S4_CODEC_DATA_FORMAT_OFFSET 27
#define I2S4_CHNNL_MODE_LEN    1
#define I2S4_CHNNL_MODE_OFFSET 26
#define I2S4_LRCLK_MODE_LEN    1
#define I2S4_LRCLK_MODE_OFFSET 25
#define I2S4_FRAME_MODE_LEN    1
#define I2S4_FRAME_MODE_OFFSET 24
#define I2S4_FUNC_MODE_LEN    3
#define I2S4_FUNC_MODE_OFFSET 21
#define I2S4_DIRECT_LOOP_LEN    2
#define I2S4_DIRECT_LOOP_OFFSET 19
#define I2S4_MST_SLV_LEN    1
#define I2S4_MST_SLV_OFFSET 18
#define I2S4_IF_RX_ENA_LEN    1
#define I2S4_IF_RX_ENA_OFFSET 17
#define I2S4_IF_TX_ENA_LEN    1
#define I2S4_IF_TX_ENA_OFFSET 16
#define FS_I2S4_LEN    3
#define FS_I2S4_OFFSET 13
#define I2S4_TDM_CTRL0_REG            (PAGE_SOCCODEC + 0x2C)
#define S4_TDM_RX_SLOT_SEL_I1_LEN    3
#define S4_TDM_RX_SLOT_SEL_I1_OFFSET 27
#define S4_TDM_RX_SLOT_SEL_V1_LEN    3
#define S4_TDM_RX_SLOT_SEL_V1_OFFSET 24
#define S4_TDM_RX_CLK_SEL_LEN    1
#define S4_TDM_RX_CLK_SEL_OFFSET 23
#define S4_TDM_TX_CLK_SEL_LEN    1
#define S4_TDM_TX_CLK_SEL_OFFSET 22
#define S4_TDM_RX_SLOT_SEL_I0_LEN    3
#define S4_TDM_RX_SLOT_SEL_I0_OFFSET 19
#define S4_TDM_RX_SLOT_SEL_V0_LEN    3
#define S4_TDM_RX_SLOT_SEL_V0_OFFSET 16
#define S4_TDM_TX_CH0_SEL_LEN    2
#define S4_TDM_TX_CH0_SEL_OFFSET 14
#define S4_TDM_TX_CH1_SEL_LEN    2
#define S4_TDM_TX_CH1_SEL_OFFSET 12
#define S4_TDM_TX_CH2_SEL_LEN    2
#define S4_TDM_TX_CH2_SEL_OFFSET 10
#define S4_TDM_TX_CH3_SEL_LEN    2
#define S4_TDM_TX_CH3_SEL_OFFSET 8
#define S4_TDM_IF_EN_LEN    1
#define S4_TDM_IF_EN_OFFSET 7
#define S4_TDM_DIRECT_LOOP_LEN    2
#define S4_TDM_DIRECT_LOOP_OFFSET 5
#define S4_TDM_FRAME_MODE_LEN    3
#define S4_TDM_FRAME_MODE_OFFSET 2
#define S4_MEM_ICG_BP_EN_LEN    1
#define S4_MEM_ICG_BP_EN_OFFSET 1
#define S4_FIFO_CLR_LEN    1
#define S4_FIFO_CLR_OFFSET 0
#define I2S4_TDM_CTRL1_REG            (PAGE_SOCCODEC + 0x30)
#define S4_TDM_ERR_STAT_LEN    2
#define S4_TDM_ERR_STAT_OFFSET 18
#define S4_I2S_TDM_MODE_LEN    1
#define S4_I2S_TDM_MODE_OFFSET 17
#define S4_TDM_MST_SLV_LEN    1
#define S4_TDM_MST_SLV_OFFSET 16
#define S4_TDM_RX_SLOT_SEL_I3_LEN    3
#define S4_TDM_RX_SLOT_SEL_I3_OFFSET 11
#define S4_TDM_RX_SLOT_SEL_V3_LEN    3
#define S4_TDM_RX_SLOT_SEL_V3_OFFSET 8
#define S4_TDM_RX_SLOT_SEL_I2_LEN    3
#define S4_TDM_RX_SLOT_SEL_I2_OFFSET 3
#define S4_TDM_RX_SLOT_SEL_V2_LEN    3
#define S4_TDM_RX_SLOT_SEL_V2_OFFSET 0
#define PGA_THRE_CTRL0_REG            (PAGE_SOCCODEC + 0x34)
#define PGA_MIXER_THRE_CTRL0_LEN    32
#define PGA_MIXER_THRE_CTRL0_OFFSET 0
#define PGA_THRE_CTRL1_REG            (PAGE_SOCCODEC + 0x38)
#define PGA_MIXER_THRE_CTRL1_LEN    32
#define PGA_MIXER_THRE_CTRL1_OFFSET 0
#define PGA_THRE_CTRL2_REG            (PAGE_SOCCODEC + 0x3C)
#define PGA_MIXER_THRE_CTRL2_LEN    32
#define PGA_MIXER_THRE_CTRL2_OFFSET 0
#define PGA_GAINOFFSET_CTRL0_REG      (PAGE_SOCCODEC + 0x40)
#define AUDIO_DN_R_PGA_GAINOFFSET_LEN    8
#define AUDIO_DN_R_PGA_GAINOFFSET_OFFSET 24
#define AUDIO_DN_L_PGA_GAINOFFSET_LEN    8
#define AUDIO_DN_L_PGA_GAINOFFSET_OFFSET 16
#define CODEC3_DN_R_PGA_GAINOFFSET_LEN    8
#define CODEC3_DN_R_PGA_GAINOFFSET_OFFSET 8
#define CODEC3_DN_L_PGA_GAINOFFSET_LEN    8
#define CODEC3_DN_L_PGA_GAINOFFSET_OFFSET 0
#define PGA_GAINOFFSET_CTRL1_REG      (PAGE_SOCCODEC + 0x44)
#define VOICE_UP_R_PGA_GAINOFFSET_LEN    8
#define VOICE_UP_R_PGA_GAINOFFSET_OFFSET 24
#define VOICE_UP_L_PGA_GAINOFFSET_LEN    8
#define VOICE_UP_L_PGA_GAINOFFSET_OFFSET 16
#define AUDIO_UP_R_PGA_GAINOFFSET_LEN    8
#define AUDIO_UP_R_PGA_GAINOFFSET_OFFSET 8
#define AUDIO_UP_L_PGA_GAINOFFSET_LEN    8
#define AUDIO_UP_L_PGA_GAINOFFSET_OFFSET 0
#define PGA_GAINOFFSET_CTRL2_REG      (PAGE_SOCCODEC + 0x48)
#define MDM_5G_UP_R_PGA_GAINOFFSET_LEN    8
#define MDM_5G_UP_R_PGA_GAINOFFSET_OFFSET 24
#define MDM_5G_UP_L_PGA_GAINOFFSET_LEN    8
#define MDM_5G_UP_L_PGA_GAINOFFSET_OFFSET 16
#define MIC4_UP_PGA_GAINOFFSET_LEN    8
#define MIC4_UP_PGA_GAINOFFSET_OFFSET 8
#define MIC3_UP_PGA_GAINOFFSET_LEN    8
#define MIC3_UP_PGA_GAINOFFSET_OFFSET 0
#define PGA_GAINOFFSET_CTRL3_REG      (PAGE_SOCCODEC + 0x4C)
#define SIDETONE_PGA_GAINOFFSET_LEN    8
#define SIDETONE_PGA_GAINOFFSET_OFFSET 16
#define I2S2_RX_R_PGA_GAINOFFSET_LEN    8
#define I2S2_RX_R_PGA_GAINOFFSET_OFFSET 8
#define I2S2_RX_L_PGA_GAINOFFSET_LEN    8
#define I2S2_RX_L_PGA_GAINOFFSET_OFFSET 0
#define CODEC3_L_DN_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x50)
#define CODEC3_L_DN_PGA_GAIN_LEN    8
#define CODEC3_L_DN_PGA_GAIN_OFFSET 24
#define CODEC3_L_DN_PGA_CFG_LEN    3
#define CODEC3_L_DN_PGA_CFG_OFFSET 21
#define CODEC3_L_DN_PGA_FADE_IN_LEN    5
#define CODEC3_L_DN_PGA_FADE_IN_OFFSET 16
#define CODEC3_L_DN_PGA_FADE_OUT_LEN    5
#define CODEC3_L_DN_PGA_FADE_OUT_OFFSET 11
#define CODEC3_L_DN_PGA_BYPASS_LEN    1
#define CODEC3_L_DN_PGA_BYPASS_OFFSET 10
#define CODEC3_L_DN_PGA_NOISE_EN_LEN    1
#define CODEC3_L_DN_PGA_NOISE_EN_OFFSET 9
#define CODEC3_L_DN_PGA_THRE_ID_LEN    2
#define CODEC3_L_DN_PGA_THRE_ID_OFFSET 7
#define CODEC3_L_DN_PGA_ZERO_NUM_LEN    5
#define CODEC3_L_DN_PGA_ZERO_NUM_OFFSET 2
#define CODEC3_L_DN_PGA_LINEAR_SEL_LEN    1
#define CODEC3_L_DN_PGA_LINEAR_SEL_OFFSET 1
#define CODEC3_R_DN_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x54)
#define CODEC3_R_DN_PGA_GAIN_LEN    8
#define CODEC3_R_DN_PGA_GAIN_OFFSET 24
#define CODEC3_R_DN_PGA_CFG_LEN    3
#define CODEC3_R_DN_PGA_CFG_OFFSET 21
#define CODEC3_R_DN_PGA_FADE_IN_LEN    5
#define CODEC3_R_DN_PGA_FADE_IN_OFFSET 16
#define CODEC3_R_DN_PGA_FADE_OUT_LEN    5
#define CODEC3_R_DN_PGA_FADE_OUT_OFFSET 11
#define CODEC3_R_DN_PGA_BYPASS_LEN    1
#define CODEC3_R_DN_PGA_BYPASS_OFFSET 10
#define CODEC3_R_DN_PGA_NOISE_EN_LEN    1
#define CODEC3_R_DN_PGA_NOISE_EN_OFFSET 9
#define CODEC3_R_DN_PGA_THRE_ID_LEN    2
#define CODEC3_R_DN_PGA_THRE_ID_OFFSET 7
#define CODEC3_R_DN_PGA_ZERO_NUM_LEN    5
#define CODEC3_R_DN_PGA_ZERO_NUM_OFFSET 2
#define CODEC3_R_DN_PGA_LINEAR_SEL_LEN    1
#define CODEC3_R_DN_PGA_LINEAR_SEL_OFFSET 1
#define AUDIO_L_DN_PGA_CTRL_REG       (PAGE_SOCCODEC + 0x58)
#define AUDIO_L_DN_PGA_GAIN_LEN    8
#define AUDIO_L_DN_PGA_GAIN_OFFSET 24
#define AUDIO_L_DN_PGA_CFG_LEN    3
#define AUDIO_L_DN_PGA_CFG_OFFSET 21
#define AUDIO_L_DN_PGA_FADE_IN_LEN    5
#define AUDIO_L_DN_PGA_FADE_IN_OFFSET 16
#define AUDIO_L_DN_PGA_FADE_OUT_LEN    5
#define AUDIO_L_DN_PGA_FADE_OUT_OFFSET 11
#define AUDIO_L_DN_PGA_BYPASS_LEN    1
#define AUDIO_L_DN_PGA_BYPASS_OFFSET 10
#define AUDIO_L_DN_PGA_NOISE_EN_LEN    1
#define AUDIO_L_DN_PGA_NOISE_EN_OFFSET 9
#define AUDIO_L_DN_PGA_THRE_ID_LEN    2
#define AUDIO_L_DN_PGA_THRE_ID_OFFSET 7
#define AUDIO_L_DN_PGA_ZERO_NUM_LEN    5
#define AUDIO_L_DN_PGA_ZERO_NUM_OFFSET 2
#define AUDIO_L_DN_PGA_LINEAR_SEL_LEN    1
#define AUDIO_L_DN_PGA_LINEAR_SEL_OFFSET 1
#define AUDIO_R_DN_PGA_CTRL_REG       (PAGE_SOCCODEC + 0x5C)
#define AUDIO_R_DN_PGA_GAIN_LEN    8
#define AUDIO_R_DN_PGA_GAIN_OFFSET 24
#define AUDIO_R_DN_PGA_CFG_LEN    3
#define AUDIO_R_DN_PGA_CFG_OFFSET 21
#define AUDIO_R_DN_PGA_FADE_IN_LEN    5
#define AUDIO_R_DN_PGA_FADE_IN_OFFSET 16
#define AUDIO_R_DN_PGA_FADE_OUT_LEN    5
#define AUDIO_R_DN_PGA_FADE_OUT_OFFSET 11
#define AUDIO_R_DN_PGA_BYPASS_LEN    1
#define AUDIO_R_DN_PGA_BYPASS_OFFSET 10
#define AUDIO_R_DN_PGA_NOISE_EN_LEN    1
#define AUDIO_R_DN_PGA_NOISE_EN_OFFSET 9
#define AUDIO_R_DN_PGA_THRE_ID_LEN    2
#define AUDIO_R_DN_PGA_THRE_ID_OFFSET 7
#define AUDIO_R_DN_PGA_ZERO_NUM_LEN    5
#define AUDIO_R_DN_PGA_ZERO_NUM_OFFSET 2
#define AUDIO_R_DN_PGA_LINEAR_SEL_LEN    1
#define AUDIO_R_DN_PGA_LINEAR_SEL_OFFSET 1
#define SIDETONE_PGA_CTRL_REG         (PAGE_SOCCODEC + 0x60)
#define SIDETONE_PGA_GAIN_LEN    8
#define SIDETONE_PGA_GAIN_OFFSET 24
#define SIDETONE_PGA_CFG_LEN    3
#define SIDETONE_PGA_CFG_OFFSET 21
#define SIDETONE_PGA_FADE_IN_LEN    5
#define SIDETONE_PGA_FADE_IN_OFFSET 16
#define SIDETONE_PGA_FADE_OUT_LEN    5
#define SIDETONE_PGA_FADE_OUT_OFFSET 11
#define SIDETONE_PGA_BYPASS_LEN    1
#define SIDETONE_PGA_BYPASS_OFFSET 10
#define SIDETONE_PGA_NOISE_EN_LEN    1
#define SIDETONE_PGA_NOISE_EN_OFFSET 9
#define SIDETONE_PGA_THRE_ID_LEN    2
#define SIDETONE_PGA_THRE_ID_OFFSET 7
#define SIDETONE_PGA_ZERO_NUM_LEN    5
#define SIDETONE_PGA_ZERO_NUM_OFFSET 2
#define SIDETONE_PGA_LINEAR_SEL_LEN    1
#define SIDETONE_PGA_LINEAR_SEL_OFFSET 1
#define AUDIO_L_UP_PGA_CTRL_REG       (PAGE_SOCCODEC + 0x64)
#define AUDIO_L_UP_PGA_GAIN_LEN    8
#define AUDIO_L_UP_PGA_GAIN_OFFSET 24
#define AUDIO_L_UP_PGA_CFG_LEN    3
#define AUDIO_L_UP_PGA_CFG_OFFSET 21
#define AUDIO_L_UP_PGA_FADE_IN_LEN    5
#define AUDIO_L_UP_PGA_FADE_IN_OFFSET 16
#define AUDIO_L_UP_PGA_FADE_OUT_LEN    5
#define AUDIO_L_UP_PGA_FADE_OUT_OFFSET 11
#define AUDIO_L_UP_PGA_BYPASS_LEN    1
#define AUDIO_L_UP_PGA_BYPASS_OFFSET 10
#define AUDIO_L_UP_PGA_NOISE_EN_LEN    1
#define AUDIO_L_UP_PGA_NOISE_EN_OFFSET 9
#define AUDIO_L_UP_PGA_THRE_ID_LEN    2
#define AUDIO_L_UP_PGA_THRE_ID_OFFSET 7
#define AUDIO_L_UP_PGA_ZERO_NUM_LEN    5
#define AUDIO_L_UP_PGA_ZERO_NUM_OFFSET 2
#define AUDIO_L_UP_PGA_LINEAR_SEL_LEN    1
#define AUDIO_L_UP_PGA_LINEAR_SEL_OFFSET 1
#define AUDIO_R_UP_PGA_CTRL_REG       (PAGE_SOCCODEC + 0x68)
#define AUDIO_R_UP_PGA_GAIN_LEN    8
#define AUDIO_R_UP_PGA_GAIN_OFFSET 24
#define AUDIO_R_UP_PGA_CFG_LEN    3
#define AUDIO_R_UP_PGA_CFG_OFFSET 21
#define AUDIO_R_UP_PGA_FADE_IN_LEN    5
#define AUDIO_R_UP_PGA_FADE_IN_OFFSET 16
#define AUDIO_R_UP_PGA_FADE_OUT_LEN    5
#define AUDIO_R_UP_PGA_FADE_OUT_OFFSET 11
#define AUDIO_R_UP_PGA_BYPASS_LEN    1
#define AUDIO_R_UP_PGA_BYPASS_OFFSET 10
#define AUDIO_R_UP_PGA_NOISE_EN_LEN    1
#define AUDIO_R_UP_PGA_NOISE_EN_OFFSET 9
#define AUDIO_R_UP_PGA_THRE_ID_LEN    2
#define AUDIO_R_UP_PGA_THRE_ID_OFFSET 7
#define AUDIO_R_UP_PGA_ZERO_NUM_LEN    5
#define AUDIO_R_UP_PGA_ZERO_NUM_OFFSET 2
#define AUDIO_R_UP_PGA_LINEAR_SEL_LEN    1
#define AUDIO_R_UP_PGA_LINEAR_SEL_OFFSET 1
#define VOICE_L_UP_PGA_CTRL_REG       (PAGE_SOCCODEC + 0x6C)
#define VOICE_L_UP_PGA_GAIN_LEN    8
#define VOICE_L_UP_PGA_GAIN_OFFSET 24
#define VOICE_L_UP_PGA_CFG_LEN    3
#define VOICE_L_UP_PGA_CFG_OFFSET 21
#define VOICE_L_UP_PGA_FADE_IN_LEN    5
#define VOICE_L_UP_PGA_FADE_IN_OFFSET 16
#define VOICE_L_UP_PGA_FADE_OUT_LEN    5
#define VOICE_L_UP_PGA_FADE_OUT_OFFSET 11
#define VOICE_L_UP_PGA_BYPASS_LEN    1
#define VOICE_L_UP_PGA_BYPASS_OFFSET 10
#define VOICE_L_UP_PGA_NOISE_EN_LEN    1
#define VOICE_L_UP_PGA_NOISE_EN_OFFSET 9
#define VOICE_L_UP_PGA_THRE_ID_LEN    2
#define VOICE_L_UP_PGA_THRE_ID_OFFSET 7
#define VOICE_L_UP_PGA_ZERO_NUM_LEN    5
#define VOICE_L_UP_PGA_ZERO_NUM_OFFSET 2
#define VOICE_L_UP_PGA_LINEAR_SEL_LEN    1
#define VOICE_L_UP_PGA_LINEAR_SEL_OFFSET 1
#define VOICE_R_UP_PGA_CTRL_REG       (PAGE_SOCCODEC + 0x70)
#define VOICE_R_UP_PGA_GAIN_LEN    8
#define VOICE_R_UP_PGA_GAIN_OFFSET 24
#define VOICE_R_UP_PGA_CFG_LEN    3
#define VOICE_R_UP_PGA_CFG_OFFSET 21
#define VOICE_R_UP_PGA_FADE_IN_LEN    5
#define VOICE_R_UP_PGA_FADE_IN_OFFSET 16
#define VOICE_R_UP_PGA_FADE_OUT_LEN    5
#define VOICE_R_UP_PGA_FADE_OUT_OFFSET 11
#define VOICE_R_UP_PGA_BYPASS_LEN    1
#define VOICE_R_UP_PGA_BYPASS_OFFSET 10
#define VOICE_R_UP_PGA_NOISE_EN_LEN    1
#define VOICE_R_UP_PGA_NOISE_EN_OFFSET 9
#define VOICE_R_UP_PGA_THRE_ID_LEN    2
#define VOICE_R_UP_PGA_THRE_ID_OFFSET 7
#define VOICE_R_UP_PGA_ZERO_NUM_LEN    5
#define VOICE_R_UP_PGA_ZERO_NUM_OFFSET 2
#define VOICE_R_UP_PGA_LINEAR_SEL_LEN    1
#define VOICE_R_UP_PGA_LINEAR_SEL_OFFSET 1
#define MIC3_UP_PGA_CTRL_REG          (PAGE_SOCCODEC + 0x74)
#define MIC3_UP_PGA_GAIN_LEN    8
#define MIC3_UP_PGA_GAIN_OFFSET 24
#define MIC3_UP_PGA_CFG_LEN    3
#define MIC3_UP_PGA_CFG_OFFSET 21
#define MIC3_UP_PGA_FADE_IN_LEN    5
#define MIC3_UP_PGA_FADE_IN_OFFSET 16
#define MIC3_UP_PGA_FADE_OUT_LEN    5
#define MIC3_UP_PGA_FADE_OUT_OFFSET 11
#define MIC3_UP_PGA_BYPASS_LEN    1
#define MIC3_UP_PGA_BYPASS_OFFSET 10
#define MIC3_UP_PGA_NOISE_EN_LEN    1
#define MIC3_UP_PGA_NOISE_EN_OFFSET 9
#define MIC3_UP_PGA_THRE_ID_LEN    2
#define MIC3_UP_PGA_THRE_ID_OFFSET 7
#define MIC3_UP_PGA_ZERO_NUM_LEN    5
#define MIC3_UP_PGA_ZERO_NUM_OFFSET 2
#define MIC3_UP_PGA_LINEAR_SEL_LEN    1
#define MIC3_UP_PGA_LINEAR_SEL_OFFSET 1
#define MIC4_UP_PGA_CTRL_REG          (PAGE_SOCCODEC + 0x78)
#define MIC4_UP_PGA_GAIN_LEN    8
#define MIC4_UP_PGA_GAIN_OFFSET 24
#define MIC4_UP_PGA_CFG_LEN    3
#define MIC4_UP_PGA_CFG_OFFSET 21
#define MIC4_UP_PGA_FADE_IN_LEN    5
#define MIC4_UP_PGA_FADE_IN_OFFSET 16
#define MIC4_UP_PGA_FADE_OUT_LEN    5
#define MIC4_UP_PGA_FADE_OUT_OFFSET 11
#define MIC4_UP_PGA_BYPASS_LEN    1
#define MIC4_UP_PGA_BYPASS_OFFSET 10
#define MIC4_UP_PGA_NOISE_EN_LEN    1
#define MIC4_UP_PGA_NOISE_EN_OFFSET 9
#define MIC4_UP_PGA_THRE_ID_LEN    2
#define MIC4_UP_PGA_THRE_ID_OFFSET 7
#define MIC4_UP_PGA_ZERO_NUM_LEN    5
#define MIC4_UP_PGA_ZERO_NUM_OFFSET 2
#define MIC4_UP_PGA_LINEAR_SEL_LEN    1
#define MIC4_UP_PGA_LINEAR_SEL_OFFSET 1
#define MDM_5G_L_UP_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x7C)
#define MDM_5G_L_UP_PGA_GAIN_LEN    8
#define MDM_5G_L_UP_PGA_GAIN_OFFSET 24
#define MDM_5G_L_UP_PGA_CFG_LEN    3
#define MDM_5G_L_UP_PGA_CFG_OFFSET 21
#define MDM_5G_L_UP_PGA_FADE_IN_LEN    5
#define MDM_5G_L_UP_PGA_FADE_IN_OFFSET 16
#define MDM_5G_L_UP_PGA_FADE_OUT_LEN    5
#define MDM_5G_L_UP_PGA_FADE_OUT_OFFSET 11
#define MDM_5G_L_UP_PGA_BYPASS_LEN    1
#define MDM_5G_L_UP_PGA_BYPASS_OFFSET 10
#define MDM_5G_L_UP_PGA_NOISE_EN_LEN    1
#define MDM_5G_L_UP_PGA_NOISE_EN_OFFSET 9
#define MDM_5G_L_UP_PGA_THRE_ID_LEN    2
#define MDM_5G_L_UP_PGA_THRE_ID_OFFSET 7
#define MDM_5G_L_UP_PGA_ZERO_NUM_LEN    5
#define MDM_5G_L_UP_PGA_ZERO_NUM_OFFSET 2
#define MDM_5G_L_UP_PGA_LINEAR_SEL_LEN    1
#define MDM_5G_L_UP_PGA_LINEAR_SEL_OFFSET 1
#define MDM_5G_R_UP_PGA_CTRL_REG      (PAGE_SOCCODEC + 0x80)
#define MDM_5G_R_UP_PGA_GAIN_LEN    8
#define MDM_5G_R_UP_PGA_GAIN_OFFSET 24
#define MDM_5G_R_UP_PGA_CFG_LEN    3
#define MDM_5G_R_UP_PGA_CFG_OFFSET 21
#define MDM_5G_R_UP_PGA_FADE_IN_LEN    5
#define MDM_5G_R_UP_PGA_FADE_IN_OFFSET 16
#define MDM_5G_R_UP_PGA_FADE_OUT_LEN    5
#define MDM_5G_R_UP_PGA_FADE_OUT_OFFSET 11
#define MDM_5G_R_UP_PGA_BYPASS_LEN    1
#define MDM_5G_R_UP_PGA_BYPASS_OFFSET 10
#define MDM_5G_R_UP_PGA_NOISE_EN_LEN    1
#define MDM_5G_R_UP_PGA_NOISE_EN_OFFSET 9
#define MDM_5G_R_UP_PGA_THRE_ID_LEN    2
#define MDM_5G_R_UP_PGA_THRE_ID_OFFSET 7
#define MDM_5G_R_UP_PGA_ZERO_NUM_LEN    5
#define MDM_5G_R_UP_PGA_ZERO_NUM_OFFSET 2
#define MDM_5G_R_UP_PGA_LINEAR_SEL_LEN    1
#define MDM_5G_R_UP_PGA_LINEAR_SEL_OFFSET 1
#define I2S2_L_RX_PGA_CTRL_REG        (PAGE_SOCCODEC + 0x84)
#define I2S2_L_RX_PGA_GAIN_LEN    8
#define I2S2_L_RX_PGA_GAIN_OFFSET 24
#define I2S2_L_RX_PGA_CFG_LEN    3
#define I2S2_L_RX_PGA_CFG_OFFSET 21
#define I2S2_L_RX_PGA_FADE_IN_LEN    5
#define I2S2_L_RX_PGA_FADE_IN_OFFSET 16
#define I2S2_L_RX_PGA_FADE_OUT_LEN    5
#define I2S2_L_RX_PGA_FADE_OUT_OFFSET 11
#define I2S2_L_RX_PGA_BYPASS_LEN    1
#define I2S2_L_RX_PGA_BYPASS_OFFSET 10
#define I2S2_L_RX_PGA_NOISE_EN_LEN    1
#define I2S2_L_RX_PGA_NOISE_EN_OFFSET 9
#define I2S2_L_RX_PGA_THRE_ID_LEN    2
#define I2S2_L_RX_PGA_THRE_ID_OFFSET 7
#define I2S2_L_RX_PGA_ZERO_NUM_LEN    5
#define I2S2_L_RX_PGA_ZERO_NUM_OFFSET 2
#define I2S2_L_RX_PGA_LINEAR_SEL_LEN    1
#define I2S2_L_RX_PGA_LINEAR_SEL_OFFSET 1
#define I2S2_R_RX_PGA_CTRL_REG        (PAGE_SOCCODEC + 0x88)
#define I2S2_R_RX_PGA_GAIN_LEN    8
#define I2S2_R_RX_PGA_GAIN_OFFSET 24
#define I2S2_R_RX_PGA_CFG_LEN    3
#define I2S2_R_RX_PGA_CFG_OFFSET 21
#define I2S2_R_RX_PGA_FADE_IN_LEN    5
#define I2S2_R_RX_PGA_FADE_IN_OFFSET 16
#define I2S2_R_RX_PGA_FADE_OUT_LEN    5
#define I2S2_R_RX_PGA_FADE_OUT_OFFSET 11
#define I2S2_R_RX_PGA_BYPASS_LEN    1
#define I2S2_R_RX_PGA_BYPASS_OFFSET 10
#define I2S2_R_RX_PGA_NOISE_EN_LEN    1
#define I2S2_R_RX_PGA_NOISE_EN_OFFSET 9
#define I2S2_R_RX_PGA_THRE_ID_LEN    2
#define I2S2_R_RX_PGA_THRE_ID_OFFSET 7
#define I2S2_R_RX_PGA_ZERO_NUM_LEN    5
#define I2S2_R_RX_PGA_ZERO_NUM_OFFSET 2
#define I2S2_R_RX_PGA_LINEAR_SEL_LEN    1
#define I2S2_R_RX_PGA_LINEAR_SEL_OFFSET 1
#define ADC0_PGA_GAIN_OFFSET_REG      (PAGE_SOCCODEC + 0x8C)
#define ADC4_PGA_GAIN_OFFSET_LEN    8
#define ADC4_PGA_GAIN_OFFSET_OFFSET 24
#define ADC3_PGA_GAIN_OFFSET_LEN    8
#define ADC3_PGA_GAIN_OFFSET_OFFSET 16
#define ADC2_PGA_GAIN_OFFSET_LEN    8
#define ADC2_PGA_GAIN_OFFSET_OFFSET 8
#define ADC1_PGA_GAIN_OFFSET_LEN    8
#define ADC1_PGA_GAIN_OFFSET_OFFSET 0
#define ADC1_PGA_GAIN_OFFSET_REG      (PAGE_SOCCODEC + 0x90)
#define ADC5_PGA_GAIN_OFFSET_LEN    8
#define ADC5_PGA_GAIN_OFFSET_OFFSET 0
#define ADC1_UP_PGA_CTRL_REG          (PAGE_SOCCODEC + 0x94)
#define ADC1_UP_PGA_GAIN_LEN    8
#define ADC1_UP_PGA_GAIN_OFFSET 24
#define ADC1_UP_PGA_CFG_LEN    3
#define ADC1_UP_PGA_CFG_OFFSET 21
#define ADC1_UP_PGA_FADE_IN_LEN    5
#define ADC1_UP_PGA_FADE_IN_OFFSET 16
#define ADC1_UP_PGA_FADE_OUT_LEN    5
#define ADC1_UP_PGA_FADE_OUT_OFFSET 11
#define ADC1_UP_PGA_BYPASS_LEN    1
#define ADC1_UP_PGA_BYPASS_OFFSET 10
#define ADC1_UP_PGA_NOISE_EN_LEN    1
#define ADC1_UP_PGA_NOISE_EN_OFFSET 9
#define ADC1_UP_PGA_THRE_ID_LEN    2
#define ADC1_UP_PGA_THRE_ID_OFFSET 7
#define ADC1_UP_PGA_ZERO_NUM_LEN    5
#define ADC1_UP_PGA_ZERO_NUM_OFFSET 2
#define ADC1_UP_PGA_LINEAR_SEL_LEN    1
#define ADC1_UP_PGA_LINEAR_SEL_OFFSET 1
#define ADC2_UP_PGA_CTRL_REG          (PAGE_SOCCODEC + 0x98)
#define ADC2_UP_PGA_GAIN_LEN    8
#define ADC2_UP_PGA_GAIN_OFFSET 24
#define ADC2_UP_PGA_CFG_LEN    3
#define ADC2_UP_PGA_CFG_OFFSET 21
#define ADC2_UP_PGA_FADE_IN_LEN    5
#define ADC2_UP_PGA_FADE_IN_OFFSET 16
#define ADC2_UP_PGA_FADE_OUT_LEN    5
#define ADC2_UP_PGA_FADE_OUT_OFFSET 11
#define ADC2_UP_PGA_BYPASS_LEN    1
#define ADC2_UP_PGA_BYPASS_OFFSET 10
#define ADC2_UP_PGA_NOISE_EN_LEN    1
#define ADC2_UP_PGA_NOISE_EN_OFFSET 9
#define ADC2_UP_PGA_THRE_ID_LEN    2
#define ADC2_UP_PGA_THRE_ID_OFFSET 7
#define ADC2_UP_PGA_ZERO_NUM_LEN    5
#define ADC2_UP_PGA_ZERO_NUM_OFFSET 2
#define ADC2_UP_PGA_LINEAR_SEL_LEN    1
#define ADC2_UP_PGA_LINEAR_SEL_OFFSET 1
#define ADC3_UP_PGA_CTRL_REG          (PAGE_SOCCODEC + 0x9C)
#define ADC3_UP_PGA_GAIN_LEN    8
#define ADC3_UP_PGA_GAIN_OFFSET 24
#define ADC3_UP_PGA_CFG_LEN    3
#define ADC3_UP_PGA_CFG_OFFSET 21
#define ADC3_UP_PGA_FADE_IN_LEN    5
#define ADC3_UP_PGA_FADE_IN_OFFSET 16
#define ADC3_UP_PGA_FADE_OUT_LEN    5
#define ADC3_UP_PGA_FADE_OUT_OFFSET 11
#define ADC3_UP_PGA_BYPASS_LEN    1
#define ADC3_UP_PGA_BYPASS_OFFSET 10
#define ADC3_UP_PGA_NOISE_EN_LEN    1
#define ADC3_UP_PGA_NOISE_EN_OFFSET 9
#define ADC3_UP_PGA_THRE_ID_LEN    2
#define ADC3_UP_PGA_THRE_ID_OFFSET 7
#define ADC3_UP_PGA_ZERO_NUM_LEN    5
#define ADC3_UP_PGA_ZERO_NUM_OFFSET 2
#define ADC3_UP_PGA_LINEAR_SEL_LEN    1
#define ADC3_UP_PGA_LINEAR_SEL_OFFSET 1
#define ADC4_UP_PGA_CTRL_REG          (PAGE_SOCCODEC + 0xA0)
#define ADC4_UP_PGA_GAIN_LEN    8
#define ADC4_UP_PGA_GAIN_OFFSET 24
#define ADC4_UP_PGA_CFG_LEN    3
#define ADC4_UP_PGA_CFG_OFFSET 21
#define ADC4_UP_PGA_FADE_IN_LEN    5
#define ADC4_UP_PGA_FADE_IN_OFFSET 16
#define ADC4_UP_PGA_FADE_OUT_LEN    5
#define ADC4_UP_PGA_FADE_OUT_OFFSET 11
#define ADC4_UP_PGA_BYPASS_LEN    1
#define ADC4_UP_PGA_BYPASS_OFFSET 10
#define ADC4_UP_PGA_NOISE_EN_LEN    1
#define ADC4_UP_PGA_NOISE_EN_OFFSET 9
#define ADC4_UP_PGA_THRE_ID_LEN    2
#define ADC4_UP_PGA_THRE_ID_OFFSET 7
#define ADC4_UP_PGA_ZERO_NUM_LEN    5
#define ADC4_UP_PGA_ZERO_NUM_OFFSET 2
#define ADC4_UP_PGA_LINEAR_SEL_LEN    1
#define ADC4_UP_PGA_LINEAR_SEL_OFFSET 1
#define ADC5_UP_PGA_CTRL_REG          (PAGE_SOCCODEC + 0xA4)
#define ADC5_UP_PGA_GAIN_LEN    8
#define ADC5_UP_PGA_GAIN_OFFSET 24
#define ADC5_UP_PGA_CFG_LEN    3
#define ADC5_UP_PGA_CFG_OFFSET 21
#define ADC5_UP_PGA_FADE_IN_LEN    5
#define ADC5_UP_PGA_FADE_IN_OFFSET 16
#define ADC5_UP_PGA_FADE_OUT_LEN    5
#define ADC5_UP_PGA_FADE_OUT_OFFSET 11
#define ADC5_UP_PGA_BYPASS_LEN    1
#define ADC5_UP_PGA_BYPASS_OFFSET 10
#define ADC5_UP_PGA_NOISE_EN_LEN    1
#define ADC5_UP_PGA_NOISE_EN_OFFSET 9
#define ADC5_UP_PGA_THRE_ID_LEN    2
#define ADC5_UP_PGA_THRE_ID_OFFSET 7
#define ADC5_UP_PGA_ZERO_NUM_LEN    5
#define ADC5_UP_PGA_ZERO_NUM_OFFSET 2
#define ADC5_UP_PGA_LINEAR_SEL_LEN    1
#define ADC5_UP_PGA_LINEAR_SEL_OFFSET 1
#define SRCUP_CTRL_REG                (PAGE_SOCCODEC + 0xA8)
#define DACR_SRCUP_FIFO_CLR_LEN    1
#define DACR_SRCUP_FIFO_CLR_OFFSET 31
#define DACR_SRCUP_SRC_MODE_LEN    3
#define DACR_SRCUP_SRC_MODE_OFFSET 28
#define DACL_SRCUP_FIFO_CLR_LEN    1
#define DACL_SRCUP_FIFO_CLR_OFFSET 27
#define DACL_SRCUP_SRC_MODE_LEN    3
#define DACL_SRCUP_SRC_MODE_OFFSET 24
#define I2S2_RX_R_UP_SRCUP_FIFO_CLR_LEN    1
#define I2S2_RX_R_UP_SRCUP_FIFO_CLR_OFFSET 23
#define I2S2_RX_R_SRCUP_SRC_MODE_LEN    3
#define I2S2_RX_R_SRCUP_SRC_MODE_OFFSET 20
#define I2S2_RX_L_UP_SRCUP_FIFO_CLR_LEN    1
#define I2S2_RX_L_UP_SRCUP_FIFO_CLR_OFFSET 19
#define I2S2_RX_L_SRCUP_SRC_MODE_LEN    3
#define I2S2_RX_L_SRCUP_SRC_MODE_OFFSET 16
#define AUDIO_R_DN_SRCUP_FIFO_CLR_LEN    1
#define AUDIO_R_DN_SRCUP_FIFO_CLR_OFFSET 15
#define AUDIO_R_DN_SRCUP_SRC_MODE_LEN    3
#define AUDIO_R_DN_SRCUP_SRC_MODE_OFFSET 12
#define AUDIO_L_DN_SRCUP_FIFO_CLR_LEN    1
#define AUDIO_L_DN_SRCUP_FIFO_CLR_OFFSET 11
#define AUDIO_L_DN_SRCUP_SRC_MODE_LEN    3
#define AUDIO_L_DN_SRCUP_SRC_MODE_OFFSET 8
#define CODEC3_R_DN_SRCUP_FIFO_CLR_LEN    1
#define CODEC3_R_DN_SRCUP_FIFO_CLR_OFFSET 7
#define CODEC3_R_DN_SRCUP_SRC_MODE_LEN    3
#define CODEC3_R_DN_SRCUP_SRC_MODE_OFFSET 4
#define CODEC3_L_DN_SRCUP_FIFO_CLR_LEN    1
#define CODEC3_L_DN_SRCUP_FIFO_CLR_OFFSET 3
#define CODEC3_L_DN_SRCUP_SRC_MODE_LEN    3
#define CODEC3_L_DN_SRCUP_SRC_MODE_OFFSET 0
#define SRCDN_CTRL0_REG               (PAGE_SOCCODEC + 0xAC)
#define MDM_5G_R_UP_SRCDN_FIFO_CLR_LEN    1
#define MDM_5G_R_UP_SRCDN_FIFO_CLR_OFFSET 31
#define MDM_5G_R_UP_SRCDN_SRC_MODE_LEN    3
#define MDM_5G_R_UP_SRCDN_SRC_MODE_OFFSET 28
#define MDM_5G_L_UP_SRCDN_FIFO_CLR_LEN    1
#define MDM_5G_L_UP_SRCDN_FIFO_CLR_OFFSET 27
#define MDM_5G_L_UP_SRCDN_SRC_MODE_LEN    3
#define MDM_5G_L_UP_SRCDN_SRC_MODE_OFFSET 24
#define MIC4_UP_SRCDN_FIFO_CLR_LEN    1
#define MIC4_UP_SRCDN_FIFO_CLR_OFFSET 23
#define MIC4_UP_SRCDN_SRC_MODE_LEN    3
#define MIC4_UP_SRCDN_SRC_MODE_OFFSET 20
#define MIC3_UP_SRCDN_FIFO_CLR_LEN    1
#define MIC3_UP_SRCDN_FIFO_CLR_OFFSET 19
#define MIC3_UP_SRCDN_SRC_MODE_LEN    3
#define MIC3_UP_SRCDN_SRC_MODE_OFFSET 16
#define VOICE_R_UP_SRCDN_FIFO_CLR_LEN    1
#define VOICE_R_UP_SRCDN_FIFO_CLR_OFFSET 15
#define VOICE_R_UP_SRCDN_SRC_MODE_LEN    3
#define VOICE_R_UP_SRCDN_SRC_MODE_OFFSET 12
#define VOICE_L_UP_SRCDN_FIFO_CLR_LEN    1
#define VOICE_L_UP_SRCDN_FIFO_CLR_OFFSET 11
#define VOICE_L_UP_SRCDN_SRC_MODE_LEN    3
#define VOICE_L_UP_SRCDN_SRC_MODE_OFFSET 8
#define AUDIO_R_UP_SRCDN_FIFO_CLR_LEN    1
#define AUDIO_R_UP_SRCDN_FIFO_CLR_OFFSET 7
#define AUDIO_R_UP_SRCDN_SRC_MODE_LEN    3
#define AUDIO_R_UP_SRCDN_SRC_MODE_OFFSET 4
#define AUDIO_L_UP_SRCDN_FIFO_CLR_LEN    1
#define AUDIO_L_UP_SRCDN_FIFO_CLR_OFFSET 3
#define AUDIO_L_UP_SRCDN_SRC_MODE_LEN    3
#define AUDIO_L_UP_SRCDN_SRC_MODE_OFFSET 0
#define SRCDN_CTRL1_REG               (PAGE_SOCCODEC + 0xB0)
#define I2S4_TDM4_SRCDN_FIFO_CLR_LEN    1
#define I2S4_TDM4_SRCDN_FIFO_CLR_OFFSET 31
#define I2S4_TDM4_SRCDN_SRC_MODE_LEN    3
#define I2S4_TDM4_SRCDN_SRC_MODE_OFFSET 28
#define I2S4_TDM3_SRCDN_FIFO_CLR_LEN    1
#define I2S4_TDM3_SRCDN_FIFO_CLR_OFFSET 27
#define I2S4_TDM3_SRCDN_SRC_MODE_LEN    3
#define I2S4_TDM3_SRCDN_SRC_MODE_OFFSET 24
#define I2S4_TDM2_SRCDN_FIFO_CLR_LEN    1
#define I2S4_TDM2_SRCDN_FIFO_CLR_OFFSET 23
#define I2S4_TDM2_SRCDN_SRC_MODE_LEN    3
#define I2S4_TDM2_SRCDN_SRC_MODE_OFFSET 20
#define I2S4_TDM1_SRCDN_FIFO_CLR_LEN    1
#define I2S4_TDM1_SRCDN_FIFO_CLR_OFFSET 19
#define I2S4_TDM1_SRCDN_SRC_MODE_LEN    3
#define I2S4_TDM1_SRCDN_SRC_MODE_OFFSET 16
#define I2S2_TX_R_SRCDN_FIFO_CLR_LEN    1
#define I2S2_TX_R_SRCDN_FIFO_CLR_OFFSET 15
#define I2S2_TX_R_SRCDN_SRC_MODE_LEN    3
#define I2S2_TX_R_SRCDN_SRC_MODE_OFFSET 12
#define I2S2_TX_L_SRCDN_FIFO_CLR_LEN    1
#define I2S2_TX_L_SRCDN_FIFO_CLR_OFFSET 11
#define I2S2_TX_L_SRCDN_SRC_MODE_LEN    3
#define I2S2_TX_L_SRCDN_SRC_MODE_OFFSET 8
#define I2S2_RX_R_SRCDN_FIFO_CLR_LEN    1
#define I2S2_RX_R_SRCDN_FIFO_CLR_OFFSET 7
#define I2S2_RX_R_SRCDN_SRC_MODE_LEN    3
#define I2S2_RX_R_SRCDN_SRC_MODE_OFFSET 4
#define I2S2_RX_L_SRCDN_FIFO_CLR_LEN    1
#define I2S2_RX_L_SRCDN_FIFO_CLR_OFFSET 3
#define I2S2_RX_L_SRCDN_SRC_MODE_LEN    3
#define I2S2_RX_L_SRCDN_SRC_MODE_OFFSET 0
#define DACL_MIXER4_CTRL0_REG         (PAGE_SOCCODEC + 0xB4)
#define DACL_MIXER4_IN4_ID_LEN    2
#define DACL_MIXER4_IN4_ID_OFFSET 30
#define DACL_MIXER4_IN3_ID_LEN    2
#define DACL_MIXER4_IN3_ID_OFFSET 28
#define DACL_MIXER4_IN2_ID_LEN    2
#define DACL_MIXER4_IN2_ID_OFFSET 26
#define DACL_MIXER4_IN1_ID_LEN    2
#define DACL_MIXER4_IN1_ID_OFFSET 24
#define DACL_MIXER4_IN4_MUTE_LEN    1
#define DACL_MIXER4_IN4_MUTE_OFFSET 23
#define DACL_MIXER4_IN3_MUTE_LEN    1
#define DACL_MIXER4_IN3_MUTE_OFFSET 22
#define DACL_MIXER4_IN2_MUTE_LEN    1
#define DACL_MIXER4_IN2_MUTE_OFFSET 21
#define DACL_MIXER4_IN1_MUTE_LEN    1
#define DACL_MIXER4_IN1_MUTE_OFFSET 20
#define DACL_MIXER4_GAIN4_LEN    2
#define DACL_MIXER4_GAIN4_OFFSET 18
#define DACL_MIXER4_GAIN3_LEN    2
#define DACL_MIXER4_GAIN3_OFFSET 16
#define DACL_MIXER4_GAIN2_LEN    2
#define DACL_MIXER4_GAIN2_OFFSET 14
#define DACL_MIXER4_GAIN1_LEN    2
#define DACL_MIXER4_GAIN1_OFFSET 12
#define DACL_MIXER4_FADE_EN_LEN    1
#define DACL_MIXER4_CTRL1_REG         (PAGE_SOCCODEC + 0xB8)
#define DACL_MIXER4_FADE_EN_OFFSET 31
#define DACL_MIXER4_FADE_IN_LEN    5
#define DACL_MIXER4_FADE_IN_OFFSET 26
#define DACL_MIXER4_FADE_OUT_LEN    5
#define DACL_MIXER4_FADE_OUT_OFFSET 21
#define DACL_MIXER4_ZERO_NUM_LEN    5
#define DACL_MIXER4_ZERO_NUM_OFFSET 16
#define DACR_MIXER4_CTRL0_REG         (PAGE_SOCCODEC + 0xBC)
#define DACR_MIXER4_IN4_ID_LEN    2
#define DACR_MIXER4_IN4_ID_OFFSET 30
#define DACR_MIXER4_IN3_ID_LEN    2
#define DACR_MIXER4_IN3_ID_OFFSET 28
#define DACR_MIXER4_IN2_ID_LEN    2
#define DACR_MIXER4_IN2_ID_OFFSET 26
#define DACR_MIXER4_IN1_ID_LEN    2
#define DACR_MIXER4_IN1_ID_OFFSET 24
#define DACR_MIXER4_IN4_MUTE_LEN    1
#define DACR_MIXER4_IN4_MUTE_OFFSET 23
#define DACR_MIXER4_IN3_MUTE_LEN    1
#define DACR_MIXER4_IN3_MUTE_OFFSET 22
#define DACR_MIXER4_IN2_MUTE_LEN    1
#define DACR_MIXER4_IN2_MUTE_OFFSET 21
#define DACR_MIXER4_IN1_MUTE_LEN    1
#define DACR_MIXER4_IN1_MUTE_OFFSET 20
#define DACR_MIXER4_GAIN4_LEN    2
#define DACR_MIXER4_GAIN4_OFFSET 18
#define DACR_MIXER4_GAIN3_LEN    2
#define DACR_MIXER4_GAIN3_OFFSET 16
#define DACR_MIXER4_GAIN2_LEN    2
#define DACR_MIXER4_GAIN2_OFFSET 14
#define DACR_MIXER4_GAIN1_LEN    2
#define DACR_MIXER4_GAIN1_OFFSET 12
#define DACR_MIXER4_FADE_EN_LEN    1
#define DACR_MIXER4_CTRL1_REG         (PAGE_SOCCODEC + 0xC0)
#define DACR_MIXER4_FADE_EN_OFFSET 31
#define DACR_MIXER4_FADE_IN_LEN    5
#define DACR_MIXER4_FADE_IN_OFFSET 26
#define DACR_MIXER4_FADE_OUT_LEN    5
#define DACR_MIXER4_FADE_OUT_OFFSET 21
#define DACR_MIXER4_ZERO_NUM_LEN    5
#define DACR_MIXER4_ZERO_NUM_OFFSET 16
#define I2S2_TX_MIXER2_CTRL_REG       (PAGE_SOCCODEC + 0xC4)
#define I2S2_TX_MIXER2_IN2_ID_LEN    2
#define I2S2_TX_MIXER2_IN2_ID_OFFSET 30
#define I2S2_TX_MIXER2_IN1_ID_LEN    2
#define I2S2_TX_MIXER2_IN1_ID_OFFSET 28
#define I2S2_TX_MIXER2_IN2_MUTE_LEN    1
#define I2S2_TX_MIXER2_IN2_MUTE_OFFSET 27
#define I2S2_TX_MIXER2_IN1_MUTE_LEN    1
#define I2S2_TX_MIXER2_IN1_MUTE_OFFSET 26
#define I2S2_TX_MIXER2_GAIN2_LEN    2
#define I2S2_TX_MIXER2_GAIN2_OFFSET 24
#define I2S2_TX_MIXER2_GAIN1_LEN    2
#define I2S2_TX_MIXER2_GAIN1_OFFSET 22
#define I2S2_TX_MIXER2_FADE_EN_LEN    1
#define I2S2_TX_MIXER2_FADE_EN_OFFSET 21
#define I2S2_TX_MIXER2_FADE_IN_LEN    5
#define I2S2_TX_MIXER2_FADE_IN_OFFSET 16
#define I2S2_TX_MIXER2_FADE_OUT_LEN    5
#define I2S2_TX_MIXER2_FADE_OUT_OFFSET 11
#define I2S2_TX_MIXER2_ZERO_NUM_LEN    5
#define I2S2_TX_MIXER2_ZERO_NUM_OFFSET 6
#define DACL_S_MIXER2_CTRL_REG        (PAGE_SOCCODEC + 0xC8)
#define DACL_S_MIXER2_IN2_ID_LEN    2
#define DACL_S_MIXER2_IN2_ID_OFFSET 30
#define DACL_S_MIXER2_IN1_ID_LEN    2
#define DACL_S_MIXER2_IN1_ID_OFFSET 28
#define DACL_S_MIXER2_IN2_MUTE_LEN    1
#define DACL_S_MIXER2_IN2_MUTE_OFFSET 27
#define DACL_S_MIXER2_IN1_MUTE_LEN    1
#define DACL_S_MIXER2_IN1_MUTE_OFFSET 26
#define DACL_S_MIXER2_GAIN2_LEN    2
#define DACL_S_MIXER2_GAIN2_OFFSET 24
#define DACL_S_MIXER2_GAIN1_LEN    2
#define DACL_S_MIXER2_GAIN1_OFFSET 22
#define DACL_S_MIXER2_FADE_EN_LEN    1
#define DACL_S_MIXER2_FADE_EN_OFFSET 21
#define DACL_S_MIXER2_FADE_IN_LEN    5
#define DACL_S_MIXER2_FADE_IN_OFFSET 16
#define DACL_S_MIXER2_FADE_OUT_LEN    5
#define DACL_S_MIXER2_FADE_OUT_OFFSET 11
#define DACL_S_MIXER2_ZERO_NUM_LEN    5
#define DACL_S_MIXER2_ZERO_NUM_OFFSET 6
#define DACR_S_MIXER2_CTRL_REG        (PAGE_SOCCODEC + 0xCC)
#define DACR_S_MIXER2_IN2_ID_LEN    2
#define DACR_S_MIXER2_IN2_ID_OFFSET 30
#define DACR_S_MIXER2_IN1_ID_LEN    2
#define DACR_S_MIXER2_IN1_ID_OFFSET 28
#define DACR_S_MIXER2_IN2_MUTE_LEN    1
#define DACR_S_MIXER2_IN2_MUTE_OFFSET 27
#define DACR_S_MIXER2_IN1_MUTE_LEN    1
#define DACR_S_MIXER2_IN1_MUTE_OFFSET 26
#define DACR_S_MIXER2_GAIN2_LEN    2
#define DACR_S_MIXER2_GAIN2_OFFSET 24
#define DACR_S_MIXER2_GAIN1_LEN    2
#define DACR_S_MIXER2_GAIN1_OFFSET 22
#define DACR_S_MIXER2_FADE_EN_LEN    1
#define DACR_S_MIXER2_FADE_EN_OFFSET 21
#define DACR_S_MIXER2_FADE_IN_LEN    5
#define DACR_S_MIXER2_FADE_IN_OFFSET 16
#define DACR_S_MIXER2_FADE_OUT_LEN    5
#define DACR_S_MIXER2_FADE_OUT_OFFSET 11
#define DACR_S_MIXER2_ZERO_NUM_LEN    5
#define DACR_S_MIXER2_ZERO_NUM_OFFSET 6
#define DAC_FILTER_CTRL_REG           (PAGE_SOCCODEC + 0xD0)
#define DACSR_COMPI_BYPASS_EN_LEN    1
#define DACSR_COMPI_BYPASS_EN_OFFSET 6
#define DACSR_HBF2I_BYPASS_EN_LEN    1
#define DACSR_HBF2I_BYPASS_EN_OFFSET 5
#define DACSR_HBF1I_BYPASS_EN_LEN    1
#define DACSR_HBF1I_BYPASS_EN_OFFSET 4
#define DACSL_COMPI_BYPASS_EN_LEN    1
#define DACSL_COMPI_BYPASS_EN_OFFSET 2
#define DACSL_HBF2I_BYPASS_EN_LEN    1
#define DACSL_HBF2I_BYPASS_EN_OFFSET 1
#define DACSL_HBF1I_BYPASS_EN_LEN    1
#define DACSL_HBF1I_BYPASS_EN_OFFSET 0
#define ADC_FILTER_CTRL_REG           (PAGE_SOCCODEC + 0xD4)
#define ADC1_CIC_GAIN_LEN    6
#define ADC1_CIC_GAIN_OFFSET 26
#define ADC2_CIC_GAIN_LEN    6
#define ADC2_CIC_GAIN_OFFSET 20
#define ADC3_CIC_GAIN_LEN    6
#define ADC3_CIC_GAIN_OFFSET 10
#define ADC4_CIC_GAIN_LEN    6
#define ADC4_CIC_GAIN_OFFSET 4
#define DMIC_CTRL_REG                 (PAGE_SOCCODEC + 0xD8)
#define DMIC2_REVERSE_LEN    1
#define DMIC2_REVERSE_OFFSET 3
#define DMIC2_SW_DMIC_MODE_LEN    1
#define DMIC2_SW_DMIC_MODE_OFFSET 2
#define DMIC1_REVERSE_LEN    1
#define DMIC1_REVERSE_OFFSET 1
#define DMIC1_SW_DMIC_MODE_LEN    1
#define DMIC1_SW_DMIC_MODE_OFFSET 0
#define DMIC_DIV_REG                  (PAGE_SOCCODEC + 0xDC)
#define FS_DMIC2_LEN    4
#define FS_DMIC2_OFFSET 4
#define FS_DMIC1_LEN    4
#define FS_DMIC1_OFFSET 0
#define SPA12_UP_AFIFO_CTRL_REG       (PAGE_SOCCODEC + 0xE0)
#define SPA_2_UP_FIFO_CLR_LEN    1
#define SPA_2_UP_FIFO_CLR_OFFSET 31
#define SPA_2_UP_FIFO_AFULL_TH_LEN    5
#define SPA_2_UP_FIFO_AFULL_TH_OFFSET 26
#define SPA_2_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_2_UP_FIFO_AEMPTY_TH_OFFSET 21
#define SPA_1_UP_FIFO_CLR_LEN    1
#define SPA_1_UP_FIFO_CLR_OFFSET 15
#define SPA_1_UP_FIFO_AFULL_TH_LEN    5
#define SPA_1_UP_FIFO_AFULL_TH_OFFSET 10
#define SPA_1_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_1_UP_FIFO_AEMPTY_TH_OFFSET 5
#define SPA34_UP_AFIFO_CTRL_REG       (PAGE_SOCCODEC + 0xE4)
#define SPA_4_UP_FIFO_CLR_LEN    1
#define SPA_4_UP_FIFO_CLR_OFFSET 31
#define SPA_4_UP_FIFO_AFULL_TH_LEN    5
#define SPA_4_UP_FIFO_AFULL_TH_OFFSET 26
#define SPA_4_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_4_UP_FIFO_AEMPTY_TH_OFFSET 21
#define SPA_3_UP_FIFO_CLR_LEN    1
#define SPA_3_UP_FIFO_CLR_OFFSET 15
#define SPA_3_UP_FIFO_AFULL_TH_LEN    5
#define SPA_3_UP_FIFO_AFULL_TH_OFFSET 10
#define SPA_3_UP_FIFO_AEMPTY_TH_LEN    5
#define SPA_3_UP_FIFO_AEMPTY_TH_OFFSET 5
#define CODEC3_DN_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0xE8)
#define CODEC3_L_DN_FIFO_CLR_LEN    1
#define CODEC3_L_DN_FIFO_CLR_OFFSET 31
#define CODEC3_L_DN_FIFO_AFULL_TH_LEN    7
#define CODEC3_L_DN_FIFO_AFULL_TH_OFFSET 24
#define CODEC3_L_DN_FIFO_AEMPTY_TH_LEN    7
#define CODEC3_L_DN_FIFO_AEMPTY_TH_OFFSET 16
#define CODEC3_R_DN_FIFO_CLR_LEN    1
#define CODEC3_R_DN_FIFO_CLR_OFFSET 15
#define CODEC3_R_DN_FIFO_AFULL_TH_LEN    7
#define CODEC3_R_DN_FIFO_AFULL_TH_OFFSET 8
#define CODEC3_R_DN_FIFO_AEMPTY_TH_LEN    7
#define CODEC3_R_DN_FIFO_AEMPTY_TH_OFFSET 0
#define AUDIO_DN_AFIFO_CTRL_REG       (PAGE_SOCCODEC + 0xEC)
#define AUDIO_L_DN_FIFO_CLR_LEN    1
#define AUDIO_L_DN_FIFO_CLR_OFFSET 31
#define AUDIO_L_DN_FIFO_AFULL_TH_LEN    7
#define AUDIO_L_DN_FIFO_AFULL_TH_OFFSET 24
#define AUDIO_L_DN_FIFO_AEMPTY_TH_LEN    7
#define AUDIO_L_DN_FIFO_AEMPTY_TH_OFFSET 16
#define AUDIO_R_DN_FIFO_CLR_LEN    1
#define AUDIO_R_DN_FIFO_CLR_OFFSET 15
#define AUDIO_R_DN_FIFO_AFULL_TH_LEN    7
#define AUDIO_R_DN_FIFO_AFULL_TH_OFFSET 8
#define AUDIO_R_DN_FIFO_AEMPTY_TH_LEN    7
#define AUDIO_R_DN_FIFO_AEMPTY_TH_OFFSET 0
#define ULTR_DN_AFIFO_CTRL_REG        (PAGE_SOCCODEC + 0xF0)
#define ULTR_L_DN_FIFO_CLR_LEN    1
#define ULTR_L_DN_FIFO_CLR_OFFSET 31
#define ULTR_L_DN_FIFO_AFULL_TH_LEN    7
#define ULTR_L_DN_FIFO_AFULL_TH_OFFSET 24
#define ULTR_L_DN_FIFO_AEMPTY_TH_LEN    7
#define ULTR_L_DN_FIFO_AEMPTY_TH_OFFSET 16
#define ULTR_R_DN_FIFO_CLR_LEN    1
#define ULTR_R_DN_FIFO_CLR_OFFSET 15
#define ULTR_R_DN_FIFO_AFULL_TH_LEN    7
#define ULTR_R_DN_FIFO_AFULL_TH_OFFSET 8
#define ULTR_R_DN_FIFO_AEMPTY_TH_LEN    7
#define ULTR_R_DN_FIFO_AEMPTY_TH_OFFSET 0
#define INFR_DN_AFIFO_CTRL_REG        (PAGE_SOCCODEC + 0xF4)
#define INFR_R_DN_FIFO_CLR_LEN    1
#define INFR_R_DN_FIFO_CLR_OFFSET 15
#define INFR_R_DN_FIFO_AFULL_TH_LEN    7
#define INFR_R_DN_FIFO_AFULL_TH_OFFSET 8
#define INFR_R_DN_FIFO_AEMPTY_TH_LEN    7
#define INFR_R_DN_FIFO_AEMPTY_TH_OFFSET 0
#define AUDIO_UP_AFIFO_CTRL_REG       (PAGE_SOCCODEC + 0xF8)
#define AUDIO_L_UP_FIFO_CLR_LEN    1
#define AUDIO_L_UP_FIFO_CLR_OFFSET 31
#define AUDIO_L_UP_FIFO_AFULL_TH_LEN    5
#define AUDIO_L_UP_FIFO_AFULL_TH_OFFSET 26
#define AUDIO_L_UP_FIFO_AEMPTY_TH_LEN    5
#define AUDIO_L_UP_FIFO_AEMPTY_TH_OFFSET 21
#define AUDIO_R_UP_FIFO_CLR_LEN    1
#define AUDIO_R_UP_FIFO_CLR_OFFSET 15
#define AUDIO_R_UP_FIFO_AFULL_TH_LEN    5
#define AUDIO_R_UP_FIFO_AFULL_TH_OFFSET 10
#define AUDIO_R_UP_FIFO_AEMPTY_TH_LEN    5
#define AUDIO_R_UP_FIFO_AEMPTY_TH_OFFSET 5
#define VOICE_UP_AFIFO_CTRL_REG       (PAGE_SOCCODEC + 0xFC)
#define VOICE_L_UP_FIFO_CLR_LEN    1
#define VOICE_L_UP_FIFO_CLR_OFFSET 31
#define VOICE_L_UP_FIFO_AFULL_TH_LEN    5
#define VOICE_L_UP_FIFO_AFULL_TH_OFFSET 26
#define VOICE_L_UP_FIFO_AEMPTY_TH_LEN    5
#define VOICE_L_UP_FIFO_AEMPTY_TH_OFFSET 21
#define VOICE_R_UP_FIFO_CLR_LEN    1
#define VOICE_R_UP_FIFO_CLR_OFFSET 15
#define VOICE_R_UP_FIFO_AFULL_TH_LEN    5
#define VOICE_R_UP_FIFO_AFULL_TH_OFFSET 10
#define VOICE_R_UP_FIFO_AEMPTY_TH_LEN    5
#define VOICE_R_UP_FIFO_AEMPTY_TH_OFFSET 5
#define MIC34_UP_AFIFO_CTRL_REG       (PAGE_SOCCODEC + 0x100)
#define MIC4__UP_FIFO_CLR_LEN    1
#define MIC4__UP_FIFO_CLR_OFFSET 31
#define MIC4__UP_FIFO_AFULL_TH_LEN    5
#define MIC4__UP_FIFO_AFULL_TH_OFFSET 26
#define MIC4_UP_FIFO_AEMPTY_TH_LEN    5
#define MIC4_UP_FIFO_AEMPTY_TH_OFFSET 21
#define MIC3_UP_FIFO_CLR_LEN    1
#define MIC3_UP_FIFO_CLR_OFFSET 15
#define MIC3_UP_FIFO_AFULL_TH_LEN    5
#define MIC3_UP_FIFO_AFULL_TH_OFFSET 10
#define MIC3_UP_FIFO_AEMPTY_TH_LEN    5
#define MIC3_UP_FIFO_AEMPTY_TH_OFFSET 5
#define MDM_5G_DN_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0x104)
#define MDM_5G_L_DN_FIFO_CLR_LEN    1
#define MDM_5G_L_DN_FIFO_CLR_OFFSET 31
#define MDM_5G_L_DN_FIFO_AFULL_TH_LEN    5
#define MDM_5G_L_DN_FIFO_AFULL_TH_OFFSET 26
#define MDM_5G_L_DN_FIFO_AEMPTY_TH_LEN    5
#define MDM_5G_L_DN_FIFO_AEMPTY_TH_OFFSET 21
#define MDM_5G_R_DN_FIFO_CLR_LEN    1
#define MDM_5G_R_DN_FIFO_CLR_OFFSET 15
#define MDM_5G_R_DN_FIFO_AFULL_TH_LEN    5
#define MDM_5G_R_DN_FIFO_AFULL_TH_OFFSET 10
#define MDM_5G_R_DN_FIFO_AEMPTY_TH_LEN    5
#define MDM_5G_R_DN_FIFO_AEMPTY_TH_OFFSET 5
#define MDM_5G_UP_AFIFO_CTRL_REG      (PAGE_SOCCODEC + 0x108)
#define MDM_5G_L_UP_FIFO_CLR_LEN    1
#define MDM_5G_L_UP_FIFO_CLR_OFFSET 31
#define MDM_5G_L_UP_FIFO_AFULL_TH_LEN    5
#define MDM_5G_L_UP_FIFO_AFULL_TH_OFFSET 26
#define MDM_5G_L_UP_FIFO_AEMPTY_TH_LEN    5
#define MDM_5G_L_UP_FIFO_AEMPTY_TH_OFFSET 21
#define MDM_5G_R_UP_FIFO_CLR_LEN    1
#define MDM_5G_R_UP_FIFO_CLR_OFFSET 15
#define MDM_5G_R_UP_FIFO_AFULL_TH_LEN    5
#define MDM_5G_R_UP_FIFO_AFULL_TH_OFFSET 10
#define MDM_5G_R_UP_FIFO_AEMPTY_TH_LEN    5
#define MDM_5G_R_UP_FIFO_AEMPTY_TH_OFFSET 5
#define INFR_UP_AFIFO_CTRL_REG        (PAGE_SOCCODEC + 0x10C)
#define INFR_L_UP_FIFO_CLR_LEN    1
#define INFR_L_UP_FIFO_CLR_OFFSET 31
#define INFR_L_UP_FIFO_AFULL_TH_LEN    7
#define INFR_L_UP_FIFO_AFULL_TH_OFFSET 24
#define INFR_L_UP_FIFO_AEMPTY_TH_LEN    7
#define INFR_L_UP_FIFO_AEMPTY_TH_OFFSET 16
#define INFR_R_UP_FIFO_CLR_LEN    1
#define INFR_R_UP_FIFO_CLR_OFFSET 15
#define INFR_R_UP_FIFO_AFULL_TH_LEN    7
#define INFR_R_UP_FIFO_AFULL_TH_OFFSET 8
#define INFR_R_UP_FIFO_AEMPTY_TH_LEN    7
#define INFR_R_UP_FIFO_AEMPTY_TH_OFFSET 0
#define SIF_CTRL_REG                  (PAGE_SOCCODEC + 0x110)
#define SIF_P2S_LOOP_LEN    2
#define SIF_P2S_LOOP_OFFSET 4
#define SIF_S2P_LOOP_LEN    2
#define SIF_S2P_LOOP_OFFSET 2
#define SIF_MST_ADC_EDGE_SEL_LEN    1
#define SIF_MST_ADC_EDGE_SEL_OFFSET 1
#define SIF_MST_DAC_EDGE_SEL_LEN    1
#define SIF_MST_DAC_EDGE_SEL_OFFSET 0
#define CODEC_STATE_REG               (PAGE_SOCCODEC + 0x114)
#define I2S4_TX_TDM4_SRCDN_RDY_LEN    1
#define I2S4_TX_TDM4_SRCDN_RDY_OFFSET 23
#define I2S4_TX_TDM3_SRCDN_RDY_LEN    1
#define I2S4_TX_TDM3_SRCDN_RDY_OFFSET 22
#define I2S4_TX_TDM2_SRCDN_RDY_LEN    1
#define I2S4_TX_TDM2_SRCDN_RDY_OFFSET 21
#define I2S4_TX_TDM1_SRCDN_RDY_LEN    1
#define I2S4_TX_TDM1_SRCDN_RDY_OFFSET 20
#define I2S2_TX_R_SRCDN_RDY_LEN    1
#define I2S2_TX_R_SRCDN_RDY_OFFSET 19
#define I2S2_TX_L_SRCDN_RDY_LEN    1
#define I2S2_TX_L_SRCDN_RDY_OFFSET 18
#define I2S2_RX_R_SRCDN_RDY_LEN    1
#define I2S2_RX_R_SRCDN_RDY_OFFSET 17
#define I2S2_RX_L_SRCDN_RDY_LEN    1
#define I2S2_RX_L_SRCDN_RDY_OFFSET 16
#define MDM_5G_R_UP_SRCDN_RDY_LEN    1
#define MDM_5G_R_UP_SRCDN_RDY_OFFSET 15
#define MDM_5G_L_UP_SRCDN_RDY_LEN    1
#define MDM_5G_L_UP_SRCDN_RDY_OFFSET 14
#define MIC4_UP_SRCDN_RDY_LEN    1
#define MIC4_UP_SRCDN_RDY_OFFSET 13
#define MIC3_UP_SRCDN_RDY_LEN    1
#define MIC3_UP_SRCDN_RDY_OFFSET 12
#define VOICE_R_UP_SRCDN_RDY_LEN    1
#define VOICE_R_UP_SRCDN_RDY_OFFSET 11
#define VOICE_L_UP_SRCDN_RDY_LEN    1
#define VOICE_L_UP_SRCDN_RDY_OFFSET 10
#define AUDIO_R_UP_SRCDN_RDY_LEN    1
#define AUDIO_R_UP_SRCDN_RDY_OFFSET 9
#define AUDIO_L_UP_SRCDN_RDY_LEN    1
#define AUDIO_L_UP_SRCDN_RDY_OFFSET 8
#define DACR_R_SRCUP_RDY_LEN    1
#define DACR_R_SRCUP_RDY_OFFSET 7
#define DACL_L_SRCUP_RDY_LEN    1
#define DACL_L_SRCUP_RDY_OFFSET 6
#define I2S2_RX_R_SRCUP_RDY_LEN    1
#define I2S2_RX_R_SRCUP_RDY_OFFSET 5
#define I2S2_RX_L_SRCUP_RDY_LEN    1
#define I2S2_RX_L_SRCUP_RDY_OFFSET 4
#define AUDIO_R_DN_SRCUP_RDY_LEN    1
#define AUDIO_R_DN_SRCUP_RDY_OFFSET 3
#define AUDIO_L_DN_SRCUP_RDY_LEN    1
#define AUDIO_L_DN_SRCUP_RDY_OFFSET 2
#define CODEC3_R_DN_SRCUP_RDY_LEN    1
#define CODEC3_R_DN_SRCUP_RDY_OFFSET 1
#define CODEC3_L_DN_SRCUP_RDY_LEN    1
#define CODEC3_L_DN_SRCUP_RDY_OFFSET 0
#define FS_CTRL0_REG                  (PAGE_SOCCODEC + 0x118)
#define FS_INFR_DLINK_LEN    3
#define FS_INFR_DLINK_OFFSET 26
#define FS_ULTR_R_DN_AFIFO_LEN    2
#define FS_ULTR_R_DN_AFIFO_OFFSET 24
#define FS_ULTR_L_DN_AFIFO_LEN    2
#define FS_ULTR_L_DN_AFIFO_OFFSET 22
#define FS_AUDIO_R_DN_AFIFO_LEN    2
#define FS_AUDIO_R_DN_AFIFO_OFFSET 20
#define FS_AUDIO_L_DN_AFIFO_LEN    2
#define FS_AUDIO_L_DN_AFIFO_OFFSET 18
#define FS_CODEC3_R_DN_AFIFO_LEN    3
#define FS_CODEC3_R_DN_AFIFO_OFFSET 15
#define FS_CODEC3_L_DN_AFIFO_LEN    3
#define FS_CODEC3_L_DN_AFIFO_OFFSET 12
#define FS_SPA_4_UP_AFIFO_LEN    3
#define FS_SPA_4_UP_AFIFO_OFFSET 9
#define FS_SPA_3_UP_AFIFO_LEN    3
#define FS_SPA_3_UP_AFIFO_OFFSET 6
#define FS_SPA_2_UP_AFIFO_LEN    3
#define FS_SPA_2_UP_AFIFO_OFFSET 3
#define FS_SPA_1_UP_AFIFO_LEN    3
#define FS_SPA_1_UP_AFIFO_OFFSET 0
#define FS_CTRL1_REG                  (PAGE_SOCCODEC + 0x11C)
#define FS_AUDIO_R_UPLINK_LEN    2
#define FS_AUDIO_R_UPLINK_OFFSET 30
#define FS_AUDIO_L_UPLINK_LEN    2
#define FS_AUDIO_L_UPLINK_OFFSET 28
#define FS_INFR_R_UP_AFIFO_LEN    2
#define FS_INFR_R_UP_AFIFO_OFFSET 26
#define FS_INFR_L_UP_AFIFO_LEN    2
#define FS_INFR_L_UP_AFIFO_OFFSET 24
#define FS_MDM_5G_R_UP_AFIFO_LEN    3
#define FS_MDM_5G_R_UP_AFIFO_OFFSET 21
#define FS_MDM_5G_L_UP_AFIFO_LEN    3
#define FS_MDM_5G_L_UP_AFIFO_OFFSET 18
#define FS_MDM_5G_R_DN_AFIFO_LEN    3
#define FS_MDM_5G_R_DN_AFIFO_OFFSET 15
#define FS_MDM_5G_L_DN_AFIFO_LEN    3
#define FS_MDM_5G_L_DN_AFIFO_OFFSET 12
#define FS_MIC4_UP_AFIFO_LEN    3
#define FS_MIC4_UP_AFIFO_OFFSET 9
#define FS_MIC3_UP_AFIFO_LEN    3
#define FS_MIC3_UP_AFIFO_OFFSET 6
#define FS_VOICE_R_UP_AFIFO_LEN    3
#define FS_VOICE_R_UP_AFIFO_OFFSET 3
#define FS_VOICE_L_UP_AFIFO_LEN    3
#define FS_VOICE_L_UP_AFIFO_OFFSET 0
#define FS_CTRL2_REG                  (PAGE_SOCCODEC + 0x120)
#define FS_MDM_5G_R_UP_PGA_LEN    3
#define FS_MDM_5G_R_UP_PGA_OFFSET 29
#define FS_MDM_5G_L_UP_PGA_LEN    3
#define FS_MDM_5G_L_UP_PGA_OFFSET 26
#define FS_MIC4_UP_PGA_LEN    3
#define FS_MIC4_UP_PGA_OFFSET 23
#define FS_MIC3_UP_PGA_LEN    3
#define FS_MIC3_UP_PGA_OFFSET 20
#define FS_VOICE_R_UP_PGA_LEN    3
#define FS_VOICE_R_UP_PGA_OFFSET 17
#define FS_VOICE_L_UP_PGA_LEN    3
#define FS_VOICE_L_UP_PGA_OFFSET 14
#define FS_AUDIO_R_UP_PGA_LEN    2
#define FS_AUDIO_R_UP_PGA_OFFSET 12
#define FS_AUDIO_L_UP_PGA_LEN    2
#define FS_AUDIO_L_UP_PGA_OFFSET 10
#define FS_AUDIO_R_DN_PGA_LEN    2
#define FS_AUDIO_R_DN_PGA_OFFSET 8
#define FS_AUDIO_L_DN_PGA_LEN    2
#define FS_AUDIO_L_DN_PGA_OFFSET 6
#define FS_CODEC3_R_DN_PGA_LEN    3
#define FS_CODEC3_R_DN_PGA_OFFSET 3
#define FS_CODEC3_L_DN_PGA_LEN    3
#define FS_CODEC3_L_DN_PGA_OFFSET 0
#define FS_CTRL3_REG                  (PAGE_SOCCODEC + 0x124)
#define FS_I2S2_RX_L_SRCUP_DOUT_LEN    3
#define FS_I2S2_RX_L_SRCUP_DOUT_OFFSET 29
#define FS_I2S2_RX_L_SRCUP_DIN_LEN    3
#define FS_I2S2_RX_L_SRCUP_DIN_OFFSET 26
#define FS_AUDIO_R_DN_SRCUP_DOUT_LEN    2
#define FS_AUDIO_R_DN_SRCUP_DOUT_OFFSET 24
#define FS_AUDIO_R_DN_SRCUP_DIN_LEN    2
#define FS_AUDIO_R_DN_SRCUP_DIN_OFFSET 22
#define FS_AUDIO_L_DN_SRCUP_DOUT_LEN    2
#define FS_AUDIO_L_DN_SRCUP_DOUT_OFFSET 20
#define FS_AUDIO_L_DN_SRCUP_DIN_LEN    2
#define FS_AUDIO_L_DN_SRCUP_DIN_OFFSET 18
#define FS_CODEC3_R_DN_SRCUP_DOUT_LEN    3
#define FS_CODEC3_R_DN_SRCUP_DOUT_OFFSET 15
#define FS_CODEC3_R_DN_SRCUP_DIN_LEN    3
#define FS_CODEC3_R_DN_SRCUP_DIN_OFFSET 12
#define FS_CODEC3_L_DN_SRCUP_DOUT_LEN    3
#define FS_CODEC3_L_DN_SRCUP_DOUT_OFFSET 9
#define FS_CODEC3_L_DN_SRCUP_DIN_LEN    3
#define FS_CODEC3_L_DN_SRCUP_DIN_OFFSET 6
#define FS_I2S2_RX_R_PGA_LEN    3
#define FS_I2S2_RX_R_PGA_OFFSET 3
#define FS_I2S2_RX_L_PGA_LEN    3
#define FS_I2S2_RX_L_PGA_OFFSET 0
#define FS_CTRL4_REG                  (PAGE_SOCCODEC + 0x128)
#define FS_VOICE_UP_R_SRCDN_DOUT_LEN    3
#define FS_VOICE_UP_R_SRCDN_DOUT_OFFSET 29
#define FS_VOICE_UP_R_SRCDN_DIN_LEN    2
#define FS_VOICE_UP_R_SRCDN_DIN_OFFSET 27
#define FS_VOICE_UP_L_SRCDN_DOUT_LEN    3
#define FS_VOICE_UP_L_SRCDN_DOUT_OFFSET 24
#define FS_VOICE_UP_L_SRCDN_DIN_LEN    2
#define FS_VOICE_UP_L_SRCDN_DIN_OFFSET 22
#define FS_AUDIO_UP_R_SRCDN_DOUT_LEN    2
#define FS_AUDIO_UP_R_SRCDN_DOUT_OFFSET 20
#define FS_AUDIO_UP_R_SRCDN_DIN_LEN    2
#define FS_AUDIO_UP_R_SRCDN_DIN_OFFSET 18
#define FS_AUDIO_UP_L_SRCDN_DOUT_LEN    2
#define FS_AUDIO_UP_L_SRCDN_DOUT_OFFSET 16
#define FS_AUDIO_UP_L_SRCDN_DIN_LEN    2
#define FS_AUDIO_UP_L_SRCDN_DIN_OFFSET 14
#define FS_DACR_MIXER4_SRCUP_DOUT_LEN    2
#define FS_DACR_MIXER4_SRCUP_DOUT_OFFSET 12
#define FS_DACR_MIXER4_SRCUP_DIN_LEN    2
#define FS_DACR_MIXER4_SRCUP_DIN_OFFSET 10
#define FS_DACL_MIXER4_SRCUP_DOUT_LEN    2
#define FS_DACL_MIXER4_SRCUP_DOUT_OFFSET 8
#define FS_DACL_MIXER4_SRCUP_DIN_LEN    2
#define FS_DACL_MIXER4_SRCUP_DIN_OFFSET 6
#define FS_I2S2_RX_R_SRCUP_DOUT_LEN    3
#define FS_I2S2_RX_R_SRCUP_DOUT_OFFSET 3
#define FS_I2S2_RX_R_SRCUP_DIN_LEN    3
#define FS_I2S2_RX_R_SRCUP_DIN_OFFSET 0
#define FS_CTRL5_REG                  (PAGE_SOCCODEC + 0x12C)
#define FS_I2S2_RX_L_SRCDN_DOUT_LEN    3
#define FS_I2S2_RX_L_SRCDN_DOUT_OFFSET 27
#define FS_I2S2_RX_L_SRCDN_DIN_LEN    3
#define FS_I2S2_RX_L_SRCDN_DIN_OFFSET 24
#define FS_MDM_5G_R_SRCDN_DOUT_LEN    3
#define FS_MDM_5G_R_SRCDN_DOUT_OFFSET 21
#define FS_MDM_5G_R_SRCDN_DIN_LEN    3
#define FS_MDM_5G_R_SRCDN_DIN_OFFSET 18
#define FS_MDM_5G_L_SRCDN_DOUT_LEN    3
#define FS_MDM_5G_L_SRCDN_DOUT_OFFSET 15
#define FS_MDM_5G_L_SRCDN_DIN_LEN    3
#define FS_MDM_5G_L_SRCDN_DIN_OFFSET 12
#define FS_MIC4_SRCDN_DOUT_LEN    3
#define FS_MIC4_SRCDN_DOUT_OFFSET 9
#define FS_MIC4_SRCDN_DIN_LEN    3
#define FS_MIC4_SRCDN_DIN_OFFSET 6
#define FS_MIC3_SRCDN_DOUT_LEN    3
#define FS_MIC3_SRCDN_DOUT_OFFSET 3
#define FS_MIC3_SRCDN_DIN_LEN    3
#define FS_MIC3_SRCDN_DIN_OFFSET 0
#define FS_CTRL6_REG                  (PAGE_SOCCODEC + 0x130)
#define FS_DACRS_MIXER2_LEN    2
#define FS_DACRS_MIXER2_OFFSET 30
#define FS_DACLS_MIXER2_LEN    2
#define FS_DACLS_MIXER2_OFFSET 28
#define FS_DACR_MIXER4_LEN    2
#define FS_DACR_MIXER4_OFFSET 26
#define FS_DACL_MIXER4_LEN    2
#define FS_DACL_MIXER4_OFFSET 24
#define FS_I2S4_TDM4_SRCDN_DOUT_LEN    2
#define FS_I2S4_TDM4_SRCDN_DOUT_OFFSET 22
#define FS_I2S4_TDM3_SRCDN_DOUT_LEN    2
#define FS_I2S4_TDM3_SRCDN_DOUT_OFFSET 20
#define FS_I2S4_TDM2_SRCDN_DOUT_LEN    2
#define FS_I2S4_TDM2_SRCDN_DOUT_OFFSET 18
#define FS_I2S4_TDM1_SRCDN_DOUT_LEN    2
#define FS_I2S4_TDM1_SRCDN_DOUT_OFFSET 16
#define FS_I2S2_TX_R_SRCDN_DOUT_LEN    3
#define FS_I2S2_TX_R_SRCDN_DOUT_OFFSET 13
#define FS_I2S2_TX_R_SRCDN_DIN_LEN    2
#define FS_I2S2_TX_R_SRCDN_DIN_OFFSET 11
#define FS_I2S2_TX_L_SRCDN_DOUT_LEN    3
#define FS_I2S2_TX_L_SRCDN_DOUT_OFFSET 8
#define FS_I2S2_TX_L_SRCDN_DIN_LEN    2
#define FS_I2S2_TX_L_SRCDN_DIN_OFFSET 6
#define FS_I2S2_RX_R_SRCDN_DOUT_LEN    3
#define FS_I2S2_RX_R_SRCDN_DOUT_OFFSET 3
#define FS_I2S2_RX_R_SRCDN_DIN_LEN    3
#define FS_I2S2_RX_R_SRCDN_DIN_OFFSET 0
#define FS_CTRL7_REG                  (PAGE_SOCCODEC + 0x134)
#define FS_S4_TDM_LEN    2
#define FS_S4_TDM_OFFSET 5
#define FS_S1_TDM_LEN    2
#define FS_S1_TDM_OFFSET 3
#define FS_I2S2_TX_MIXER2_LEN    3
#define FS_I2S2_TX_MIXER2_OFFSET 0
#define CODEC_DIN_MUX0_REG            (PAGE_SOCCODEC + 0x138)
#define MIC5_DIN_SEL_LEN    4
#define MIC5_DIN_SEL_OFFSET 28
#define MIC4_DIN_SEL_LEN    2
#define MIC4_DIN_SEL_OFFSET 26
#define MIC3_DIN_SEL_LEN    2
#define MIC3_DIN_SEL_OFFSET 24
#define VO_UP_R_DIN_SEL_LEN    3
#define VO_UP_R_DIN_SEL_OFFSET 21
#define VO_UP_L_DIN_SEL_LEN    3
#define VO_UP_L_DIN_SEL_OFFSET 18
#define AU_UP_R_DIN_SEL_LEN    3
#define AU_UP_R_DIN_SEL_OFFSET 15
#define AU_UP_L_DIN_SEL_LEN    3
#define AU_UP_L_DIN_SEL_OFFSET 12
#define ADC4_DIN_SEL_LEN    1
#define ADC4_DIN_SEL_OFFSET 11
#define ADC3_DIN_SEL_LEN    1
#define ADC3_DIN_SEL_OFFSET 10
#define ADC2_DIN_SEL_LEN    1
#define ADC2_DIN_SEL_OFFSET 9
#define ADC1_DIN_SEL_LEN    1
#define ADC1_DIN_SEL_OFFSET 8
#define SIDETONE_PGA_DIN_SEL_LEN    3
#define SIDETONE_PGA_DIN_SEL_OFFSET 5
#define I2S2_TX_R_SEL_LEN    1
#define I2S2_TX_R_SEL_OFFSET 4
#define I2S1_TX_R_SEL_LEN    2
#define I2S1_TX_R_SEL_OFFSET 2
#define I2S1_TX_L_SEL_LEN    2
#define I2S1_TX_L_SEL_OFFSET 0
#define CODEC_DIN_MUX1_REG            (PAGE_SOCCODEC + 0x13C)
#define BT_TX_SRCDN_DIN_SEL_LEN    1
#define BT_TX_SRCDN_DIN_SEL_OFFSET 17
#define INFR_TO_SIF_DOUT_SEL_LEN    1
#define INFR_TO_SIF_DOUT_SEL_OFFSET 16
#define MDM_5G_R_AFIFO_DIN_SEL_LEN    1
#define MDM_5G_R_AFIFO_DIN_SEL_OFFSET 15
#define MDM_5G_L_AFIFO_DIN_SEL_LEN    1
#define MDM_5G_L_AFIFO_DIN_SEL_OFFSET 14
#define BM_DACR_SIF_DIN_SEL_LEN    1
#define BM_DACR_SIF_DIN_SEL_OFFSET 13
#define BM_DACL_SIF_DIN_SEL_LEN    1
#define BM_DACL_SIF_DIN_SEL_OFFSET 12
#define BM_I2S1_TDM_TX_R_DIN_SEL_LEN    1
#define BM_I2S1_TDM_TX_R_DIN_SEL_OFFSET 11
#define BM_I2S1_TDM_TX_L_DIN_SEL_LEN    1
#define BM_I2S1_TDM_TX_L_DIN_SEL_OFFSET 10
#define MDM_5G_UP_R_DIN_SEL_LEN    4
#define MDM_5G_UP_R_DIN_SEL_OFFSET 6
#define MDM_5G_UP_L_DIN_SEL_LEN    4
#define MDM_5G_UP_L_DIN_SEL_OFFSET 2
#define MIC6_DIN_SEL_LEN    2
#define MIC6_DIN_SEL_OFFSET 0
#define CODEC_ADC1_DC_OFFSET_REG      (PAGE_SOCCODEC + 0x140)
#define ADC1_DC_OFFSET_LEN    24
#define ADC1_DC_OFFSET_OFFSET 0
#define CODEC_ADC2_DC_OFFSET_REG      (PAGE_SOCCODEC + 0x144)
#define ADC2_DC_OFFSET_LEN    24
#define ADC2_DC_OFFSET_OFFSET 0
#define CODEC_ADC3_DC_OFFSET_REG      (PAGE_SOCCODEC + 0x148)
#define ADC3_DC_OFFSET_LEN    24
#define ADC3_DC_OFFSET_OFFSET 0
#define CODEC_ADC4_DC_OFFSET_REG      (PAGE_SOCCODEC + 0x150)
#define ADC4_DC_OFFSET_LEN    24
#define ADC4_DC_OFFSET_OFFSET 0
#define CODEC_ADC5_DC_OFFSET_REG      (PAGE_SOCCODEC + 0x154)
#define ADC5_DC_OFFSET_LEN    24
#define ADC5_DC_OFFSET_OFFSET 0
#define MEM_CTRL_S_REG                (PAGE_SOCCODEC + 0x158)
#define MEM_CTRL_S_LEN    26
#define MEM_CTRL_S_OFFSET 0
#define MEM_CTRL_1W2R_REG             (PAGE_SOCCODEC + 0x15C)
#define MEM_CTRL_1W2R_LEN    16
#define MEM_CTRL_1W2R_OFFSET 0
#define ADC_CTRL_HPF_REG              (PAGE_SOCCODEC + 0x160)
#define ADC5_HPF_BYPASS_EN_LEN    1
#define ADC5_HPF_BYPASS_EN_OFFSET 4
#define ADC4_HPF_BYPASS_EN_LEN    1
#define ADC4_HPF_BYPASS_EN_OFFSET 3
#define ADC3_HPF_BYPASS_EN_LEN    1
#define ADC3_HPF_BYPASS_EN_OFFSET 2
#define ADC2_HPF_BYPASS_EN_LEN    1
#define ADC2_HPF_BYPASS_EN_OFFSET 1
#define ADC1_HPF_BYPASS_EN_LEN    1
#define ADC1_HPF_BYPASS_EN_OFFSET 0

#define R_RST_CTRLEN                  (PAGE_ASPCFG + 0x0)
#define RST_EN_CODEC_N 9

#define R_RST_CTRLDIS                 (PAGE_ASPCFG + 0x4)
#define RST_DISEN_CODEC_N 9

#define R_GATE_EN                     (PAGE_ASPCFG + 0xC)
#define GT_CODEC_CLK 3

#define R_CODEC_DMA_SEL               (PAGE_ASPCFG + 0x218)
#define CODEC_DMA_SEL 17

#define IOC_IOMG_095                  (PAGE_IOC + 0x17C)
#define IOC_IOMG_096                  (PAGE_IOC + 0x180)
#define IOC_IOMG_097                  (PAGE_IOC + 0x184)
#define IOC_IOMG_098                  (PAGE_IOC + 0x188)
#define IOC_IOMG_099                  (PAGE_IOC + 0x18c)
#define IOC_IOMG_100                  (PAGE_IOC + 0x190)
#define IOC_IOMG_101                  (PAGE_IOC + 0x194)
#define IOC_IOMG_102                  (PAGE_IOC + 0x198)
#define IOC_IOMG_103                  (PAGE_IOC + 0x19c)
#define IOC_IOMG_104                  (PAGE_IOC + 0x1a0)
#define IOC_IOMG_105                  (PAGE_IOC + 0x1a4)
#define IOC_IOMG_106                  (PAGE_IOC + 0x1a8)

#define IOC_IOMG_SE_22                (PAGE_AO_IOC + 0x758)
#define IOC_IOMG_SE_23                (PAGE_AO_IOC + 0x75c)
#define IOC_IOMG_SE_24                (PAGE_AO_IOC + 0x760)
#define IOC_IOMG_SE_25                (PAGE_AO_IOC + 0x764)

#endif
