# Smart Traffic Light Controller â€“ VLSI Project

## ğŸ“Œ Overview
This project implements a **Smart Traffic Light Controller** using **Verilog HDL** on FPGA.  
It uses a **Finite State Machine (FSM)** to control North-South and East-West lanes, supports **pedestrian requests**, and adapts to **traffic density**.

## âš™ï¸ Features
- FSM-based traffic light sequencing (Green â†’ Yellow â†’ Red).
- Dynamic green extension based on traffic density.
- Safe pedestrian walk signal integration.
- Synthesizable on Xilinx FPGA boards (Basys3 / Nexys A7).
- Fully verified with a Verilog testbench.

## ğŸ—‚ï¸ Repository Structure
- `src/` â†’ Verilog source files.
- `tb/` â†’ Testbenches for simulation.
- `docs/` â†’ FSM diagram and documentation.

## â–¶ï¸ How to Run
1. Open the project in **Xilinx ISE / Vivado**.
2. Add `traffic_light_controller.v` (source).
3. Add `tb_traffic_light.v` (testbench).
4. Run simulation â†’ Observe waveforms and monitor logs.
5. Synthesize & implement on FPGA board for real-time demo.

## ğŸ“Š FSM State Diagram
(Add an image later showing NS Green â†’ NS Yellow â†’ All Red â†’ EW Green â†’ ...)

## ğŸ”§ Tools Used
- Language: **Verilog HDL**
- Simulator: **ModelSim / Vivado Simulator**
- FPGA: **Xilinx Basys3 / Nexys A7**

## ğŸ“œ License
This project is open-source under the MIT License.
