0.7
2020.1
May 27 2020
20:09:33
C:/Users/asali/vivado/CS223-Project/CS223-Project.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sim_1/new/topDesignTB.sv,1608756303,systemVerilog,,,,topDesignTB,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/AND2.sv,1608820269,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/alu.sv,,AND3,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/alu.sv,1608855256,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/aludec.sv,,alu,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/aludec.sv,1608729879,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/controller.sv,,aludec,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/controller.sv,1608845156,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/datamem.sv,,controller,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/datamem.sv,1608820654,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/datapath.sv,,datamem,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/datapath.sv,1608854873,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/debounce.sv,,datapath,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/debounce.sv,1608742611,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/instmem.sv,,debounce,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/instmem.sv,1608855617,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/maindec.sv,,instmem,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/maindec.sv,1608754977,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mips.sv,,maindec,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mips.sv,1608754971,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv,,mips,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv,1608730206,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/regfile.sv,,mux2,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/regfile.sv,1608748653,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/sevseg_4digit.sv,,regfile,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/sevseg_4digit.sv,1608742746,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/top.sv,,SevSeg_4digit,,,,,,,,
C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/top.sv,1608756751,systemVerilog,,C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sim_1/new/topDesignTB.sv,,top,,,,,,,,
