5 12 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd signed4.vcd -o signed4.cdd -v signed4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" signed4.v 8 21 1
3 0 foo "main.f" signed4.v 25 33 1
2 1 31 b000b 2 0 1008 0 0 32 48 3 0
2 2 31 9000c 2 23 1008 0 1 1 18 0 1 0 0 0 0 a
2 3 31 50005 0 1 1410 0 0 1 1 b
2 4 31 5000c 3 36 a 2 3
1 a 1 29 60018 1 0 3 0 4 49 f f 0 0 0 0
1 b 2 31 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 4 f 4 4
3 1 main.$u0 "main.$u0" signed4.v 0 19 1
