

================================================================
== Vitis HLS Report for 'makeThirdPatch'
================================================================
* Date:           Sat Jul 27 22:50:45 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.868 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_makePatch_alignedToLine_fu_493              |makePatch_alignedToLine              |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_getShadows_fu_516                           |getShadows                           |      334|      334|   1.670 us|   1.670 us|  334|  334|     none|
        |grp_delete_patch_fu_532                         |delete_patch                         |        ?|        ?|          ?|          ?|    ?|    ?|     none|
        |grp_straightLineProjectorFromLayerIJtoK_fu_544  |straightLineProjectorFromLayerIJtoK  |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_straightLineProjectorFromLayerIJtoK_fu_558  |straightLineProjectorFromLayerIJtoK  |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- thirdPatch_loop  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2118|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        3|    32|    14913|    18189|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      830|    -|
|Register             |        -|     -|     1672|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|    32|    16585|    21137|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     3|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+----+-------+-------+-----+
    |              Instance              |          Module         | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------+-------------------------+---------+----+-------+-------+-----+
    |grp_delete_patch_fu_532             |delete_patch             |        0|   0|    174|    988|    0|
    |grp_getShadows_fu_516               |getShadows               |        0|  16|   2858|   2402|    0|
    |grp_makePatch_alignedToLine_fu_493  |makePatch_alignedToLine  |        3|  16|  11881|  14799|    0|
    +------------------------------------+-------------------------+---------+----+-------+-------+-----+
    |Total                               |                         |        3|  32|  14913|  18189|    0|
    +------------------------------------+-------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1009_fu_1152_p2                   |         +|   0|  0|  16|           9|           2|
    |add_ln1015_1_fu_1200_p2                 |         +|   0|  0|  12|           5|           2|
    |add_ln1015_fu_1167_p2                   |         +|   0|  0|  16|           9|           2|
    |add_ln1019_fu_1207_p2                   |         +|   0|  0|  19|          12|           6|
    |add_ln1020_fu_1217_p2                   |         +|   0|  0|  19|          12|           5|
    |add_ln1021_fu_1227_p2                   |         +|   0|  0|  19|          12|           6|
    |add_ln1022_fu_1237_p2                   |         +|   0|  0|  19|          12|           5|
    |add_ln1068_fu_1440_p2                   |         +|   0|  0|  15|           8|           3|
    |add_ln918_fu_695_p2                     |         +|   0|  0|  19|          12|           6|
    |add_ln922_fu_751_p2                     |         +|   0|  0|  19|          12|           5|
    |add_ln927_fu_711_p2                     |         +|   0|  0|  19|          12|           6|
    |add_ln932_fu_721_p2                     |         +|   0|  0|  19|          12|           5|
    |add_ln940_fu_731_p2                     |         +|   0|  0|  19|          12|           6|
    |add_ln941_fu_741_p2                     |         +|   0|  0|  19|          12|           5|
    |add_ln942_fu_761_p2                     |         +|   0|  0|  19|          12|           6|
    |add_ln943_fu_771_p2                     |         +|   0|  0|  19|          12|           5|
    |loopCounter_2_fu_1048_p2                |         +|   0|  0|  39|          32|           1|
    |secondLastPatchIndex_fu_622_p2          |         +|   0|  0|  15|           8|           2|
    |shifted_Align_4_fu_1131_p2              |         +|   0|  0|  71|          64|          64|
    |grp_fu_586_p2                           |         -|   0|  0|  39|           1|          32|
    |horizontalShiftBottom_1_fu_1308_p2      |         -|   0|  0|  39|          32|          32|
    |horizontalShiftBottom_fu_958_p2         |         -|   0|  0|  39|          32|          32|
    |horizontalShiftTop_1_fu_1303_p2         |         -|   0|  0|  39|          32|          32|
    |horizontalShiftTop_fu_954_p2            |         -|   0|  0|  39|          32|          32|
    |ret_10_fu_898_p2                        |         -|   0|  0|  40|          33|          33|
    |ret_11_fu_1334_p2                       |         -|   0|  0|  40|          33|          33|
    |ret_12_fu_1342_p2                       |         -|   0|  0|  40|          33|          33|
    |ret_13_fu_1372_p2                       |         -|   0|  0|  40|          33|          33|
    |ret_14_fu_1380_p2                       |         -|   0|  0|  40|          33|          33|
    |ret_9_fu_851_p2                         |         -|   0|  0|  40|          33|          33|
    |ret_fu_810_p2                           |         -|   0|  0|  40|          33|          33|
    |shifted_Align_3_fu_1125_p2              |         -|   0|  0|  71|          64|          64|
    |sub_ln1019_fu_1194_p2                   |         -|   0|  0|  19|          12|          12|
    |sub_ln918_fu_684_p2                     |         -|   0|  0|  19|          12|          12|
    |sub_ln927_fu_653_p2                     |         -|   0|  0|  19|          12|          12|
    |and_ln1064_fu_1429_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln919_fu_705_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln929_fu_863_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln989_1_fu_1101_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln989_2_fu_1062_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln989_fu_1095_p2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_on_subcall_done        |       and|   0|  0|   2|           1|           1|
    |ap_block_state48_on_subcall_done        |       and|   0|  0|   2|           1|           1|
    |lnot_fu_1011_p2                         |       and|   0|  0|   2|           1|           1|
    |grp_fu_574_p2                           |      icmp|   0|  0|  20|          32|          32|
    |grp_fu_580_p2                           |      icmp|   0|  0|  20|          32|          32|
    |grp_fu_592_p2                           |      icmp|   0|  0|  20|          32|           1|
    |grp_fu_597_p2                           |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln1054_fu_1417_p2                  |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln1066_fu_1434_p2                  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln878_2_fu_816_p2                  |      icmp|   0|  0|  20|          33|           8|
    |icmp_ln878_4_fu_904_p2                  |      icmp|   0|  0|  20|          33|           8|
    |icmp_ln878_5_fu_1107_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_6_fu_1325_p2                 |      icmp|   0|  0|  20|          32|          24|
    |icmp_ln878_7_fu_1347_p2                 |      icmp|   0|  0|  20|          33|          33|
    |icmp_ln878_8_fu_1385_p2                 |      icmp|   0|  0|  20|          33|          33|
    |icmp_ln886_3_fu_857_p2                  |      icmp|   0|  0|  20|          33|           6|
    |icmp_ln886_5_fu_982_p2                  |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln886_6_fu_1423_p2                 |      icmp|   0|  0|  20|          32|          24|
    |icmp_ln905_fu_617_p2                    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln989_1_fu_1078_p2                 |      icmp|   0|  0|  19|          31|           1|
    |icmp_ln989_fu_1037_p2                   |      icmp|   0|  0|  19|          31|           1|
    |phitmp3_fu_885_p2                       |      icmp|   0|  0|  20|          32|          29|
    |phitmp4_fu_838_p2                       |      icmp|   0|  0|  20|          32|          29|
    |phitmp5_fu_926_p2                       |      icmp|   0|  0|  20|          32|          29|
    |phitmp_fu_797_p2                        |      icmp|   0|  0|  20|          32|          29|
    |ap_predicate_op352_call_state48         |        or|   0|  0|   2|           1|           1|
    |or_ln989_1_fu_1043_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln989_2_fu_948_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln989_3_fu_1084_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln989_fu_932_p2                      |        or|   0|  0|   2|           1|           1|
    |shiftOriginal_1_fu_999_p2               |        or|   0|  0|   2|           1|           1|
    |complementary_topL_jL_V_3_fu_1268_p3    |    select|   0|  0|  32|           1|          32|
    |complementary_topL_jR_V_4_fu_1282_p3    |    select|   0|  0|  32|           1|          32|
    |complementary_topR_jL_V_3_fu_1261_p3    |    select|   0|  0|  32|           1|          32|
    |complementary_topR_jR_V_4_fu_1275_p3    |    select|   0|  0|  32|           1|          32|
    |horizontalOverlapBottom_V_1_fu_1399_p3  |    select|   0|  0|  32|           1|          32|
    |horizontalOverlapTop_V_1_fu_1361_p3     |    select|   0|  0|  32|           1|          32|
    |newZtop_V_1_fu_1017_p3                  |    select|   0|  0|  32|           1|          32|
    |original_topL_jL_V_4_fu_1247_p3         |    select|   0|  0|  32|           1|          32|
    |original_topL_jR_V_3_fu_1296_p3         |    select|   0|  0|  32|           1|          32|
    |original_topR_jL_V_3_fu_1254_p3         |    select|   0|  0|  32|           1|          32|
    |original_topR_jR_V_3_fu_1289_p3         |    select|   0|  0|  32|           1|          32|
    |secondLastPatchIndex_1_fu_627_p3        |    select|   0|  0|   8|           1|           1|
    |select_ln180_4_fu_830_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln180_5_fu_877_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln180_6_fu_918_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln180_fu_789_p3                  |    select|   0|  0|  32|           1|          32|
    |select_ln534_fu_1113_p3                 |    select|   0|  0|  32|           1|          32|
    |shifted_Align_1_fu_988_p3               |    select|   0|  0|  32|           1|          32|
    |shifted_Align_5_fu_1137_p3              |    select|   0|  0|  63|           1|          64|
    |shifted_Align_fu_970_p3                 |    select|   0|  0|  32|           1|          32|
    |cmp_i_i297_not_fu_1005_p2               |       xor|   0|  0|   2|           1|           2|
    |shiftOriginal_fu_976_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln989_fu_1089_p2                    |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|2118|        1436|        1656|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+-----+-----------+-----+-----------+
    |                        Name                        | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------+-----+-----------+-----+-----------+
    |agg_tmp210_0_reg_482                                |    9|          2|   32|         64|
    |ap_NS_fsm                                           |  213|         49|    1|         49|
    |complementary_topL_jL_V_1_reg_395                   |    9|          2|   32|         64|
    |complementary_topL_jR_V_reg_375                     |    9|          2|   32|         64|
    |complementary_topR_jL_V_1_reg_385                   |    9|          2|   32|         64|
    |complementary_topR_jR_V_reg_345                     |    9|          2|   32|         64|
    |empty_83_reg_276                                    |    9|          2|    1|          2|
    |empty_84_reg_291                                    |    9|          2|    1|          2|
    |empty_85_reg_303                                    |    9|          2|    1|          2|
    |empty_86_reg_327                                    |    9|          2|   32|         64|
    |empty_87_reg_336                                    |    9|          2|   32|         64|
    |empty_reg_264                                       |    9|          2|    1|          2|
    |grp_delete_patch_fu_532_index                       |   14|          3|    9|         27|
    |grp_getShadows_fu_516_wp_parameters_offset          |   20|          4|    5|         20|
    |grp_getShadows_fu_516_wp_superpoints                |   20|          4|    9|         36|
    |grp_straightLineProjectorFromLayerIJtoK_fu_544_z_i  |   43|          8|   32|        256|
    |grp_straightLineProjectorFromLayerIJtoK_fu_544_z_j  |   20|          4|   32|        128|
    |horizontalOverlapBottom_V_fu_116                    |    9|          2|   32|         64|
    |horizontalOverlapTop_V_fu_120                       |    9|          2|   32|         64|
    |loopCounter_reg_460                                 |    9|          2|   32|         64|
    |n_patches_o                                         |   14|          3|    8|         24|
    |n_patches_o_ap_vld                                  |   14|          3|    1|          3|
    |newZtop_V_reg_425                                   |    9|          2|   32|         64|
    |original_topL_jL_V_reg_355                          |    9|          2|   32|         64|
    |original_topL_jR_V_1_reg_415                        |    9|          2|   32|         64|
    |original_topR_jL_V_1_reg_365                        |    9|          2|   32|         64|
    |original_topR_jR_V_1_reg_405                        |    9|          2|   32|         64|
    |patches_parameters_address0                         |   65|         12|   12|        144|
    |patches_parameters_address1                         |   37|          7|   12|         84|
    |patches_parameters_ce0                              |   26|          5|    1|          5|
    |patches_parameters_ce1                              |   20|          4|    1|          4|
    |patches_parameters_d0                               |   20|          4|   32|        128|
    |patches_parameters_we0                              |   20|          4|    1|          4|
    |patches_parameters_we1                              |    9|          2|    1|          2|
    |patches_superpoints_address0                        |   20|          4|   12|         48|
    |patches_superpoints_ce0                             |   20|          4|    1|          4|
    |patches_superpoints_ce1                             |    9|          2|    1|          2|
    |patches_superpoints_d0                              |   14|          3|   64|        192|
    |patches_superpoints_we0                             |   14|          3|    1|          3|
    |phi_ln166_reg_472                                   |    9|          2|   32|         64|
    |ppl_assign_0_reg_317                                |    9|          2|   32|         64|
    |shifted_Align_2_reg_451                             |    9|          2|   64|        128|
    +----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                               |  830|        176|  848|       2387|
    +----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1009_reg_1763                                          |   9|   0|    9|          0|
    |add_ln1015_1_reg_1786                                        |   5|   0|    5|          0|
    |add_ln1015_reg_1773                                          |   9|   0|    9|          0|
    |agg_tmp210_0_reg_482                                         |  32|   0|   32|          0|
    |and_ln1064_reg_1898                                          |   1|   0|    1|          0|
    |and_ln919_reg_1540                                           |   1|   0|    1|          0|
    |and_ln929_reg_1616                                           |   1|   0|    1|          0|
    |and_ln989_1_reg_1748                                         |   1|   0|    1|          0|
    |and_ln989_2_reg_1744                                         |   1|   0|    1|          0|
    |ap_CS_fsm                                                    |  48|   0|   48|          0|
    |complementary_topL_jL_V_1_reg_395                            |  32|   0|   32|          0|
    |complementary_topL_jL_V_3_reg_1831                           |  32|   0|   32|          0|
    |complementary_topL_jL_V_reg_1674                             |  32|   0|   32|          0|
    |complementary_topL_jR_V_3_reg_1625                           |  32|   0|   32|          0|
    |complementary_topL_jR_V_4_reg_1843                           |  32|   0|   32|          0|
    |complementary_topL_jR_V_reg_375                              |  32|   0|   32|          0|
    |complementary_topR_jL_V_1_reg_385                            |  32|   0|   32|          0|
    |complementary_topR_jL_V_3_reg_1825                           |  32|   0|   32|          0|
    |complementary_topR_jL_V_reg_1669                             |  32|   0|   32|          0|
    |complementary_topR_jR_V_3_reg_1609                           |  32|   0|   32|          0|
    |complementary_topR_jR_V_4_reg_1837                           |  32|   0|   32|          0|
    |complementary_topR_jR_V_reg_345                              |  32|   0|   32|          0|
    |empty_83_reg_276                                             |   1|   0|    1|          0|
    |empty_84_reg_291                                             |   1|   0|    1|          0|
    |empty_85_reg_303                                             |   1|   0|    1|          0|
    |empty_86_reg_327                                             |  32|   0|   32|          0|
    |empty_87_reg_336                                             |  32|   0|   32|          0|
    |empty_reg_264                                                |   1|   0|    1|          0|
    |grp_delete_patch_fu_532_ap_start_reg                         |   1|   0|    1|          0|
    |grp_getShadows_fu_516_ap_start_reg                           |   1|   0|    1|          0|
    |grp_makePatch_alignedToLine_fu_493_ap_start_reg              |   1|   0|    1|          0|
    |grp_straightLineProjectorFromLayerIJtoK_fu_544_ap_start_reg  |   1|   0|    1|          0|
    |grp_straightLineProjectorFromLayerIJtoK_fu_558_ap_start_reg  |   1|   0|    1|          0|
    |horizontalOverlapBottom_V_fu_116                             |  32|   0|   32|          0|
    |horizontalOverlapTop_V_fu_120                                |  32|   0|   32|          0|
    |horizontalShiftBottom_1_reg_1867                             |  32|   0|   32|          0|
    |horizontalShiftTop_1_reg_1862                                |  32|   0|   32|          0|
    |icmp_ln1066_reg_1902                                         |   1|   0|    1|          0|
    |icmp_ln878_2_reg_1600                                        |   1|   0|    1|          0|
    |icmp_ln878_4_reg_1636                                        |   1|   0|    1|          0|
    |icmp_ln886_2_reg_1596                                        |   1|   0|    1|          0|
    |icmp_ln886_4_reg_1632                                        |   1|   0|    1|          0|
    |lnot_reg_1718                                                |   1|   0|    1|          0|
    |loopCounter_2_reg_1739                                       |  32|   0|   32|          0|
    |loopCounter_reg_460                                          |  32|   0|   32|          0|
    |makeHorizontallyShiftedPatch_reg_437                         |   1|   0|    1|          0|
    |newZtop_V_1_reg_1723                                         |  32|   0|   32|          0|
    |newZtop_V_reg_425                                            |  32|   0|   32|          0|
    |or_ln989_1_reg_1735                                          |   1|   0|    1|          0|
    |or_ln989_2_reg_1664                                          |   1|   0|    1|          0|
    |or_ln989_reg_1659                                            |   1|   0|    1|          0|
    |original_topL_jL_V_3_reg_1589                                |  32|   0|   32|          0|
    |original_topL_jL_V_4_reg_1811                                |  32|   0|   32|          0|
    |original_topL_jL_V_reg_355                                   |  32|   0|   32|          0|
    |original_topL_jR_V_1_reg_415                                 |  32|   0|   32|          0|
    |original_topL_jR_V_3_reg_1856                                |  32|   0|   32|          0|
    |original_topR_jL_V_1_reg_365                                 |  32|   0|   32|          0|
    |original_topR_jL_V_3_reg_1818                                |  32|   0|   32|          0|
    |original_topR_jL_V_reg_1533                                  |  32|   0|   32|          0|
    |original_topR_jR_V_1_reg_405                                 |  32|   0|   32|          0|
    |original_topR_jR_V_3_reg_1849                                |  32|   0|   32|          0|
    |patches_parameters_addr_12_reg_1569                          |   9|   0|   12|          3|
    |patches_parameters_addr_13_reg_1549                          |   9|   0|   12|          3|
    |patches_parameters_addr_14_reg_1554                          |   9|   0|   12|          3|
    |patches_parameters_addr_15_reg_1559                          |   9|   0|   12|          3|
    |patches_parameters_addr_16_reg_1564                          |   9|   0|   12|          3|
    |patches_parameters_addr_17_reg_1574                          |   9|   0|   12|          3|
    |patches_parameters_addr_18_reg_1579                          |   9|   0|   12|          3|
    |phi_ln166_reg_472                                            |  32|   0|   32|          0|
    |ppl_assign1_reg_1768                                         |  32|   0|   32|          0|
    |ppl_assign_0_reg_317                                         |  32|   0|   32|          0|
    |reg_602                                                      |   8|   0|    8|          0|
    |sext_ln215_16_reg_1872                                       |  33|   0|   33|          0|
    |sext_ln215_17_reg_1877                                       |  33|   0|   33|          0|
    |sext_ln215_18_reg_1882                                       |  33|   0|   33|          0|
    |sext_ln215_19_reg_1887                                       |  33|   0|   33|          0|
    |shiftOriginal_1_reg_1704                                     |   1|   0|    1|          0|
    |shifted_Align_2_reg_451                                      |  64|   0|   64|          0|
    |shifted_Align_5_reg_1752                                     |  64|   0|   64|          0|
    |sub_ln1019_reg_1778                                          |   9|   0|   12|          3|
    |sub_ln918_reg_1497                                           |   9|   0|   12|          3|
    |sub_ln927_reg_1484                                           |   9|   0|   12|          3|
    |trunc_ln918_reg_1492                                         |   5|   0|    5|          0|
    |trunc_ln927_reg_1473                                         |   5|   0|    5|          0|
    |trunc_ln957_1_reg_1757                                       |  32|   0|   32|          0|
    |zext_ln1068_reg_1906                                         |   8|   0|    9|          1|
    |zext_ln915_reg_1479                                          |   8|   0|    9|          1|
    |zext_ln916_reg_1505                                          |   8|   0|    9|          1|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |1672|   0| 1705|         33|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------+-----+-----+------------+----------------------+--------------+
|                        RTL Ports                        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                                                   |   in|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|ap_rst                                                   |   in|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|ap_start                                                 |   in|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|ap_done                                                  |  out|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|ap_idle                                                  |  out|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|ap_ready                                                 |  out|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din1   |  out|   32|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din2   |  out|   32|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din3   |  out|    3|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din4   |  out|    3|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_din5   |  out|    3|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_dout0  |   in|   32|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_ce     |  out|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_start  |  out|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_ready  |   in|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_done   |   in|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1635_p_idle   |   in|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din1   |  out|   32|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din2   |  out|   32|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din3   |  out|    3|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din4   |  out|    3|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_din5   |  out|    3|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_dout0  |   in|   32|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_ce     |  out|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_start  |  out|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_ready  |   in|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_done   |   in|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|grp_straightLineProjectorFromLayerIJtoK_fu_1644_p_idle   |   in|    1|  ap_ctrl_hs|        makeThirdPatch|  return value|
|n_patches_i                                              |   in|    8|     ap_ovld|             n_patches|       pointer|
|n_patches_o                                              |  out|    8|     ap_ovld|             n_patches|       pointer|
|n_patches_o_ap_vld                                       |  out|    1|     ap_ovld|             n_patches|       pointer|
|GDn_points_address0                                      |  out|    3|   ap_memory|            GDn_points|         array|
|GDn_points_ce0                                           |  out|    1|   ap_memory|            GDn_points|         array|
|GDn_points_q0                                            |   in|   32|   ap_memory|            GDn_points|         array|
|patches_superpoints_address0                             |  out|   12|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_ce0                                  |  out|    1|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_we0                                  |  out|    1|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_d0                                   |  out|   64|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_q0                                   |   in|   64|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_address1                             |  out|   12|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_ce1                                  |  out|    1|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_q1                                   |   in|   64|   ap_memory|   patches_superpoints|         array|
|lastPatchIndex                                           |   in|    8|     ap_none|        lastPatchIndex|        scalar|
|z_top_min                                                |   in|   32|     ap_none|             z_top_min|        scalar|
|z_top_max                                                |   in|   32|     ap_none|             z_top_max|        scalar|
|complementary_apexZ0                                     |   in|   32|     ap_none|  complementary_apexZ0|        scalar|
|apexZ0                                                   |   in|   32|     ap_none|                apexZ0|        scalar|
|ppl                                                      |   in|   32|     ap_none|                   ppl|        scalar|
|GDarrayDecoded_address0                                  |  out|   12|   ap_memory|        GDarrayDecoded|         array|
|GDarrayDecoded_ce0                                       |  out|    1|   ap_memory|        GDarrayDecoded|         array|
|GDarrayDecoded_q0                                        |   in|   32|   ap_memory|        GDarrayDecoded|         array|
|patches_parameters_address0                              |  out|   12|   ap_memory|    patches_parameters|         array|
|patches_parameters_ce0                                   |  out|    1|   ap_memory|    patches_parameters|         array|
|patches_parameters_we0                                   |  out|    1|   ap_memory|    patches_parameters|         array|
|patches_parameters_d0                                    |  out|   32|   ap_memory|    patches_parameters|         array|
|patches_parameters_q0                                    |   in|   32|   ap_memory|    patches_parameters|         array|
|patches_parameters_address1                              |  out|   12|   ap_memory|    patches_parameters|         array|
|patches_parameters_ce1                                   |  out|    1|   ap_memory|    patches_parameters|         array|
|patches_parameters_we1                                   |  out|    1|   ap_memory|    patches_parameters|         array|
|patches_parameters_d1                                    |  out|   32|   ap_memory|    patches_parameters|         array|
|patches_parameters_q1                                    |   in|   32|   ap_memory|    patches_parameters|         array|
+---------------------------------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 15 
12 --> 13 15 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 20 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 25 
22 --> 23 25 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 31 43 48 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 42 
40 --> 41 
41 --> 42 
42 --> 29 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 48 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%z_top_max_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_max"   --->   Operation 49 'read' 'z_top_max_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%z_top_min_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_min"   --->   Operation 50 'read' 'z_top_min_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lastPatchIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %lastPatchIndex"   --->   Operation 51 'read' 'lastPatchIndex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln927 = trunc i8 %lastPatchIndex_read" [patchMaker.cpp:927]   --->   Operation 52 'trunc' 'trunc_ln927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln915 = zext i8 %lastPatchIndex_read" [patchMaker.cpp:915]   --->   Operation 53 'zext' 'zext_ln915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.90ns)   --->   "%call_ln915 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln915, i32 %patches_parameters, i5 %trunc_ln927, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:915]   --->   Operation 54 'call' 'call_ln915' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln915 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln915, i32 %patches_parameters, i5 %trunc_ln927, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:915]   --->   Operation 55 'call' 'call_ln915' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 56 [1/1] (0.58ns)   --->   "%icmp_ln905 = icmp_eq  i8 %lastPatchIndex_read, i8 0" [patchMaker.cpp:905]   --->   Operation 56 'icmp' 'icmp_ln905' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.70ns)   --->   "%secondLastPatchIndex = add i8 %lastPatchIndex_read, i8 255" [patchMaker.cpp:911]   --->   Operation 57 'add' 'secondLastPatchIndex' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.30ns)   --->   "%secondLastPatchIndex_1 = select i1 %icmp_ln905, i8 0, i8 %secondLastPatchIndex" [patchMaker.cpp:905]   --->   Operation 58 'select' 'secondLastPatchIndex_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln927, i7 0" [patchMaker.cpp:927]   --->   Operation 59 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lastPatchIndex_read, i3 0" [patchMaker.cpp:927]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln927 = zext i11 %tmp_s" [patchMaker.cpp:927]   --->   Operation 61 'zext' 'zext_ln927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.74ns)   --->   "%sub_ln927 = sub i12 %tmp_cast, i12 %zext_ln927" [patchMaker.cpp:927]   --->   Operation 62 'sub' 'sub_ln927' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln918 = trunc i8 %secondLastPatchIndex_1" [patchMaker.cpp:918]   --->   Operation 63 'trunc' 'trunc_ln918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_27_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln918, i7 0" [patchMaker.cpp:918]   --->   Operation 64 'bitconcatenate' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %secondLastPatchIndex_1, i3 0" [patchMaker.cpp:918]   --->   Operation 65 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln918 = zext i11 %tmp_22" [patchMaker.cpp:918]   --->   Operation 66 'zext' 'zext_ln918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.74ns)   --->   "%sub_ln918 = sub i12 %tmp_27_cast, i12 %zext_ln918" [patchMaker.cpp:918]   --->   Operation 67 'sub' 'sub_ln918' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i8 %secondLastPatchIndex_1" [patchMaker.cpp:916]   --->   Operation 68 'zext' 'zext_ln916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.90ns)   --->   "%call_ln916 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln916, i32 %patches_parameters, i5 %trunc_ln918, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:916]   --->   Operation 69 'call' 'call_ln916' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln916 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln916, i32 %patches_parameters, i5 %trunc_ln918, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:916]   --->   Operation 70 'call' 'call_ln916' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.39>
ST_5 : Operation 71 [1/1] (0.74ns)   --->   "%add_ln918 = add i12 %sub_ln918, i12 36" [patchMaker.cpp:918]   --->   Operation 71 'add' 'add_ln918' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln918_1 = zext i12 %add_ln918" [patchMaker.cpp:918]   --->   Operation 72 'zext' 'zext_ln918_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln918_1" [patchMaker.cpp:918]   --->   Operation 73 'getelementptr' 'patches_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (1.64ns)   --->   "%original_topR_jL_V = load i12 %patches_parameters_addr" [patchMaker.cpp:918]   --->   Operation 74 'load' 'original_topR_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 75 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%complementary_apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %complementary_apexZ0"   --->   Operation 76 'read' 'complementary_apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (1.64ns)   --->   "%original_topR_jL_V = load i12 %patches_parameters_addr" [patchMaker.cpp:918]   --->   Operation 77 'load' 'original_topR_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_6 : Operation 78 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %original_topR_jL_V, i32 %complementary_apexZ0_read"   --->   Operation 78 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_slt  i32 %original_topR_jL_V, i32 %apexZ0_read"   --->   Operation 79 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.12ns)   --->   "%and_ln919 = and i1 %icmp_ln886, i1 %icmp_ln878" [patchMaker.cpp:919]   --->   Operation 80 'and' 'and_ln919' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.86>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl"   --->   Operation 81 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.74ns)   --->   "%add_ln927 = add i12 %sub_ln927, i12 42" [patchMaker.cpp:927]   --->   Operation 84 'add' 'add_ln927' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln927_1 = zext i12 %add_ln927" [patchMaker.cpp:927]   --->   Operation 85 'zext' 'zext_ln927_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%patches_parameters_addr_13 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln927_1" [patchMaker.cpp:927]   --->   Operation 86 'getelementptr' 'patches_parameters_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.74ns)   --->   "%add_ln932 = add i12 %sub_ln927, i12 30" [patchMaker.cpp:932]   --->   Operation 87 'add' 'add_ln932' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln932 = zext i12 %add_ln932" [patchMaker.cpp:932]   --->   Operation 88 'zext' 'zext_ln932' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%patches_parameters_addr_14 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln932" [patchMaker.cpp:932]   --->   Operation 89 'getelementptr' 'patches_parameters_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.74ns)   --->   "%add_ln940 = add i12 %sub_ln927, i12 36" [patchMaker.cpp:940]   --->   Operation 90 'add' 'add_ln940' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln940 = zext i12 %add_ln940" [patchMaker.cpp:940]   --->   Operation 91 'zext' 'zext_ln940' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%patches_parameters_addr_15 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln940" [patchMaker.cpp:940]   --->   Operation 92 'getelementptr' 'patches_parameters_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.74ns)   --->   "%add_ln941 = add i12 %sub_ln927, i12 24" [patchMaker.cpp:941]   --->   Operation 93 'add' 'add_ln941' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln941 = zext i12 %add_ln941" [patchMaker.cpp:941]   --->   Operation 94 'zext' 'zext_ln941' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%patches_parameters_addr_16 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln941" [patchMaker.cpp:941]   --->   Operation 95 'getelementptr' 'patches_parameters_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.74ns)   --->   "%add_ln922 = add i12 %sub_ln918, i12 24" [patchMaker.cpp:922]   --->   Operation 96 'add' 'add_ln922' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln922 = zext i12 %add_ln922" [patchMaker.cpp:922]   --->   Operation 97 'zext' 'zext_ln922' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%patches_parameters_addr_12 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln922" [patchMaker.cpp:922]   --->   Operation 98 'getelementptr' 'patches_parameters_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.74ns)   --->   "%add_ln942 = add i12 %sub_ln918, i12 42" [patchMaker.cpp:942]   --->   Operation 99 'add' 'add_ln942' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln942 = zext i12 %add_ln942" [patchMaker.cpp:942]   --->   Operation 100 'zext' 'zext_ln942' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%patches_parameters_addr_17 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln942" [patchMaker.cpp:942]   --->   Operation 101 'getelementptr' 'patches_parameters_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.74ns)   --->   "%add_ln943 = add i12 %sub_ln918, i12 30" [patchMaker.cpp:943]   --->   Operation 102 'add' 'add_ln943' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln943 = zext i12 %add_ln943" [patchMaker.cpp:943]   --->   Operation 103 'zext' 'zext_ln943' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%patches_parameters_addr_18 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln943" [patchMaker.cpp:943]   --->   Operation 104 'getelementptr' 'patches_parameters_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln919 = br i1 %and_ln919, void %._crit_edge, void" [patchMaker.cpp:919]   --->   Operation 105 'br' 'br_ln919' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 106 [4/4] (3.86ns)   --->   "%p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:920]   --->   Operation 106 'call' 'p_x_assign' <Predicate = (and_ln919)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 107 [3/4] (3.65ns)   --->   "%p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:920]   --->   Operation 107 'call' 'p_x_assign' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 108 [2/4] (3.65ns)   --->   "%p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:920]   --->   Operation 108 'call' 'p_x_assign' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.84>
ST_10 : Operation 109 [1/4] (1.10ns)   --->   "%p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:920]   --->   Operation 109 'call' 'p_x_assign' <Predicate = (and_ln919)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 110 [1/1] (0.88ns)   --->   "%sub_ln180 = sub i32 0, i32 %p_x_assign" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 110 'sub' 'sub_ln180' <Predicate = (and_ln919)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign, i32 31" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 111 'bitselect' 'tmp' <Predicate = (and_ln919)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%select_ln180 = select i1 %tmp, i32 %sub_ln180, i32 %p_x_assign" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 112 'select' 'select_ln180' <Predicate = (and_ln919)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.85ns) (out node of the LUT)   --->   "%phitmp = icmp_ugt  i32 %select_ln180, i32 299999999" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 113 'icmp' 'phitmp' <Predicate = (and_ln919)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 114 'br' 'br_ln0' <Predicate = (and_ln919)> <Delay = 0.38>
ST_10 : Operation 115 [2/2] (1.64ns)   --->   "%original_topL_jL_V_3 = load i12 %patches_parameters_addr_12" [patchMaker.cpp:922]   --->   Operation 115 'load' 'original_topL_jL_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 11 <SV = 10> <Delay = 3.40>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%empty = phi i1 %phitmp, void, i1 1, void" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 116 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/2] (1.64ns)   --->   "%original_topL_jL_V_3 = load i12 %patches_parameters_addr_12" [patchMaker.cpp:922]   --->   Operation 117 'load' 'original_topL_jL_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_11 : Operation 118 [1/1] (0.85ns)   --->   "%icmp_ln886_2 = icmp_sgt  i32 %original_topL_jL_V_3, i32 %complementary_apexZ0_read"   --->   Operation 118 'icmp' 'icmp_ln886_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln924 = br i1 %icmp_ln886_2, void %._crit_edge7, void" [patchMaker.cpp:924]   --->   Operation 119 'br' 'br_ln924' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %original_topL_jL_V_3"   --->   Operation 120 'sext' 'sext_ln215' <Predicate = (icmp_ln886_2)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i32 %apexZ0_read"   --->   Operation 121 'sext' 'sext_ln215_11' <Predicate = (icmp_ln886_2)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %sext_ln215_11"   --->   Operation 122 'sub' 'ret' <Predicate = (icmp_ln886_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.88ns)   --->   "%icmp_ln878_2 = icmp_slt  i33 %ret, i33 8589934492"   --->   Operation 123 'icmp' 'icmp_ln878_2' <Predicate = (icmp_ln886_2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 124 [1/1] (0.38ns)   --->   "%br_ln924 = br i1 %icmp_ln878_2, void %._crit_edge7, void" [patchMaker.cpp:924]   --->   Operation 124 'br' 'br_ln924' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 125 [4/4] (3.86ns)   --->   "%p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:925]   --->   Operation 125 'call' 'p_x_assign_5' <Predicate = (icmp_ln878_2)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 126 [3/4] (3.65ns)   --->   "%p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:925]   --->   Operation 126 'call' 'p_x_assign_5' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 127 [2/4] (3.65ns)   --->   "%p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:925]   --->   Operation 127 'call' 'p_x_assign_5' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.84>
ST_15 : Operation 128 [1/4] (1.10ns)   --->   "%p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:925]   --->   Operation 128 'call' 'p_x_assign_5' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 129 [1/1] (0.88ns)   --->   "%sub_ln180_4 = sub i32 0, i32 %p_x_assign_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 129 'sub' 'sub_ln180_4' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node phitmp4)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign_5, i32 31" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 130 'bitselect' 'tmp_25' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node phitmp4)   --->   "%select_ln180_4 = select i1 %tmp_25, i32 %sub_ln180_4, i32 %p_x_assign_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 131 'select' 'select_ln180_4' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.85ns) (out node of the LUT)   --->   "%phitmp4 = icmp_ugt  i32 %select_ln180_4, i32 299999999" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 132 'icmp' 'phitmp4' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge7"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 0.38>
ST_15 : Operation 134 [2/2] (1.64ns)   --->   "%complementary_topR_jR_V_3 = load i12 %patches_parameters_addr_13" [patchMaker.cpp:927]   --->   Operation 134 'load' 'complementary_topR_jR_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 16 <SV = 15> <Delay = 3.53>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%empty_83 = phi i1 %phitmp4, void, i1 1, void %._crit_edge, i1 1, void" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 135 'phi' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/2] (1.64ns)   --->   "%complementary_topR_jR_V_3 = load i12 %patches_parameters_addr_13" [patchMaker.cpp:927]   --->   Operation 136 'load' 'complementary_topR_jR_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln215_12 = sext i32 %complementary_topR_jR_V_3"   --->   Operation 137 'sext' 'sext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln215_13 = sext i32 %complementary_apexZ0_read"   --->   Operation 138 'sext' 'sext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.88ns)   --->   "%ret_9 = sub i33 %sext_ln215_12, i33 %sext_ln215_13"   --->   Operation 139 'sub' 'ret_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.88ns)   --->   "%icmp_ln886_3 = icmp_sgt  i33 %ret_9, i33 50"   --->   Operation 140 'icmp' 'icmp_ln886_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.85ns)   --->   "%icmp_ln878_3 = icmp_slt  i32 %complementary_topR_jR_V_3, i32 %apexZ0_read"   --->   Operation 141 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.12ns)   --->   "%and_ln929 = and i1 %icmp_ln886_3, i1 %icmp_ln878_3" [patchMaker.cpp:929]   --->   Operation 142 'and' 'and_ln929' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.86>
ST_17 : Operation 143 [1/1] (0.38ns)   --->   "%br_ln929 = br i1 %and_ln929, void %._crit_edge9, void" [patchMaker.cpp:929]   --->   Operation 143 'br' 'br_ln929' <Predicate = true> <Delay = 0.38>
ST_17 : Operation 144 [4/4] (3.86ns)   --->   "%p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:930]   --->   Operation 144 'call' 'p_x_assign_6' <Predicate = (and_ln929)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 145 [3/4] (3.65ns)   --->   "%p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:930]   --->   Operation 145 'call' 'p_x_assign_6' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 146 [2/4] (3.65ns)   --->   "%p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:930]   --->   Operation 146 'call' 'p_x_assign_6' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.84>
ST_20 : Operation 147 [1/4] (1.10ns)   --->   "%p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:930]   --->   Operation 147 'call' 'p_x_assign_6' <Predicate = (and_ln929)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 148 [1/1] (0.88ns)   --->   "%sub_ln180_5 = sub i32 0, i32 %p_x_assign_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 148 'sub' 'sub_ln180_5' <Predicate = (and_ln929)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node phitmp3)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign_6, i32 31" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 149 'bitselect' 'tmp_26' <Predicate = (and_ln929)> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node phitmp3)   --->   "%select_ln180_5 = select i1 %tmp_26, i32 %sub_ln180_5, i32 %p_x_assign_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 150 'select' 'select_ln180_5' <Predicate = (and_ln929)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 151 [1/1] (0.85ns) (out node of the LUT)   --->   "%phitmp3 = icmp_ugt  i32 %select_ln180_5, i32 299999999" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 151 'icmp' 'phitmp3' <Predicate = (and_ln929)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge9"   --->   Operation 152 'br' 'br_ln0' <Predicate = (and_ln929)> <Delay = 0.38>
ST_20 : Operation 153 [2/2] (1.64ns)   --->   "%complementary_topL_jR_V_3 = load i12 %patches_parameters_addr_14" [patchMaker.cpp:932]   --->   Operation 153 'load' 'complementary_topL_jR_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 21 <SV = 20> <Delay = 3.40>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%empty_84 = phi i1 %phitmp3, void, i1 1, void %._crit_edge7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 154 'phi' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/2] (1.64ns)   --->   "%complementary_topL_jR_V_3 = load i12 %patches_parameters_addr_14" [patchMaker.cpp:932]   --->   Operation 155 'load' 'complementary_topL_jR_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_21 : Operation 156 [1/1] (0.85ns)   --->   "%icmp_ln886_4 = icmp_sgt  i32 %complementary_topL_jR_V_3, i32 %complementary_apexZ0_read"   --->   Operation 156 'icmp' 'icmp_ln886_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln215_14 = sext i32 %complementary_topL_jR_V_3"   --->   Operation 157 'sext' 'sext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln934 = br i1 %icmp_ln886_4, void %._crit_edge10, void" [patchMaker.cpp:934]   --->   Operation 158 'br' 'br_ln934' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln215_15 = sext i32 %apexZ0_read"   --->   Operation 159 'sext' 'sext_ln215_15' <Predicate = (icmp_ln886_4)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.88ns)   --->   "%ret_10 = sub i33 %sext_ln215_14, i33 %sext_ln215_15"   --->   Operation 160 'sub' 'ret_10' <Predicate = (icmp_ln886_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (0.88ns)   --->   "%icmp_ln878_4 = icmp_slt  i33 %ret_10, i33 8589934492"   --->   Operation 161 'icmp' 'icmp_ln878_4' <Predicate = (icmp_ln886_4)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.86>
ST_22 : Operation 162 [1/1] (0.38ns)   --->   "%br_ln934 = br i1 %icmp_ln878_4, void %._crit_edge10, void" [patchMaker.cpp:934]   --->   Operation 162 'br' 'br_ln934' <Predicate = true> <Delay = 0.38>
ST_22 : Operation 163 [4/4] (3.86ns)   --->   "%p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:935]   --->   Operation 163 'call' 'p_x_assign_7' <Predicate = (icmp_ln878_4)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 164 [3/4] (3.65ns)   --->   "%p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:935]   --->   Operation 164 'call' 'p_x_assign_7' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 165 [2/4] (3.65ns)   --->   "%p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:935]   --->   Operation 165 'call' 'p_x_assign_7' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.86>
ST_25 : Operation 166 [1/4] (1.10ns)   --->   "%p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:935]   --->   Operation 166 'call' 'p_x_assign_7' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 167 [1/1] (0.88ns)   --->   "%sub_ln180_6 = sub i32 0, i32 %p_x_assign_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 167 'sub' 'sub_ln180_6' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign_7, i32 31" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 168 'bitselect' 'tmp_27' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%select_ln180_6 = select i1 %tmp_27, i32 %sub_ln180_6, i32 %p_x_assign_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 169 'select' 'select_ln180_6' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 170 [1/1] (0.85ns) (out node of the LUT)   --->   "%phitmp5 = icmp_ugt  i32 %select_ln180_6, i32 299999999" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 170 'icmp' 'phitmp5' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge10"   --->   Operation 171 'br' 'br_ln0' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 0.38>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%horizontalOverlapBottom_V = alloca i32 1"   --->   Operation 172 'alloca' 'horizontalOverlapBottom_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%horizontalOverlapTop_V = alloca i32 1"   --->   Operation 173 'alloca' 'horizontalOverlapTop_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [4/4] (3.86ns)   --->   "%z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:959]   --->   Operation 174 'call' 'z0_original_bCorner_V' <Predicate = true> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 175 [4/4] (3.53ns)   --->   "%z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:960]   --->   Operation 175 'call' 'z0_complementary_cCorner_V' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 176 [1/1] (0.12ns)   --->   "%or_ln989 = or i1 %empty, i1 %empty_84" [patchMaker.cpp:989]   --->   Operation 176 'or' 'or_ln989' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.38ns)   --->   "%store_ln989 = store i32 4293967296, i32 %horizontalOverlapTop_V" [patchMaker.cpp:989]   --->   Operation 177 'store' 'store_ln989' <Predicate = true> <Delay = 0.38>
ST_25 : Operation 178 [1/1] (0.38ns)   --->   "%store_ln989 = store i32 4293967296, i32 %horizontalOverlapBottom_V" [patchMaker.cpp:989]   --->   Operation 178 'store' 'store_ln989' <Predicate = true> <Delay = 0.38>

State 26 <SV = 25> <Delay = 3.65>
ST_26 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln989_2)   --->   "%empty_85 = phi i1 %phitmp5, void, i1 1, void %._crit_edge9, i1 1, void" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 179 'phi' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 180 [2/2] (1.64ns)   --->   "%complementary_topR_jL_V = load i12 %patches_parameters_addr_15" [patchMaker.cpp:940]   --->   Operation 180 'load' 'complementary_topR_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_26 : Operation 181 [2/2] (1.64ns)   --->   "%complementary_topL_jL_V = load i12 %patches_parameters_addr_16" [patchMaker.cpp:941]   --->   Operation 181 'load' 'complementary_topL_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_26 : Operation 182 [3/4] (3.65ns)   --->   "%z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:959]   --->   Operation 182 'call' 'z0_original_bCorner_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 183 [3/4] (3.65ns)   --->   "%z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:960]   --->   Operation 183 'call' 'z0_complementary_cCorner_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 184 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln989_2 = or i1 %empty_83, i1 %empty_85" [patchMaker.cpp:989]   --->   Operation 184 'or' 'or_ln989_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.65>
ST_27 : Operation 185 [1/2] (1.64ns)   --->   "%complementary_topR_jL_V = load i12 %patches_parameters_addr_15" [patchMaker.cpp:940]   --->   Operation 185 'load' 'complementary_topR_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_27 : Operation 186 [1/2] (1.64ns)   --->   "%complementary_topL_jL_V = load i12 %patches_parameters_addr_16" [patchMaker.cpp:941]   --->   Operation 186 'load' 'complementary_topL_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_27 : Operation 187 [2/2] (1.64ns)   --->   "%original_topR_jR_V = load i12 %patches_parameters_addr_17" [patchMaker.cpp:942]   --->   Operation 187 'load' 'original_topR_jR_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_27 : Operation 188 [2/2] (1.64ns)   --->   "%original_topL_jR_V = load i12 %patches_parameters_addr_18" [patchMaker.cpp:943]   --->   Operation 188 'load' 'original_topL_jR_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_27 : Operation 189 [2/4] (3.65ns)   --->   "%z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:959]   --->   Operation 189 'call' 'z0_original_bCorner_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 190 [2/4] (3.65ns)   --->   "%z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:960]   --->   Operation 190 'call' 'z0_complementary_cCorner_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.31>
ST_28 : Operation 191 [1/1] (0.88ns)   --->   "%horizontalShiftTop = sub i32 %original_topR_jL_V, i32 %complementary_topR_jR_V_3"   --->   Operation 191 'sub' 'horizontalShiftTop' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [1/1] (0.88ns)   --->   "%horizontalShiftBottom = sub i32 %original_topL_jL_V_3, i32 %complementary_topL_jR_V_3"   --->   Operation 192 'sub' 'horizontalShiftBottom' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [1/2] (1.64ns)   --->   "%original_topR_jR_V = load i12 %patches_parameters_addr_17" [patchMaker.cpp:942]   --->   Operation 193 'load' 'original_topR_jR_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_28 : Operation 194 [1/2] (1.64ns)   --->   "%original_topL_jR_V = load i12 %patches_parameters_addr_18" [patchMaker.cpp:943]   --->   Operation 194 'load' 'original_topL_jR_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_28 : Operation 195 [1/4] (1.10ns)   --->   "%z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:959]   --->   Operation 195 'call' 'z0_original_bCorner_V' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 196 [1/4] (1.10ns)   --->   "%z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:960]   --->   Operation 196 'call' 'z0_complementary_cCorner_V' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z0_original_bCorner_V, i32 31"   --->   Operation 197 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node shifted_Align_1)   --->   "%shifted_Align = select i1 %tmp_28, i32 %complementary_apexZ0_read, i32 %apexZ0_read" [patchMaker.cpp:963]   --->   Operation 198 'select' 'shifted_Align' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node shiftOriginal_1)   --->   "%shiftOriginal = xor i1 %tmp_28, i1 1" [patchMaker.cpp:963]   --->   Operation 199 'xor' 'shiftOriginal' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 200 [1/1] (0.85ns)   --->   "%icmp_ln886_5 = icmp_sgt  i32 %z0_complementary_cCorner_V, i32 0"   --->   Operation 200 'icmp' 'icmp_ln886_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 201 [1/1] (0.22ns) (out node of the LUT)   --->   "%shifted_Align_1 = select i1 %icmp_ln886_5, i32 %apexZ0_read, i32 %shifted_Align" [patchMaker.cpp:969]   --->   Operation 201 'select' 'shifted_Align_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln969 = sext i32 %shifted_Align_1" [patchMaker.cpp:969]   --->   Operation 202 'sext' 'sext_ln969' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%shiftOriginal_1 = or i1 %icmp_ln886_5, i1 %shiftOriginal" [patchMaker.cpp:969]   --->   Operation 203 'or' 'shiftOriginal_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node lnot)   --->   "%cmp_i_i297_not = xor i1 %icmp_ln886_5, i1 1"   --->   Operation 204 'xor' 'cmp_i_i297_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 205 [1/1] (0.12ns) (out node of the LUT)   --->   "%lnot = and i1 %tmp_28, i1 %cmp_i_i297_not"   --->   Operation 205 'and' 'lnot' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 206 [1/1] (0.22ns)   --->   "%newZtop_V_1 = select i1 %shiftOriginal_1, i32 %z_top_max_read, i32 %z_top_min_read" [patchMaker.cpp:969]   --->   Operation 206 'select' 'newZtop_V_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 207 [1/1] (0.38ns)   --->   "%br_ln989 = br void" [patchMaker.cpp:989]   --->   Operation 207 'br' 'br_ln989' <Predicate = true> <Delay = 0.38>

State 29 <SV = 28> <Delay = 2.64>
ST_29 : Operation 208 [1/1] (0.00ns)   --->   "%ppl_assign_0 = phi i32 %ppl_read, void %._crit_edge10, i32 %ppl_assign1, void" [patchMaker.cpp:1013]   --->   Operation 208 'phi' 'ppl_assign_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 209 [1/1] (0.00ns)   --->   "%empty_86 = phi i32 %horizontalShiftBottom, void %._crit_edge10, i32 %horizontalShiftBottom_1, void"   --->   Operation 209 'phi' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 210 [1/1] (0.00ns)   --->   "%empty_87 = phi i32 %horizontalShiftTop, void %._crit_edge10, i32 %horizontalShiftTop_1, void"   --->   Operation 210 'phi' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 211 [1/1] (0.00ns)   --->   "%complementary_topR_jR_V = phi i32 %complementary_topR_jR_V_3, void %._crit_edge10, i32 %complementary_topR_jR_V_4, void"   --->   Operation 211 'phi' 'complementary_topR_jR_V' <Predicate = (shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "%original_topL_jL_V = phi i32 %original_topL_jL_V_3, void %._crit_edge10, i32 %original_topL_jL_V_4, void"   --->   Operation 212 'phi' 'original_topL_jL_V' <Predicate = (!shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 213 [1/1] (0.00ns)   --->   "%original_topR_jL_V_1 = phi i32 %original_topR_jL_V, void %._crit_edge10, i32 %original_topR_jL_V_3, void"   --->   Operation 213 'phi' 'original_topR_jL_V_1' <Predicate = (!shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 214 [1/1] (0.00ns)   --->   "%complementary_topL_jR_V = phi i32 %complementary_topL_jR_V_3, void %._crit_edge10, i32 %complementary_topL_jR_V_4, void"   --->   Operation 214 'phi' 'complementary_topL_jR_V' <Predicate = (shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%complementary_topR_jL_V_1 = phi i32 %complementary_topR_jL_V, void %._crit_edge10, i32 %complementary_topR_jL_V_3, void"   --->   Operation 215 'phi' 'complementary_topR_jL_V_1' <Predicate = (shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (0.00ns)   --->   "%complementary_topL_jL_V_1 = phi i32 %complementary_topL_jL_V, void %._crit_edge10, i32 %complementary_topL_jL_V_3, void"   --->   Operation 216 'phi' 'complementary_topL_jL_V_1' <Predicate = (shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "%original_topR_jR_V_1 = phi i32 %original_topR_jR_V, void %._crit_edge10, i32 %original_topR_jR_V_3, void"   --->   Operation 217 'phi' 'original_topR_jR_V_1' <Predicate = (!shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "%original_topL_jR_V_1 = phi i32 %original_topL_jR_V, void %._crit_edge10, i32 %original_topL_jR_V_3, void"   --->   Operation 218 'phi' 'original_topL_jR_V_1' <Predicate = (!shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%newZtop_V = phi i32 0, void %._crit_edge10, i32 %newZtop_V_1, void"   --->   Operation 219 'phi' 'newZtop_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "%makeHorizontallyShiftedPatch = phi i1 0, void %._crit_edge10, i1 1, void"   --->   Operation 220 'phi' 'makeHorizontallyShiftedPatch' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 221 [1/1] (0.00ns)   --->   "%shifted_Align_2 = phi i64 %sext_ln969, void %._crit_edge10, i64 %shifted_Align_5, void"   --->   Operation 221 'phi' 'shifted_Align_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%loopCounter = phi i32 0, void %._crit_edge10, i32 %loopCounter_2, void"   --->   Operation 222 'phi' 'loopCounter' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln957 = trunc i64 %shifted_Align_2" [patchMaker.cpp:957]   --->   Operation 223 'trunc' 'trunc_ln957' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln957 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [patchMaker.cpp:957]   --->   Operation 224 'specloopname' 'specloopname_ln957' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_87, i32 1, i32 31" [patchMaker.cpp:989]   --->   Operation 225 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.84ns)   --->   "%icmp_ln989 = icmp_slt  i31 %tmp_29, i31 1" [patchMaker.cpp:989]   --->   Operation 226 'icmp' 'icmp_ln989' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 227 [1/1] (0.12ns)   --->   "%or_ln989_1 = or i1 %or_ln989, i1 %icmp_ln989" [patchMaker.cpp:989]   --->   Operation 227 'or' 'or_ln989_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 228 [1/1] (0.88ns)   --->   "%loopCounter_2 = add i32 %loopCounter, i32 1" [patchMaker.cpp:1059]   --->   Operation 228 'add' 'loopCounter_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%horizontalOverlapBottom_V_load = load i32 %horizontalOverlapBottom_V"   --->   Operation 229 'load' 'horizontalOverlapBottom_V_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%horizontalOverlapTop_V_load = load i32 %horizontalOverlapTop_V"   --->   Operation 230 'load' 'horizontalOverlapTop_V_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln989 = br i1 %or_ln989_1, void, void" [patchMaker.cpp:989]   --->   Operation 231 'br' 'br_ln989' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.85ns)   --->   "%icmp_ln890_2 = icmp_slt  i32 %horizontalOverlapTop_V_load, i32 1"   --->   Operation 232 'icmp' 'icmp_ln890_2' <Predicate = (!or_ln989_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 233 [1/1] (0.85ns)   --->   "%icmp_ln890_3 = icmp_slt  i32 %horizontalOverlapBottom_V_load, i32 1"   --->   Operation 233 'icmp' 'icmp_ln890_3' <Predicate = (!or_ln989_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 234 [1/1] (0.12ns)   --->   "%and_ln989_2 = and i1 %icmp_ln890_2, i1 %icmp_ln890_3" [patchMaker.cpp:989]   --->   Operation 234 'and' 'and_ln989_2' <Predicate = (!or_ln989_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln989 = br i1 %and_ln989_2, void %.loopexit, void %._crit_edge12" [patchMaker.cpp:989]   --->   Operation 235 'br' 'br_ln989' <Predicate = (!or_ln989_1)> <Delay = 0.00>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_86, i32 1, i32 31" [patchMaker.cpp:989]   --->   Operation 236 'partselect' 'tmp_31' <Predicate = (or_ln989_1)> <Delay = 0.00>
ST_29 : Operation 237 [1/1] (0.84ns)   --->   "%icmp_ln989_1 = icmp_slt  i31 %tmp_31, i31 1" [patchMaker.cpp:989]   --->   Operation 237 'icmp' 'icmp_ln989_1' <Predicate = (or_ln989_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln989_1)   --->   "%or_ln989_3 = or i1 %or_ln989_2, i1 %icmp_ln989_1" [patchMaker.cpp:989]   --->   Operation 238 'or' 'or_ln989_3' <Predicate = (or_ln989_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln989_1)   --->   "%xor_ln989 = xor i1 %or_ln989_3, i1 1" [patchMaker.cpp:989]   --->   Operation 239 'xor' 'xor_ln989' <Predicate = (or_ln989_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 240 [1/1] (0.85ns)   --->   "%icmp_ln890 = icmp_slt  i32 %horizontalOverlapBottom_V_load, i32 1"   --->   Operation 240 'icmp' 'icmp_ln890' <Predicate = (or_ln989_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln989_1)   --->   "%and_ln989 = and i1 %icmp_ln890, i1 %xor_ln989" [patchMaker.cpp:989]   --->   Operation 241 'and' 'and_ln989' <Predicate = (or_ln989_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 242 [1/1] (0.85ns)   --->   "%icmp_ln890_1 = icmp_slt  i32 %horizontalOverlapTop_V_load, i32 1"   --->   Operation 242 'icmp' 'icmp_ln890_1' <Predicate = (or_ln989_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln989_1 = and i1 %and_ln989, i1 %icmp_ln890_1" [patchMaker.cpp:989]   --->   Operation 243 'and' 'and_ln989_1' <Predicate = (or_ln989_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln989 = br i1 %and_ln989_1, void %.loopexit, void %._crit_edge12" [patchMaker.cpp:989]   --->   Operation 244 'br' 'br_ln989' <Predicate = (or_ln989_1)> <Delay = 0.00>
ST_29 : Operation 245 [1/1] (0.85ns)   --->   "%icmp_ln878_5 = icmp_slt  i32 %empty_87, i32 %empty_86"   --->   Operation 245 'icmp' 'icmp_ln878_5' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [1/1] (0.22ns)   --->   "%select_ln534 = select i1 %icmp_ln878_5, i32 %empty_86, i32 %empty_87"   --->   Operation 246 'select' 'select_ln534' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i32 %select_ln534"   --->   Operation 247 'sext' 'sext_ln534' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.00>
ST_29 : Operation 248 [1/1] (1.14ns)   --->   "%shifted_Align_3 = sub i64 %shifted_Align_2, i64 %sext_ln534" [patchMaker.cpp:999]   --->   Operation 248 'sub' 'shifted_Align_3' <Predicate = (or_ln989_1 & and_ln989_1 & shiftOriginal_1) | (!or_ln989_1 & and_ln989_2 & shiftOriginal_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 249 [1/1] (1.14ns)   --->   "%shifted_Align_4 = add i64 %shifted_Align_2, i64 %sext_ln534" [patchMaker.cpp:1003]   --->   Operation 249 'add' 'shifted_Align_4' <Predicate = (or_ln989_1 & and_ln989_1 & !shiftOriginal_1) | (!or_ln989_1 & and_ln989_2 & !shiftOriginal_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 250 [1/1] (0.41ns)   --->   "%shifted_Align_5 = select i1 %shiftOriginal_1, i64 %shifted_Align_3, i64 %shifted_Align_4" [patchMaker.cpp:997]   --->   Operation 250 'select' 'shifted_Align_5' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln957_1 = trunc i64 %shifted_Align_5" [patchMaker.cpp:957]   --->   Operation 251 'trunc' 'trunc_ln957_1' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.00>
ST_29 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln1007 = br i1 %makeHorizontallyShiftedPatch, void %._crit_edge15, void" [patchMaker.cpp:1007]   --->   Operation 252 'br' 'br_ln1007' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.00>
ST_29 : Operation 253 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1009]   --->   Operation 253 'read' 'n_patches_read' <Predicate = (or_ln989_1 & and_ln989_1 & makeHorizontallyShiftedPatch) | (!or_ln989_1 & and_ln989_2 & makeHorizontallyShiftedPatch)> <Delay = 0.00>
ST_29 : Operation 254 [1/1] (0.38ns)   --->   "%br_ln1062 = br i1 %makeHorizontallyShiftedPatch, void %.loopexit._crit_edge, void %.loopexit.thread" [patchMaker.cpp:1062]   --->   Operation 254 'br' 'br_ln1062' <Predicate = (or_ln989_1 & !and_ln989_1) | (!or_ln989_1 & !and_ln989_2)> <Delay = 0.38>

State 30 <SV = 29> <Delay = 1.79>
ST_30 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln1009 = zext i8 %n_patches_read" [patchMaker.cpp:1009]   --->   Operation 255 'zext' 'zext_ln1009' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (0.70ns)   --->   "%add_ln1009 = add i9 %zext_ln1009, i9 511" [patchMaker.cpp:1009]   --->   Operation 256 'add' 'add_ln1009' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 257 [2/2] (1.09ns)   --->   "%call_ln1009 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %add_ln1009, i32 %patches_parameters" [patchMaker.cpp:1009]   --->   Operation 257 'call' 'call_ln1009' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 258 [1/2] (0.00ns)   --->   "%call_ln1009 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %add_ln1009, i32 %patches_parameters" [patchMaker.cpp:1009]   --->   Operation 258 'call' 'call_ln1009' <Predicate = (makeHorizontallyShiftedPatch)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln1011 = br void %._crit_edge15" [patchMaker.cpp:1011]   --->   Operation 259 'br' 'br_ln1011' <Predicate = (makeHorizontallyShiftedPatch)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 260 [2/2] (0.00ns)   --->   "%ppl_assign1 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %trunc_ln957_1, i32 %newZtop_V_1, i32 %ppl_assign_0, i1 %lnot, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:1013]   --->   Operation 260 'call' 'ppl_assign1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 261 [1/2] (0.00ns)   --->   "%ppl_assign1 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %trunc_ln957_1, i32 %newZtop_V_1, i32 %ppl_assign_0, i1 %lnot, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:1013]   --->   Operation 261 'call' 'ppl_assign1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 2.61>
ST_34 : Operation 262 [1/1] (0.00ns)   --->   "%n_patches_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1015]   --->   Operation 262 'read' 'n_patches_read_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i8 %n_patches_read_2" [patchMaker.cpp:1015]   --->   Operation 263 'zext' 'zext_ln1015' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln1015 = trunc i8 %n_patches_read_2" [patchMaker.cpp:1015]   --->   Operation 264 'trunc' 'trunc_ln1015' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 265 [1/1] (0.70ns)   --->   "%add_ln1015 = add i9 %zext_ln1015, i9 511" [patchMaker.cpp:1015]   --->   Operation 265 'add' 'add_ln1015' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln1019 = trunc i9 %add_ln1015" [patchMaker.cpp:1019]   --->   Operation 266 'trunc' 'trunc_ln1019' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_29_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln1019, i7 0" [patchMaker.cpp:1019]   --->   Operation 267 'bitconcatenate' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln1015, i3 0" [patchMaker.cpp:1019]   --->   Operation 268 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (0.74ns)   --->   "%sub_ln1019 = sub i12 %tmp_29_cast, i12 %tmp_23" [patchMaker.cpp:1019]   --->   Operation 269 'sub' 'sub_ln1019' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 270 [1/1] (0.70ns)   --->   "%add_ln1015_1 = add i5 %trunc_ln1015, i5 31" [patchMaker.cpp:1015]   --->   Operation 270 'add' 'add_ln1015_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 271 [2/2] (1.90ns)   --->   "%call_ln1015 = call void @getShadows, i64 %patches_superpoints, i9 %add_ln1015, i32 %patches_parameters, i5 %add_ln1015_1, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:1015]   --->   Operation 271 'call' 'call_ln1015' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 272 [1/2] (0.00ns)   --->   "%call_ln1015 = call void @getShadows, i64 %patches_superpoints, i9 %add_ln1015, i32 %patches_parameters, i5 %add_ln1015_1, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:1015]   --->   Operation 272 'call' 'call_ln1015' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 2.39>
ST_36 : Operation 273 [1/1] (0.74ns)   --->   "%add_ln1019 = add i12 %sub_ln1019, i12 36" [patchMaker.cpp:1019]   --->   Operation 273 'add' 'add_ln1019' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1019 = zext i12 %add_ln1019" [patchMaker.cpp:1019]   --->   Operation 274 'zext' 'zext_ln1019' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "%patches_parameters_addr_19 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1019" [patchMaker.cpp:1019]   --->   Operation 275 'getelementptr' 'patches_parameters_addr_19' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 276 [1/1] (0.74ns)   --->   "%add_ln1020 = add i12 %sub_ln1019, i12 24" [patchMaker.cpp:1020]   --->   Operation 276 'add' 'add_ln1020' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1020 = zext i12 %add_ln1020" [patchMaker.cpp:1020]   --->   Operation 277 'zext' 'zext_ln1020' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 278 [1/1] (0.00ns)   --->   "%patches_parameters_addr_20 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1020" [patchMaker.cpp:1020]   --->   Operation 278 'getelementptr' 'patches_parameters_addr_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 279 [2/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr_19" [patchMaker.cpp:1019]   --->   Operation 279 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_36 : Operation 280 [2/2] (1.64ns)   --->   "%patches_parameters_load_13 = load i12 %patches_parameters_addr_20" [patchMaker.cpp:1020]   --->   Operation 280 'load' 'patches_parameters_load_13' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 37 <SV = 36> <Delay = 2.39>
ST_37 : Operation 281 [1/1] (0.74ns)   --->   "%add_ln1021 = add i12 %sub_ln1019, i12 42" [patchMaker.cpp:1021]   --->   Operation 281 'add' 'add_ln1021' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1021 = zext i12 %add_ln1021" [patchMaker.cpp:1021]   --->   Operation 282 'zext' 'zext_ln1021' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 283 [1/1] (0.00ns)   --->   "%patches_parameters_addr_21 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1021" [patchMaker.cpp:1021]   --->   Operation 283 'getelementptr' 'patches_parameters_addr_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 284 [1/1] (0.74ns)   --->   "%add_ln1022 = add i12 %sub_ln1019, i12 30" [patchMaker.cpp:1022]   --->   Operation 284 'add' 'add_ln1022' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1022 = zext i12 %add_ln1022" [patchMaker.cpp:1022]   --->   Operation 285 'zext' 'zext_ln1022' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 286 [1/1] (0.00ns)   --->   "%patches_parameters_addr_22 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1022" [patchMaker.cpp:1022]   --->   Operation 286 'getelementptr' 'patches_parameters_addr_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 287 [1/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr_19" [patchMaker.cpp:1019]   --->   Operation 287 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_37 : Operation 288 [1/2] (1.64ns)   --->   "%patches_parameters_load_13 = load i12 %patches_parameters_addr_20" [patchMaker.cpp:1020]   --->   Operation 288 'load' 'patches_parameters_load_13' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_37 : Operation 289 [2/2] (1.64ns)   --->   "%patches_parameters_load_14 = load i12 %patches_parameters_addr_21" [patchMaker.cpp:1021]   --->   Operation 289 'load' 'patches_parameters_load_14' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_37 : Operation 290 [2/2] (1.64ns)   --->   "%patches_parameters_load_15 = load i12 %patches_parameters_addr_22" [patchMaker.cpp:1022]   --->   Operation 290 'load' 'patches_parameters_load_15' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_37 : Operation 291 [1/1] (0.22ns)   --->   "%original_topL_jL_V_4 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_13, i32 %original_topL_jL_V" [patchMaker.cpp:1023]   --->   Operation 291 'select' 'original_topL_jL_V_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 292 [1/1] (0.22ns)   --->   "%original_topR_jL_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load, i32 %original_topR_jL_V_1" [patchMaker.cpp:1023]   --->   Operation 292 'select' 'original_topR_jL_V_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 293 [1/1] (0.22ns)   --->   "%complementary_topR_jL_V_3 = select i1 %shiftOriginal_1, i32 %complementary_topR_jL_V_1, i32 %patches_parameters_load" [patchMaker.cpp:1023]   --->   Operation 293 'select' 'complementary_topR_jL_V_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 294 [1/1] (0.22ns)   --->   "%complementary_topL_jL_V_3 = select i1 %shiftOriginal_1, i32 %complementary_topL_jL_V_1, i32 %patches_parameters_load_13" [patchMaker.cpp:1023]   --->   Operation 294 'select' 'complementary_topL_jL_V_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.75>
ST_38 : Operation 295 [1/2] (1.64ns)   --->   "%patches_parameters_load_14 = load i12 %patches_parameters_addr_21" [patchMaker.cpp:1021]   --->   Operation 295 'load' 'patches_parameters_load_14' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_38 : Operation 296 [1/2] (1.64ns)   --->   "%patches_parameters_load_15 = load i12 %patches_parameters_addr_22" [patchMaker.cpp:1022]   --->   Operation 296 'load' 'patches_parameters_load_15' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_38 : Operation 297 [1/1] (0.22ns)   --->   "%complementary_topR_jR_V_4 = select i1 %shiftOriginal_1, i32 %complementary_topR_jR_V, i32 %patches_parameters_load_14" [patchMaker.cpp:1023]   --->   Operation 297 'select' 'complementary_topR_jR_V_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 298 [1/1] (0.22ns)   --->   "%complementary_topL_jR_V_4 = select i1 %shiftOriginal_1, i32 %complementary_topL_jR_V, i32 %patches_parameters_load_15" [patchMaker.cpp:1023]   --->   Operation 298 'select' 'complementary_topL_jR_V_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 299 [1/1] (0.22ns)   --->   "%original_topR_jR_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_14, i32 %original_topR_jR_V_1" [patchMaker.cpp:1023]   --->   Operation 299 'select' 'original_topR_jR_V_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 300 [1/1] (0.22ns)   --->   "%original_topL_jR_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_15, i32 %original_topL_jR_V_1" [patchMaker.cpp:1023]   --->   Operation 300 'select' 'original_topL_jR_V_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 301 [1/1] (0.88ns)   --->   "%horizontalShiftTop_1 = sub i32 %original_topR_jL_V_3, i32 %complementary_topR_jR_V_4"   --->   Operation 301 'sub' 'horizontalShiftTop_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 302 [1/1] (0.88ns)   --->   "%horizontalShiftBottom_1 = sub i32 %original_topL_jL_V_4, i32 %complementary_topL_jR_V_4"   --->   Operation 302 'sub' 'horizontalShiftBottom_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.86>
ST_39 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln215_16 = sext i32 %original_topR_jL_V_3"   --->   Operation 303 'sext' 'sext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln215_17 = sext i32 %complementary_topR_jR_V_4"   --->   Operation 304 'sext' 'sext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln215_18 = sext i32 %original_topL_jL_V_4"   --->   Operation 305 'sext' 'sext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln215_19 = sext i32 %complementary_topL_jR_V_4"   --->   Operation 306 'sext' 'sext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln1035 = br i1 %shiftOriginal_1, void %.critedge, void" [patchMaker.cpp:1035]   --->   Operation 307 'br' 'br_ln1035' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 308 [4/4] (3.86ns)   --->   "%op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1035]   --->   Operation 308 'call' 'op_V' <Predicate = (shiftOriginal_1)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 3.65>
ST_40 : Operation 309 [3/4] (3.65ns)   --->   "%op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1035]   --->   Operation 309 'call' 'op_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 3.65>
ST_41 : Operation 310 [2/4] (3.65ns)   --->   "%op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1035]   --->   Operation 310 'call' 'op_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 2.37>
ST_42 : Operation 311 [1/4] (1.10ns)   --->   "%op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1035]   --->   Operation 311 'call' 'op_V' <Predicate = (shiftOriginal_1)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 312 [1/1] (0.85ns)   --->   "%icmp_ln878_6 = icmp_slt  i32 %op_V, i32 15000000"   --->   Operation 312 'icmp' 'icmp_ln878_6' <Predicate = (shiftOriginal_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln1035 = br i1 %icmp_ln878_6, void %.critedge, void" [patchMaker.cpp:1035]   --->   Operation 313 'br' 'br_ln1035' <Predicate = (shiftOriginal_1)> <Delay = 0.00>
ST_42 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln215_20 = sext i32 %complementary_topR_jL_V_3"   --->   Operation 314 'sext' 'sext_ln215_20' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 315 [1/1] (0.88ns)   --->   "%ret_11 = sub i33 %sext_ln215_20, i33 %sext_ln215_16"   --->   Operation 315 'sub' 'ret_11' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln215_21 = sext i32 %original_topR_jR_V_3"   --->   Operation 316 'sext' 'sext_ln215_21' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (0.88ns)   --->   "%ret_12 = sub i33 %sext_ln215_17, i33 %sext_ln215_21"   --->   Operation 317 'sub' 'ret_12' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 318 [1/1] (0.88ns)   --->   "%icmp_ln878_7 = icmp_slt  i33 %ret_11, i33 %ret_12"   --->   Operation 318 'icmp' 'icmp_ln878_7' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln1037 = trunc i33 %ret_12" [patchMaker.cpp:1037]   --->   Operation 319 'trunc' 'trunc_ln1037' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln1037_1 = trunc i33 %ret_11" [patchMaker.cpp:1037]   --->   Operation 320 'trunc' 'trunc_ln1037_1' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 321 [1/1] (0.22ns)   --->   "%horizontalOverlapTop_V_1 = select i1 %icmp_ln878_7, i32 %trunc_ln1037, i32 %trunc_ln1037_1" [patchMaker.cpp:1037]   --->   Operation 321 'select' 'horizontalOverlapTop_V_1' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln215_22 = sext i32 %complementary_topL_jL_V_3"   --->   Operation 322 'sext' 'sext_ln215_22' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (0.88ns)   --->   "%ret_13 = sub i33 %sext_ln215_22, i33 %sext_ln215_18"   --->   Operation 323 'sub' 'ret_13' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln215_23 = sext i32 %original_topL_jR_V_3"   --->   Operation 324 'sext' 'sext_ln215_23' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 325 [1/1] (0.88ns)   --->   "%ret_14 = sub i33 %sext_ln215_19, i33 %sext_ln215_23"   --->   Operation 325 'sub' 'ret_14' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 326 [1/1] (0.88ns)   --->   "%icmp_ln878_8 = icmp_slt  i33 %ret_13, i33 %ret_14"   --->   Operation 326 'icmp' 'icmp_ln878_8' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln1038 = trunc i33 %ret_14" [patchMaker.cpp:1038]   --->   Operation 327 'trunc' 'trunc_ln1038' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln1038_1 = trunc i33 %ret_13" [patchMaker.cpp:1038]   --->   Operation 328 'trunc' 'trunc_ln1038_1' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 329 [1/1] (0.22ns)   --->   "%horizontalOverlapBottom_V_1 = select i1 %icmp_ln878_8, i32 %trunc_ln1038, i32 %trunc_ln1038_1" [patchMaker.cpp:1038]   --->   Operation 329 'select' 'horizontalOverlapBottom_V_1' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 330 [1/1] (0.38ns)   --->   "%store_ln1042 = store i32 %horizontalOverlapTop_V_1, i32 %horizontalOverlapTop_V" [patchMaker.cpp:1042]   --->   Operation 330 'store' 'store_ln1042' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.38>
ST_42 : Operation 331 [1/1] (0.38ns)   --->   "%store_ln1042 = store i32 %horizontalOverlapBottom_V_1, i32 %horizontalOverlapBottom_V" [patchMaker.cpp:1042]   --->   Operation 331 'store' 'store_ln1042' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.38>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln1042 = br void %.critedge" [patchMaker.cpp:1042]   --->   Operation 332 'br' 'br_ln1042' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 333 [1/1] (0.85ns)   --->   "%icmp_ln1054 = icmp_sgt  i32 %loopCounter, i32 25" [patchMaker.cpp:1054]   --->   Operation 333 'icmp' 'icmp_ln1054' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln1054 = br i1 %icmp_ln1054, void, void %.loopexit.thread.loopexit" [patchMaker.cpp:1054]   --->   Operation 334 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln989 = br void" [patchMaker.cpp:989]   --->   Operation 335 'br' 'br_ln989' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_42 : Operation 336 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.loopexit.thread"   --->   Operation 336 'br' 'br_ln0' <Predicate = (icmp_ln1054)> <Delay = 0.38>

State 43 <SV = 42> <Delay = 3.86>
ST_43 : Operation 337 [1/1] (0.00ns)   --->   "%phi_ln166 = phi i32 %trunc_ln957, void %.loopexit, i32 %trunc_ln957_1, void %.loopexit.thread.loopexit"   --->   Operation 337 'phi' 'phi_ln166' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 338 [1/1] (0.00ns)   --->   "%agg_tmp210_0 = phi i32 %newZtop_V, void %.loopexit, i32 %newZtop_V_1, void %.loopexit.thread.loopexit"   --->   Operation 338 'phi' 'agg_tmp210_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 339 [4/4] (3.86ns)   --->   "%op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp210_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1064]   --->   Operation 339 'call' 'op_V_2' <Predicate = true> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 3.65>
ST_44 : Operation 340 [3/4] (3.65ns)   --->   "%op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp210_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1064]   --->   Operation 340 'call' 'op_V_2' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 3.65>
ST_45 : Operation 341 [2/4] (3.65ns)   --->   "%op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp210_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1064]   --->   Operation 341 'call' 'op_V_2' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 2.08>
ST_46 : Operation 342 [1/4] (1.10ns)   --->   "%op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp210_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1064]   --->   Operation 342 'call' 'op_V_2' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 343 [1/1] (0.85ns)   --->   "%icmp_ln886_6 = icmp_sgt  i32 %op_V_2, i32 15000000"   --->   Operation 343 'icmp' 'icmp_ln886_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 344 [1/1] (0.12ns)   --->   "%and_ln1064 = and i1 %icmp_ln886_6, i1 %shiftOriginal_1" [patchMaker.cpp:1064]   --->   Operation 344 'and' 'and_ln1064' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln1064 = br i1 %and_ln1064, void %.loopexit._crit_edge, void" [patchMaker.cpp:1064]   --->   Operation 345 'br' 'br_ln1064' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 346 [1/1] (0.00ns)   --->   "%n_patches_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1066]   --->   Operation 346 'read' 'n_patches_read_3' <Predicate = (and_ln1064)> <Delay = 0.00>
ST_46 : Operation 347 [1/1] (0.58ns)   --->   "%icmp_ln1066 = icmp_ugt  i8 %n_patches_read_3, i8 2" [patchMaker.cpp:1066]   --->   Operation 347 'icmp' 'icmp_ln1066' <Predicate = (and_ln1064)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln1066 = br i1 %icmp_ln1066, void %.loopexit._crit_edge, void" [patchMaker.cpp:1066]   --->   Operation 348 'br' 'br_ln1066' <Predicate = (and_ln1064)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 1.79>
ST_47 : Operation 349 [1/1] (0.70ns)   --->   "%add_ln1068 = add i8 %n_patches_read_3, i8 253" [patchMaker.cpp:1068]   --->   Operation 349 'add' 'add_ln1068' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln1068 = zext i8 %add_ln1068" [patchMaker.cpp:1068]   --->   Operation 350 'zext' 'zext_ln1068' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 351 [2/2] (1.09ns)   --->   "%call_ln1068 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read_3, i64 %patches_superpoints, i9 %zext_ln1068, i32 %patches_parameters" [patchMaker.cpp:1068]   --->   Operation 351 'call' 'call_ln1068' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 352 [1/2] (0.00ns)   --->   "%call_ln1068 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read_3, i64 %patches_superpoints, i9 %zext_ln1068, i32 %patches_parameters" [patchMaker.cpp:1068]   --->   Operation 352 'call' 'call_ln1068' <Predicate = (makeHorizontallyShiftedPatch & and_ln1064 & icmp_ln1066) | (or_ln989_1 & and_ln989_1 & and_ln1064 & icmp_ln1066) | (!or_ln989_1 & and_ln989_2 & and_ln1064 & icmp_ln1066)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln1069 = br void %.loopexit._crit_edge" [patchMaker.cpp:1069]   --->   Operation 353 'br' 'br_ln1069' <Predicate = (makeHorizontallyShiftedPatch & and_ln1064 & icmp_ln1066) | (or_ln989_1 & and_ln989_1 & and_ln1064 & icmp_ln1066) | (!or_ln989_1 & and_ln989_2 & and_ln1064 & icmp_ln1066)> <Delay = 0.00>
ST_48 : Operation 354 [1/1] (0.00ns)   --->   "%ret_ln1072 = ret" [patchMaker.cpp:1072]   --->   Operation 354 'ret' 'ret_ln1072' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ lastPatchIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_top_min]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_top_max]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ complementary_apexZ0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ apexZ0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ppl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GDarrayDecoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
z_top_max_read                 (read          ) [ 0011111111111111111111111111111111111111111000000]
z_top_min_read                 (read          ) [ 0011111111111111111111111111111111111111111000000]
lastPatchIndex_read            (read          ) [ 0011000000000000000000000000000000000000000000000]
trunc_ln927                    (trunc         ) [ 0011000000000000000000000000000000000000000000000]
zext_ln915                     (zext          ) [ 0010000000000000000000000000000000000000000000000]
call_ln915                     (call          ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln905                     (icmp          ) [ 0000000000000000000000000000000000000000000000000]
secondLastPatchIndex           (add           ) [ 0000000000000000000000000000000000000000000000000]
secondLastPatchIndex_1         (select        ) [ 0000000000000000000000000000000000000000000000000]
tmp_cast                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000]
tmp_s                          (bitconcatenate) [ 0000000000000000000000000000000000000000000000000]
zext_ln927                     (zext          ) [ 0000000000000000000000000000000000000000000000000]
sub_ln927                      (sub           ) [ 0000111100000000000000000000000000000000000000000]
trunc_ln918                    (trunc         ) [ 0000100000000000000000000000000000000000000000000]
tmp_27_cast                    (bitconcatenate) [ 0000000000000000000000000000000000000000000000000]
tmp_22                         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000]
zext_ln918                     (zext          ) [ 0000000000000000000000000000000000000000000000000]
sub_ln918                      (sub           ) [ 0000111100000000000000000000000000000000000000000]
zext_ln916                     (zext          ) [ 0000100000000000000000000000000000000000000000000]
call_ln916                     (call          ) [ 0000000000000000000000000000000000000000000000000]
add_ln918                      (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln918_1                   (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr        (getelementptr ) [ 0000001000000000000000000000000000000000000000000]
apexZ0_read                    (read          ) [ 0000000111111111111111111111100000000000000000000]
complementary_apexZ0_read      (read          ) [ 0000000111111111111111111111100000000000000000000]
original_topR_jL_V             (load          ) [ 0000000111111111111111111111111111111111111000000]
icmp_ln886                     (icmp          ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln878                     (icmp          ) [ 0000000000000000000000000000000000000000000000000]
and_ln919                      (and           ) [ 0000000111100000000000000000000000000000000000000]
ppl_read                       (read          ) [ 0000000011111111111111111111111111111111111000000]
specinterface_ln0              (specinterface ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 0000000000000000000000000000000000000000000000000]
add_ln927                      (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln927_1                   (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_13     (getelementptr ) [ 0000000011111111100000000000000000000000000000000]
add_ln932                      (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln932                     (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_14     (getelementptr ) [ 0000000011111111111111000000000000000000000000000]
add_ln940                      (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln940                     (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_15     (getelementptr ) [ 0000000011111111111111111111000000000000000000000]
add_ln941                      (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln941                     (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_16     (getelementptr ) [ 0000000011111111111111111111000000000000000000000]
add_ln922                      (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln922                     (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_12     (getelementptr ) [ 0000000011110000000000000000000000000000000000000]
add_ln942                      (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln942                     (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_17     (getelementptr ) [ 0000000011111111111111111111100000000000000000000]
add_ln943                      (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln943                     (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_18     (getelementptr ) [ 0000000011111111111111111111100000000000000000000]
br_ln919                       (br            ) [ 0000000111110000000000000000000000000000000000000]
p_x_assign                     (call          ) [ 0000000000000000000000000000000000000000000000000]
sub_ln180                      (sub           ) [ 0000000000000000000000000000000000000000000000000]
tmp                            (bitselect     ) [ 0000000000000000000000000000000000000000000000000]
select_ln180                   (select        ) [ 0000000000000000000000000000000000000000000000000]
phitmp                         (icmp          ) [ 0000000100110000000000000000000000000000000000000]
br_ln0                         (br            ) [ 0000000100110000000000000000000000000000000000000]
empty                          (phi           ) [ 0000000000011111111111111100000000000000000000000]
original_topL_jL_V_3           (load          ) [ 0000000000001111111111111111111111111111111000000]
icmp_ln886_2                   (icmp          ) [ 0000000000011111000000000000000000000000000000000]
br_ln924                       (br            ) [ 0000000000011111100000000000000000000000000000000]
sext_ln215                     (sext          ) [ 0000000000000000000000000000000000000000000000000]
sext_ln215_11                  (sext          ) [ 0000000000000000000000000000000000000000000000000]
ret                            (sub           ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln878_2                   (icmp          ) [ 0000000000001111000000000000000000000000000000000]
br_ln924                       (br            ) [ 0000000000011111100000000000000000000000000000000]
p_x_assign_5                   (call          ) [ 0000000000000000000000000000000000000000000000000]
sub_ln180_4                    (sub           ) [ 0000000000000000000000000000000000000000000000000]
tmp_25                         (bitselect     ) [ 0000000000000000000000000000000000000000000000000]
select_ln180_4                 (select        ) [ 0000000000000000000000000000000000000000000000000]
phitmp4                        (icmp          ) [ 0000000000011001100000000000000000000000000000000]
br_ln0                         (br            ) [ 0000000000011001100000000000000000000000000000000]
empty_83                       (phi           ) [ 0000000000000000111111111110000000000000000000000]
complementary_topR_jR_V_3      (load          ) [ 0000000000000000011111111111111111111111111000000]
sext_ln215_12                  (sext          ) [ 0000000000000000000000000000000000000000000000000]
sext_ln215_13                  (sext          ) [ 0000000000000000000000000000000000000000000000000]
ret_9                          (sub           ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln886_3                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln878_3                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
and_ln929                      (and           ) [ 0000000000000000011110000000000000000000000000000]
br_ln929                       (br            ) [ 0000000000000000011111000000000000000000000000000]
p_x_assign_6                   (call          ) [ 0000000000000000000000000000000000000000000000000]
sub_ln180_5                    (sub           ) [ 0000000000000000000000000000000000000000000000000]
tmp_26                         (bitselect     ) [ 0000000000000000000000000000000000000000000000000]
select_ln180_5                 (select        ) [ 0000000000000000000000000000000000000000000000000]
phitmp3                        (icmp          ) [ 0000000000000000010011000000000000000000000000000]
br_ln0                         (br            ) [ 0000000000000000010011000000000000000000000000000]
empty_84                       (phi           ) [ 0000000000000000000001111100000000000000000000000]
complementary_topL_jR_V_3      (load          ) [ 0000000000000000000000111111111111111111111000000]
icmp_ln886_4                   (icmp          ) [ 0000000000000000000001111100000000000000000000000]
sext_ln215_14                  (sext          ) [ 0000000000000000000000000000000000000000000000000]
br_ln934                       (br            ) [ 0000000000000000000001111110000000000000000000000]
sext_ln215_15                  (sext          ) [ 0000000000000000000000000000000000000000000000000]
ret_10                         (sub           ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln878_4                   (icmp          ) [ 0000000000000000000000111100000000000000000000000]
br_ln934                       (br            ) [ 0000000000000000000001111110000000000000000000000]
p_x_assign_7                   (call          ) [ 0000000000000000000000000000000000000000000000000]
sub_ln180_6                    (sub           ) [ 0000000000000000000000000000000000000000000000000]
tmp_27                         (bitselect     ) [ 0000000000000000000000000000000000000000000000000]
select_ln180_6                 (select        ) [ 0000000000000000000000000000000000000000000000000]
phitmp5                        (icmp          ) [ 0000000000000000000001100110000000000000000000000]
br_ln0                         (br            ) [ 0000000000000000000001100110000000000000000000000]
horizontalOverlapBottom_V      (alloca        ) [ 0000000000000000000000000111111111111111111000000]
horizontalOverlapTop_V         (alloca        ) [ 0000000000000000000000000111111111111111111000000]
or_ln989                       (or            ) [ 0000000000000000000000000011111111111111111000000]
store_ln989                    (store         ) [ 0000000000000000000000000000000000000000000000000]
store_ln989                    (store         ) [ 0000000000000000000000000000000000000000000000000]
empty_85                       (phi           ) [ 0000000000000000000000000010000000000000000000000]
or_ln989_2                     (or            ) [ 0000000000000000000000000001111111111111111000000]
complementary_topR_jL_V        (load          ) [ 0000000000000000000000000000111111111111111000000]
complementary_topL_jL_V        (load          ) [ 0000000000000000000000000000111111111111111000000]
horizontalShiftTop             (sub           ) [ 0000000000000000000000000000111111111111111000000]
horizontalShiftBottom          (sub           ) [ 0000000000000000000000000000111111111111111000000]
original_topR_jR_V             (load          ) [ 0000000000000000000000000000111111111111111000000]
original_topL_jR_V             (load          ) [ 0000000000000000000000000000111111111111111000000]
z0_original_bCorner_V          (call          ) [ 0000000000000000000000000000000000000000000000000]
z0_complementary_cCorner_V     (call          ) [ 0000000000000000000000000000000000000000000000000]
tmp_28                         (bitselect     ) [ 0000000000000000000000000000000000000000000000000]
shifted_Align                  (select        ) [ 0000000000000000000000000000000000000000000000000]
shiftOriginal                  (xor           ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln886_5                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
shifted_Align_1                (select        ) [ 0000000000000000000000000000000000000000000000000]
sext_ln969                     (sext          ) [ 0000000000000000000000000000111111111111111000000]
shiftOriginal_1                (or            ) [ 0000000000000000000000000000011111111111111111100]
cmp_i_i297_not                 (xor           ) [ 0000000000000000000000000000000000000000000000000]
lnot                           (and           ) [ 0000000000000000000000000000011111111111111000000]
newZtop_V_1                    (select        ) [ 0000000000000000000000000000111111111111111100000]
br_ln989                       (br            ) [ 0000000000000000000000000000111111111111111000000]
ppl_assign_0                   (phi           ) [ 0000000000000000000000000000011111000000000000000]
empty_86                       (phi           ) [ 0000000000000000000000000000010000000000000000000]
empty_87                       (phi           ) [ 0000000000000000000000000000010000000000000000000]
complementary_topR_jR_V        (phi           ) [ 0000000000000000000000000000011111111110000000000]
original_topL_jL_V             (phi           ) [ 0000000000000000000000000000011111111100000000000]
original_topR_jL_V_1           (phi           ) [ 0000000000000000000000000000011111111100000000000]
complementary_topL_jR_V        (phi           ) [ 0000000000000000000000000000011111111110000000000]
complementary_topR_jL_V_1      (phi           ) [ 0000000000000000000000000000011111111100000000000]
complementary_topL_jL_V_1      (phi           ) [ 0000000000000000000000000000011111111100000000000]
original_topR_jR_V_1           (phi           ) [ 0000000000000000000000000000011111111110000000000]
original_topL_jR_V_1           (phi           ) [ 0000000000000000000000000000011111111110000000000]
newZtop_V                      (phi           ) [ 0000000000000000000000000000011111111111111100000]
makeHorizontallyShiftedPatch   (phi           ) [ 0000000000000000000000000000011111111111111111111]
shifted_Align_2                (phi           ) [ 0000000000000000000000000000010000000000000000000]
loopCounter                    (phi           ) [ 0000000000000000000000000000011111111111111000000]
trunc_ln957                    (trunc         ) [ 0000000000000000000000000000011111111111111100000]
specloopname_ln957             (specloopname  ) [ 0000000000000000000000000000000000000000000000000]
tmp_29                         (partselect    ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln989                     (icmp          ) [ 0000000000000000000000000000000000000000000000000]
or_ln989_1                     (or            ) [ 0000000000000000000000000000011111111111111111111]
loopCounter_2                  (add           ) [ 0000000000000000000000000000111111111111111000000]
horizontalOverlapBottom_V_load (load          ) [ 0000000000000000000000000000000000000000000000000]
horizontalOverlapTop_V_load    (load          ) [ 0000000000000000000000000000000000000000000000000]
br_ln989                       (br            ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln890_2                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln890_3                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
and_ln989_2                    (and           ) [ 0000000000000000000000000000011111111111111111111]
br_ln989                       (br            ) [ 0000000000000000000000000000000000000000000000000]
tmp_31                         (partselect    ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln989_1                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
or_ln989_3                     (or            ) [ 0000000000000000000000000000000000000000000000000]
xor_ln989                      (xor           ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln890                     (icmp          ) [ 0000000000000000000000000000000000000000000000000]
and_ln989                      (and           ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln890_1                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
and_ln989_1                    (and           ) [ 0000000000000000000000000000011111111111111111111]
br_ln989                       (br            ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln878_5                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
select_ln534                   (select        ) [ 0000000000000000000000000000000000000000000000000]
sext_ln534                     (sext          ) [ 0000000000000000000000000000000000000000000000000]
shifted_Align_3                (sub           ) [ 0000000000000000000000000000000000000000000000000]
shifted_Align_4                (add           ) [ 0000000000000000000000000000000000000000000000000]
shifted_Align_5                (select        ) [ 0000000000000000000000000000111111111111111000000]
trunc_ln957_1                  (trunc         ) [ 0000000000000000000000000000011111111111111100000]
br_ln1007                      (br            ) [ 0000000000000000000000000000000000000000000000000]
n_patches_read                 (read          ) [ 0000000000000000000000000000001100000000000000000]
br_ln1062                      (br            ) [ 0000000000000000000000000000011111111111111100000]
zext_ln1009                    (zext          ) [ 0000000000000000000000000000000000000000000000000]
add_ln1009                     (add           ) [ 0000000000000000000000000000010111111111111000000]
call_ln1009                    (call          ) [ 0000000000000000000000000000000000000000000000000]
br_ln1011                      (br            ) [ 0000000000000000000000000000000000000000000000000]
ppl_assign1                    (call          ) [ 0000000000000000000000000000110000111111111000000]
n_patches_read_2               (read          ) [ 0000000000000000000000000000000000000000000000000]
zext_ln1015                    (zext          ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln1015                   (trunc         ) [ 0000000000000000000000000000000000000000000000000]
add_ln1015                     (add           ) [ 0000000000000000000000000000000000010000000000000]
trunc_ln1019                   (trunc         ) [ 0000000000000000000000000000000000000000000000000]
tmp_29_cast                    (bitconcatenate) [ 0000000000000000000000000000000000000000000000000]
tmp_23                         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000]
sub_ln1019                     (sub           ) [ 0000000000000000000000000000000000011100000000000]
add_ln1015_1                   (add           ) [ 0000000000000000000000000000000000010000000000000]
call_ln1015                    (call          ) [ 0000000000000000000000000000000000000000000000000]
add_ln1019                     (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln1019                    (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_19     (getelementptr ) [ 0000000000000000000000000000000000000100000000000]
add_ln1020                     (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln1020                    (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_20     (getelementptr ) [ 0000000000000000000000000000000000000100000000000]
add_ln1021                     (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln1021                    (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_21     (getelementptr ) [ 0000000000000000000000000000000000000010000000000]
add_ln1022                     (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln1022                    (zext          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_addr_22     (getelementptr ) [ 0000000000000000000000000000000000000010000000000]
patches_parameters_load        (load          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_load_13     (load          ) [ 0000000000000000000000000000000000000000000000000]
original_topL_jL_V_4           (select        ) [ 0000000000000000000000000000110000000011111000000]
original_topR_jL_V_3           (select        ) [ 0000000000000000000000000000110000000011111000000]
complementary_topR_jL_V_3      (select        ) [ 0000000000000000000000000000110000000011111000000]
complementary_topL_jL_V_3      (select        ) [ 0000000000000000000000000000110000000011111000000]
patches_parameters_load_14     (load          ) [ 0000000000000000000000000000000000000000000000000]
patches_parameters_load_15     (load          ) [ 0000000000000000000000000000000000000000000000000]
complementary_topR_jR_V_4      (select        ) [ 0000000000000000000000000000110000000001111000000]
complementary_topL_jR_V_4      (select        ) [ 0000000000000000000000000000110000000001111000000]
original_topR_jR_V_3           (select        ) [ 0000000000000000000000000000110000000001111000000]
original_topL_jR_V_3           (select        ) [ 0000000000000000000000000000110000000001111000000]
horizontalShiftTop_1           (sub           ) [ 0000000000000000000000000000110000000001111000000]
horizontalShiftBottom_1        (sub           ) [ 0000000000000000000000000000110000000001111000000]
sext_ln215_16                  (sext          ) [ 0000000000000000000000000000000000000000111000000]
sext_ln215_17                  (sext          ) [ 0000000000000000000000000000000000000000111000000]
sext_ln215_18                  (sext          ) [ 0000000000000000000000000000000000000000111000000]
sext_ln215_19                  (sext          ) [ 0000000000000000000000000000000000000000111000000]
br_ln1035                      (br            ) [ 0000000000000000000000000000000000000000000000000]
op_V                           (call          ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln878_6                   (icmp          ) [ 0000000000000000000000000000011111111111111000000]
br_ln1035                      (br            ) [ 0000000000000000000000000000000000000000000000000]
sext_ln215_20                  (sext          ) [ 0000000000000000000000000000000000000000000000000]
ret_11                         (sub           ) [ 0000000000000000000000000000000000000000000000000]
sext_ln215_21                  (sext          ) [ 0000000000000000000000000000000000000000000000000]
ret_12                         (sub           ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln878_7                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln1037                   (trunc         ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln1037_1                 (trunc         ) [ 0000000000000000000000000000000000000000000000000]
horizontalOverlapTop_V_1       (select        ) [ 0000000000000000000000000000000000000000000000000]
sext_ln215_22                  (sext          ) [ 0000000000000000000000000000000000000000000000000]
ret_13                         (sub           ) [ 0000000000000000000000000000000000000000000000000]
sext_ln215_23                  (sext          ) [ 0000000000000000000000000000000000000000000000000]
ret_14                         (sub           ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln878_8                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln1038                   (trunc         ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln1038_1                 (trunc         ) [ 0000000000000000000000000000000000000000000000000]
horizontalOverlapBottom_V_1    (select        ) [ 0000000000000000000000000000000000000000000000000]
store_ln1042                   (store         ) [ 0000000000000000000000000000000000000000000000000]
store_ln1042                   (store         ) [ 0000000000000000000000000000000000000000000000000]
br_ln1042                      (br            ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln1054                    (icmp          ) [ 0000000000000000000000000000011111111111111000000]
br_ln1054                      (br            ) [ 0000000000000000000000000000000000000000000000000]
br_ln989                       (br            ) [ 0000000000000000000000000000111111111111111000000]
br_ln0                         (br            ) [ 0000000000000000000000000000011111111111111100000]
phi_ln166                      (phi           ) [ 0000000000000000000000000000000000000000000100000]
agg_tmp210_0                   (phi           ) [ 0000000000000000000000000000000000000000000100000]
op_V_2                         (call          ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln886_6                   (icmp          ) [ 0000000000000000000000000000000000000000000000000]
and_ln1064                     (and           ) [ 0000000000000000000000000000000000000000000000111]
br_ln1064                      (br            ) [ 0000000000000000000000000000000000000000000000000]
n_patches_read_3               (read          ) [ 0000000000000000000000000000000000000000000000011]
icmp_ln1066                    (icmp          ) [ 0000000000000000000000000000000000000000000000111]
br_ln1066                      (br            ) [ 0000000000000000000000000000000000000000000000000]
add_ln1068                     (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln1068                    (zext          ) [ 0000000000000000000000000000000000000000000000001]
call_ln1068                    (call          ) [ 0000000000000000000000000000000000000000000000000]
br_ln1069                      (br            ) [ 0000000000000000000000000000000000000000000000000]
ret_ln1072                     (ret           ) [ 0000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_patches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="GDn_points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patches_superpoints">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lastPatchIndex">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="z_top_min">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_top_min"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="z_top_max">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_top_max"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="complementary_apexZ0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="complementary_apexZ0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="apexZ0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apexZ0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ppl">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ppl"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="GDarrayDecoded">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarrayDecoded"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="patches_parameters">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="radiiDivisionList">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getShadows"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="straightLineProjectorFromLayerIJtoK"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="horizontalOverlapBottom_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="horizontalOverlapBottom_V/25 "/>
</bind>
</comp>

<comp id="120" class="1004" name="horizontalOverlapTop_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="horizontalOverlapTop_V/25 "/>
</bind>
</comp>

<comp id="124" class="1004" name="z_top_max_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_top_max_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="z_top_min_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_top_min_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="lastPatchIndex_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lastPatchIndex_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="apexZ0_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apexZ0_read/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="complementary_apexZ0_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="complementary_apexZ0_read/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ppl_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ppl_read/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/29 n_patches_read_2/34 n_patches_read_3/46 "/>
</bind>
</comp>

<comp id="166" class="1004" name="patches_parameters_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="0"/>
<pin id="228" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="229" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
<pin id="231" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="original_topR_jL_V/5 original_topL_jL_V_3/10 complementary_topR_jR_V_3/15 complementary_topL_jR_V_3/20 complementary_topR_jL_V/26 complementary_topL_jL_V/26 original_topR_jR_V/27 original_topL_jR_V/27 patches_parameters_load/36 patches_parameters_load_13/36 patches_parameters_load_14/37 patches_parameters_load_15/37 "/>
</bind>
</comp>

<comp id="179" class="1004" name="patches_parameters_addr_13_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="12" slack="0"/>
<pin id="183" dir="1" index="3" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_13/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="patches_parameters_addr_14_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="12" slack="0"/>
<pin id="190" dir="1" index="3" bw="12" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_14/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="patches_parameters_addr_15_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="12" slack="0"/>
<pin id="197" dir="1" index="3" bw="12" slack="19"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_15/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="patches_parameters_addr_16_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="12" slack="0"/>
<pin id="204" dir="1" index="3" bw="12" slack="19"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_16/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="patches_parameters_addr_12_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="12" slack="0"/>
<pin id="211" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_12/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="patches_parameters_addr_17_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="12" slack="0"/>
<pin id="218" dir="1" index="3" bw="12" slack="20"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_17/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="patches_parameters_addr_18_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="20"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_18/7 "/>
</bind>
</comp>

<comp id="232" class="1004" name="patches_parameters_addr_19_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="12" slack="0"/>
<pin id="236" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_19/36 "/>
</bind>
</comp>

<comp id="239" class="1004" name="patches_parameters_addr_20_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="12" slack="0"/>
<pin id="243" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_20/36 "/>
</bind>
</comp>

<comp id="248" class="1004" name="patches_parameters_addr_21_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="12" slack="0"/>
<pin id="252" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_21/37 "/>
</bind>
</comp>

<comp id="255" class="1004" name="patches_parameters_addr_22_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="12" slack="0"/>
<pin id="259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_22/37 "/>
</bind>
</comp>

<comp id="264" class="1005" name="empty_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="4"/>
<pin id="266" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="empty_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="4"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="276" class="1005" name="empty_83_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="4"/>
<pin id="278" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="empty_83 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="empty_83_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="5"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="4" bw="1" slack="4"/>
<pin id="286" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="6" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_83/16 "/>
</bind>
</comp>

<comp id="291" class="1005" name="empty_84_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="4"/>
<pin id="293" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="empty_84 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_84_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="4"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_84/21 "/>
</bind>
</comp>

<comp id="303" class="1005" name="empty_85_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="4"/>
<pin id="305" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="empty_85 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_85_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="5"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="4" bw="1" slack="4"/>
<pin id="313" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_85/26 "/>
</bind>
</comp>

<comp id="317" class="1005" name="ppl_assign_0_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="3"/>
<pin id="319" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ppl_assign_0 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="ppl_assign_0_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="22"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ppl_assign_0/29 "/>
</bind>
</comp>

<comp id="327" class="1005" name="empty_86_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="329" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_86 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="empty_86_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_86/29 "/>
</bind>
</comp>

<comp id="336" class="1005" name="empty_87_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_87 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="empty_87_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="32" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_87/29 "/>
</bind>
</comp>

<comp id="345" class="1005" name="complementary_topR_jR_V_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="9"/>
<pin id="347" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="complementary_topR_jR_V (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="complementary_topR_jR_V_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="13"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complementary_topR_jR_V/29 "/>
</bind>
</comp>

<comp id="355" class="1005" name="original_topL_jL_V_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="8"/>
<pin id="357" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="original_topL_jL_V (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="original_topL_jL_V_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="18"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="32" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="original_topL_jL_V/29 "/>
</bind>
</comp>

<comp id="365" class="1005" name="original_topR_jL_V_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="8"/>
<pin id="367" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="original_topR_jL_V_1 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="original_topR_jL_V_1_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="23"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="32" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="original_topR_jL_V_1/29 "/>
</bind>
</comp>

<comp id="375" class="1005" name="complementary_topL_jR_V_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="9"/>
<pin id="377" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="complementary_topL_jR_V (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="complementary_topL_jR_V_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="8"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="32" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complementary_topL_jR_V/29 "/>
</bind>
</comp>

<comp id="385" class="1005" name="complementary_topR_jL_V_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="8"/>
<pin id="387" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="complementary_topR_jL_V_1 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="complementary_topR_jL_V_1_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="32" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complementary_topR_jL_V_1/29 "/>
</bind>
</comp>

<comp id="395" class="1005" name="complementary_topL_jL_V_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="8"/>
<pin id="397" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="complementary_topL_jL_V_1 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="complementary_topL_jL_V_1_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="32" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complementary_topL_jL_V_1/29 "/>
</bind>
</comp>

<comp id="405" class="1005" name="original_topR_jR_V_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="9"/>
<pin id="407" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="original_topR_jR_V_1 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="original_topR_jR_V_1_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="32" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="original_topR_jR_V_1/29 "/>
</bind>
</comp>

<comp id="415" class="1005" name="original_topL_jR_V_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="9"/>
<pin id="417" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="original_topL_jR_V_1 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="original_topL_jR_V_1_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="32" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="original_topL_jR_V_1/29 "/>
</bind>
</comp>

<comp id="425" class="1005" name="newZtop_V_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newZtop_V (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="newZtop_V_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="32" slack="1"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newZtop_V/29 "/>
</bind>
</comp>

<comp id="437" class="1005" name="makeHorizontallyShiftedPatch_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="makeHorizontallyShiftedPatch (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="makeHorizontallyShiftedPatch_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="1" slack="1"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="makeHorizontallyShiftedPatch/29 "/>
</bind>
</comp>

<comp id="451" class="1005" name="shifted_Align_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="453" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="shifted_Align_2 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="shifted_Align_2_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="64" slack="0"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shifted_Align_2/29 "/>
</bind>
</comp>

<comp id="460" class="1005" name="loopCounter_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="loopCounter (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="loopCounter_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="32" slack="0"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loopCounter/29 "/>
</bind>
</comp>

<comp id="472" class="1005" name="phi_ln166_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln166 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="phi_ln166_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="14"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="32" slack="14"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln166/43 "/>
</bind>
</comp>

<comp id="482" class="1005" name="agg_tmp210_0_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_tmp210_0 (phireg) "/>
</bind>
</comp>

<comp id="485" class="1004" name="agg_tmp210_0_phi_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="14"/>
<pin id="487" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="32" slack="15"/>
<pin id="489" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_tmp210_0/43 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_makePatch_alignedToLine_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="0" index="2" bw="32" slack="0"/>
<pin id="497" dir="0" index="3" bw="64" slack="0"/>
<pin id="498" dir="0" index="4" bw="32" slack="3"/>
<pin id="499" dir="0" index="5" bw="32" slack="4"/>
<pin id="500" dir="0" index="6" bw="32" slack="3"/>
<pin id="501" dir="0" index="7" bw="1" slack="4"/>
<pin id="502" dir="0" index="8" bw="32" slack="0"/>
<pin id="503" dir="0" index="9" bw="32" slack="0"/>
<pin id="504" dir="0" index="10" bw="35" slack="0"/>
<pin id="505" dir="0" index="11" bw="26" slack="0"/>
<pin id="506" dir="1" index="12" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ppl_assign1/32 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_getShadows_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="0" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="0" index="2" bw="9" slack="0"/>
<pin id="520" dir="0" index="3" bw="32" slack="0"/>
<pin id="521" dir="0" index="4" bw="5" slack="0"/>
<pin id="522" dir="0" index="5" bw="32" slack="0"/>
<pin id="523" dir="0" index="6" bw="32" slack="0"/>
<pin id="524" dir="0" index="7" bw="35" slack="0"/>
<pin id="525" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln915/1 call_ln916/3 call_ln1015/34 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_delete_patch_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="0" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="0" index="2" bw="8" slack="1"/>
<pin id="536" dir="0" index="3" bw="64" slack="0"/>
<pin id="537" dir="0" index="4" bw="9" slack="0"/>
<pin id="538" dir="0" index="5" bw="32" slack="0"/>
<pin id="539" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1009/30 call_ln1068/47 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_straightLineProjectorFromLayerIJtoK_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="32" slack="0"/>
<pin id="548" dir="0" index="3" bw="1" slack="0"/>
<pin id="549" dir="0" index="4" bw="3" slack="0"/>
<pin id="550" dir="0" index="5" bw="1" slack="0"/>
<pin id="551" dir="0" index="6" bw="35" slack="0"/>
<pin id="552" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_x_assign/7 p_x_assign_5/12 p_x_assign_6/17 p_x_assign_7/22 z0_original_bCorner_V/25 op_V/39 op_V_2/43 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_straightLineProjectorFromLayerIJtoK_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="19"/>
<pin id="561" dir="0" index="2" bw="32" slack="24"/>
<pin id="562" dir="0" index="3" bw="1" slack="0"/>
<pin id="563" dir="0" index="4" bw="3" slack="0"/>
<pin id="564" dir="0" index="5" bw="1" slack="0"/>
<pin id="565" dir="0" index="6" bw="35" slack="0"/>
<pin id="566" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="z0_complementary_cCorner_V/25 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/6 icmp_ln886_2/11 icmp_ln886_4/21 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/6 icmp_ln878_3/16 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/10 sub_ln180_4/15 sub_ln180_5/20 sub_ln180_6/25 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_2/29 icmp_ln890_1/29 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_3/29 icmp_ln890/29 "/>
</bind>
</comp>

<comp id="602" class="1005" name="reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="1"/>
<pin id="604" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_patches_read n_patches_read_3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="trunc_ln927_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln927/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln915_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln915/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln905_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="2"/>
<pin id="619" dir="0" index="1" bw="8" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln905/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="secondLastPatchIndex_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="2"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="secondLastPatchIndex/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="secondLastPatchIndex_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="0" index="2" bw="8" slack="0"/>
<pin id="631" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="secondLastPatchIndex_1/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="2"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_s_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="11" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="2"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln927_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="11" slack="0"/>
<pin id="651" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln927/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sub_ln927_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="0" index="1" bw="11" slack="0"/>
<pin id="656" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln927/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln918_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln918/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_27_cast_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="12" slack="0"/>
<pin id="666" dir="0" index="1" bw="5" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27_cast/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_22_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln918_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="0"/>
<pin id="682" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln918/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sub_ln918_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="0"/>
<pin id="686" dir="0" index="1" bw="11" slack="0"/>
<pin id="687" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln918/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln916_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln916/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln918_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="12" slack="2"/>
<pin id="697" dir="0" index="1" bw="7" slack="0"/>
<pin id="698" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln918/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln918_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln918_1/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="and_ln919_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln919/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln927_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="4"/>
<pin id="713" dir="0" index="1" bw="7" slack="0"/>
<pin id="714" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln927/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln927_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln927_1/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln932_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="12" slack="4"/>
<pin id="723" dir="0" index="1" bw="6" slack="0"/>
<pin id="724" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln932/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln932_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="12" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln932/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln940_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="12" slack="4"/>
<pin id="733" dir="0" index="1" bw="7" slack="0"/>
<pin id="734" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln940/7 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln940_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln940/7 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln941_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="12" slack="4"/>
<pin id="743" dir="0" index="1" bw="6" slack="0"/>
<pin id="744" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln941/7 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln941_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="12" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln941/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln922_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="4"/>
<pin id="753" dir="0" index="1" bw="6" slack="0"/>
<pin id="754" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln922/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln922_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="12" slack="0"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln922/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln942_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="12" slack="4"/>
<pin id="763" dir="0" index="1" bw="7" slack="0"/>
<pin id="764" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln942/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln942_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="12" slack="0"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln942/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln943_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="4"/>
<pin id="773" dir="0" index="1" bw="6" slack="0"/>
<pin id="774" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln943/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln943_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="12" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln943/7 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="0" index="2" bw="6" slack="0"/>
<pin id="785" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln180_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="32" slack="0"/>
<pin id="793" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/10 "/>
</bind>
</comp>

<comp id="797" class="1004" name="phitmp_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="phitmp/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sext_ln215_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/11 "/>
</bind>
</comp>

<comp id="807" class="1004" name="sext_ln215_11_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="5"/>
<pin id="809" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_11/11 "/>
</bind>
</comp>

<comp id="810" class="1004" name="ret_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret/11 "/>
</bind>
</comp>

<comp id="816" class="1004" name="icmp_ln878_2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="33" slack="0"/>
<pin id="818" dir="0" index="1" bw="33" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_2/11 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_25_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="0" index="2" bw="6" slack="0"/>
<pin id="826" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/15 "/>
</bind>
</comp>

<comp id="830" class="1004" name="select_ln180_4_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="0" index="2" bw="32" slack="0"/>
<pin id="834" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180_4/15 "/>
</bind>
</comp>

<comp id="838" class="1004" name="phitmp4_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="phitmp4/15 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sext_ln215_12_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_12/16 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sext_ln215_13_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="10"/>
<pin id="850" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_13/16 "/>
</bind>
</comp>

<comp id="851" class="1004" name="ret_9_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="0"/>
<pin id="854" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_9/16 "/>
</bind>
</comp>

<comp id="857" class="1004" name="icmp_ln886_3_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="33" slack="0"/>
<pin id="859" dir="0" index="1" bw="33" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_3/16 "/>
</bind>
</comp>

<comp id="863" class="1004" name="and_ln929_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln929/16 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_26_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="0" index="2" bw="6" slack="0"/>
<pin id="873" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/20 "/>
</bind>
</comp>

<comp id="877" class="1004" name="select_ln180_5_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="32" slack="0"/>
<pin id="880" dir="0" index="2" bw="32" slack="0"/>
<pin id="881" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180_5/20 "/>
</bind>
</comp>

<comp id="885" class="1004" name="phitmp3_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="phitmp3/20 "/>
</bind>
</comp>

<comp id="891" class="1004" name="sext_ln215_14_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_14/21 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln215_15_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="15"/>
<pin id="897" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_15/21 "/>
</bind>
</comp>

<comp id="898" class="1004" name="ret_10_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_10/21 "/>
</bind>
</comp>

<comp id="904" class="1004" name="icmp_ln878_4_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="33" slack="0"/>
<pin id="906" dir="0" index="1" bw="33" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_4/21 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_27_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="32" slack="0"/>
<pin id="913" dir="0" index="2" bw="6" slack="0"/>
<pin id="914" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/25 "/>
</bind>
</comp>

<comp id="918" class="1004" name="select_ln180_6_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="32" slack="0"/>
<pin id="921" dir="0" index="2" bw="32" slack="0"/>
<pin id="922" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180_6/25 "/>
</bind>
</comp>

<comp id="926" class="1004" name="phitmp5_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="phitmp5/25 "/>
</bind>
</comp>

<comp id="932" class="1004" name="or_ln989_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="14"/>
<pin id="934" dir="0" index="1" bw="1" slack="4"/>
<pin id="935" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln989/25 "/>
</bind>
</comp>

<comp id="938" class="1004" name="store_ln989_store_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="21" slack="0"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln989/25 "/>
</bind>
</comp>

<comp id="943" class="1004" name="store_ln989_store_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="21" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln989/25 "/>
</bind>
</comp>

<comp id="948" class="1004" name="or_ln989_2_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="10"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln989_2/26 "/>
</bind>
</comp>

<comp id="954" class="1004" name="horizontalShiftTop_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="22"/>
<pin id="956" dir="0" index="1" bw="32" slack="12"/>
<pin id="957" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="horizontalShiftTop/28 "/>
</bind>
</comp>

<comp id="958" class="1004" name="horizontalShiftBottom_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="17"/>
<pin id="960" dir="0" index="1" bw="32" slack="7"/>
<pin id="961" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="horizontalShiftBottom/28 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_28_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="0" index="2" bw="6" slack="0"/>
<pin id="966" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/28 "/>
</bind>
</comp>

<comp id="970" class="1004" name="shifted_Align_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="22"/>
<pin id="973" dir="0" index="2" bw="32" slack="22"/>
<pin id="974" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shifted_Align/28 "/>
</bind>
</comp>

<comp id="976" class="1004" name="shiftOriginal_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="shiftOriginal/28 "/>
</bind>
</comp>

<comp id="982" class="1004" name="icmp_ln886_5_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="0"/>
<pin id="984" dir="0" index="1" bw="32" slack="0"/>
<pin id="985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_5/28 "/>
</bind>
</comp>

<comp id="988" class="1004" name="shifted_Align_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="32" slack="22"/>
<pin id="991" dir="0" index="2" bw="32" slack="0"/>
<pin id="992" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shifted_Align_1/28 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sext_ln969_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln969/28 "/>
</bind>
</comp>

<comp id="999" class="1004" name="shiftOriginal_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="shiftOriginal_1/28 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="cmp_i_i297_not_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="cmp_i_i297_not/28 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="lnot_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="lnot/28 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="newZtop_V_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="32" slack="27"/>
<pin id="1020" dir="0" index="2" bw="32" slack="27"/>
<pin id="1021" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newZtop_V_1/28 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="trunc_ln957_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="64" slack="0"/>
<pin id="1025" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln957/29 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_29_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="31" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="0" index="2" bw="1" slack="0"/>
<pin id="1031" dir="0" index="3" bw="6" slack="0"/>
<pin id="1032" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/29 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="icmp_ln989_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="31" slack="0"/>
<pin id="1039" dir="0" index="1" bw="31" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln989/29 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="or_ln989_1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="4"/>
<pin id="1045" dir="0" index="1" bw="1" slack="0"/>
<pin id="1046" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln989_1/29 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="loopCounter_2_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopCounter_2/29 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="horizontalOverlapBottom_V_load_load_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="4"/>
<pin id="1056" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="horizontalOverlapBottom_V_load/29 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="horizontalOverlapTop_V_load_load_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="4"/>
<pin id="1060" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="horizontalOverlapTop_V_load/29 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="and_ln989_2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln989_2/29 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_31_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="31" slack="0"/>
<pin id="1070" dir="0" index="1" bw="32" slack="0"/>
<pin id="1071" dir="0" index="2" bw="1" slack="0"/>
<pin id="1072" dir="0" index="3" bw="6" slack="0"/>
<pin id="1073" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/29 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="icmp_ln989_1_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="31" slack="0"/>
<pin id="1080" dir="0" index="1" bw="31" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln989_1/29 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="or_ln989_3_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="3"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln989_3/29 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="xor_ln989_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln989/29 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="and_ln989_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln989/29 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="and_ln989_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln989_1/29 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="icmp_ln878_5_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="0"/>
<pin id="1109" dir="0" index="1" bw="32" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_5/29 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="select_ln534_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="32" slack="0"/>
<pin id="1116" dir="0" index="2" bw="32" slack="0"/>
<pin id="1117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln534/29 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sext_ln534_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln534/29 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="shifted_Align_3_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="64" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="0"/>
<pin id="1128" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shifted_Align_3/29 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="shifted_Align_4_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="64" slack="0"/>
<pin id="1133" dir="0" index="1" bw="32" slack="0"/>
<pin id="1134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shifted_Align_4/29 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="shifted_Align_5_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="1"/>
<pin id="1139" dir="0" index="1" bw="64" slack="0"/>
<pin id="1140" dir="0" index="2" bw="64" slack="0"/>
<pin id="1141" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shifted_Align_5/29 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="trunc_ln957_1_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="64" slack="0"/>
<pin id="1146" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln957_1/29 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="zext_ln1009_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="1"/>
<pin id="1150" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1009/30 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="add_ln1009_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="0"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1009/30 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="zext_ln1015_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="0"/>
<pin id="1161" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1015/34 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="trunc_ln1015_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="0"/>
<pin id="1165" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1015/34 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="add_ln1015_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="0"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1015/34 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="trunc_ln1019_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="9" slack="0"/>
<pin id="1176" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1019/34 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="tmp_29_cast_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="12" slack="0"/>
<pin id="1180" dir="0" index="1" bw="5" slack="0"/>
<pin id="1181" dir="0" index="2" bw="1" slack="0"/>
<pin id="1182" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_cast/34 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_23_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="12" slack="0"/>
<pin id="1188" dir="0" index="1" bw="9" slack="0"/>
<pin id="1189" dir="0" index="2" bw="1" slack="0"/>
<pin id="1190" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/34 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sub_ln1019_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="12" slack="0"/>
<pin id="1196" dir="0" index="1" bw="12" slack="0"/>
<pin id="1197" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1019/34 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="add_ln1015_1_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="5" slack="0"/>
<pin id="1202" dir="0" index="1" bw="1" slack="0"/>
<pin id="1203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1015_1/34 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="add_ln1019_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="12" slack="2"/>
<pin id="1209" dir="0" index="1" bw="7" slack="0"/>
<pin id="1210" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1019/36 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="zext_ln1019_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="12" slack="0"/>
<pin id="1214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1019/36 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="add_ln1020_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="12" slack="2"/>
<pin id="1219" dir="0" index="1" bw="6" slack="0"/>
<pin id="1220" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1020/36 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="zext_ln1020_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="12" slack="0"/>
<pin id="1224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1020/36 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="add_ln1021_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="12" slack="3"/>
<pin id="1229" dir="0" index="1" bw="7" slack="0"/>
<pin id="1230" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1021/37 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="zext_ln1021_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="12" slack="0"/>
<pin id="1234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1021/37 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="add_ln1022_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="12" slack="3"/>
<pin id="1239" dir="0" index="1" bw="6" slack="0"/>
<pin id="1240" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1022/37 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="zext_ln1022_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="12" slack="0"/>
<pin id="1244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1022/37 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="original_topL_jL_V_4_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="9"/>
<pin id="1249" dir="0" index="1" bw="32" slack="0"/>
<pin id="1250" dir="0" index="2" bw="32" slack="8"/>
<pin id="1251" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="original_topL_jL_V_4/37 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="original_topR_jL_V_3_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="9"/>
<pin id="1256" dir="0" index="1" bw="32" slack="0"/>
<pin id="1257" dir="0" index="2" bw="32" slack="8"/>
<pin id="1258" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="original_topR_jL_V_3/37 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="complementary_topR_jL_V_3_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="9"/>
<pin id="1263" dir="0" index="1" bw="32" slack="8"/>
<pin id="1264" dir="0" index="2" bw="32" slack="0"/>
<pin id="1265" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="complementary_topR_jL_V_3/37 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="complementary_topL_jL_V_3_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="9"/>
<pin id="1270" dir="0" index="1" bw="32" slack="8"/>
<pin id="1271" dir="0" index="2" bw="32" slack="0"/>
<pin id="1272" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="complementary_topL_jL_V_3/37 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="complementary_topR_jR_V_4_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="10"/>
<pin id="1277" dir="0" index="1" bw="32" slack="9"/>
<pin id="1278" dir="0" index="2" bw="32" slack="0"/>
<pin id="1279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="complementary_topR_jR_V_4/38 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="complementary_topL_jR_V_4_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="10"/>
<pin id="1284" dir="0" index="1" bw="32" slack="9"/>
<pin id="1285" dir="0" index="2" bw="32" slack="0"/>
<pin id="1286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="complementary_topL_jR_V_4/38 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="original_topR_jR_V_3_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="10"/>
<pin id="1291" dir="0" index="1" bw="32" slack="0"/>
<pin id="1292" dir="0" index="2" bw="32" slack="9"/>
<pin id="1293" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="original_topR_jR_V_3/38 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="original_topL_jR_V_3_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="10"/>
<pin id="1298" dir="0" index="1" bw="32" slack="0"/>
<pin id="1299" dir="0" index="2" bw="32" slack="9"/>
<pin id="1300" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="original_topL_jR_V_3/38 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="horizontalShiftTop_1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="1"/>
<pin id="1305" dir="0" index="1" bw="32" slack="0"/>
<pin id="1306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="horizontalShiftTop_1/38 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="horizontalShiftBottom_1_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="1"/>
<pin id="1310" dir="0" index="1" bw="32" slack="0"/>
<pin id="1311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="horizontalShiftBottom_1/38 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="sext_ln215_16_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="2"/>
<pin id="1315" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_16/39 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="sext_ln215_17_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="1"/>
<pin id="1318" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_17/39 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="sext_ln215_18_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="2"/>
<pin id="1321" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_18/39 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="sext_ln215_19_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_19/39 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="icmp_ln878_6_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="0"/>
<pin id="1327" dir="0" index="1" bw="32" slack="0"/>
<pin id="1328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_6/42 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="sext_ln215_20_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="5"/>
<pin id="1333" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_20/42 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="ret_11_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="0"/>
<pin id="1336" dir="0" index="1" bw="32" slack="3"/>
<pin id="1337" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_11/42 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="sext_ln215_21_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="4"/>
<pin id="1341" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_21/42 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="ret_12_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="3"/>
<pin id="1344" dir="0" index="1" bw="32" slack="0"/>
<pin id="1345" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_12/42 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="icmp_ln878_7_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="33" slack="0"/>
<pin id="1349" dir="0" index="1" bw="33" slack="0"/>
<pin id="1350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_7/42 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="trunc_ln1037_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="33" slack="0"/>
<pin id="1355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1037/42 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="trunc_ln1037_1_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="33" slack="0"/>
<pin id="1359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1037_1/42 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="horizontalOverlapTop_V_1_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="32" slack="0"/>
<pin id="1364" dir="0" index="2" bw="32" slack="0"/>
<pin id="1365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="horizontalOverlapTop_V_1/42 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="sext_ln215_22_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="5"/>
<pin id="1371" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_22/42 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="ret_13_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="0"/>
<pin id="1374" dir="0" index="1" bw="32" slack="3"/>
<pin id="1375" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_13/42 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="sext_ln215_23_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="4"/>
<pin id="1379" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_23/42 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="ret_14_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="3"/>
<pin id="1382" dir="0" index="1" bw="32" slack="0"/>
<pin id="1383" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_14/42 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="icmp_ln878_8_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="33" slack="0"/>
<pin id="1387" dir="0" index="1" bw="33" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_8/42 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="trunc_ln1038_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="33" slack="0"/>
<pin id="1393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1038/42 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="trunc_ln1038_1_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="33" slack="0"/>
<pin id="1397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1038_1/42 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="horizontalOverlapBottom_V_1_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="0"/>
<pin id="1401" dir="0" index="1" bw="32" slack="0"/>
<pin id="1402" dir="0" index="2" bw="32" slack="0"/>
<pin id="1403" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="horizontalOverlapBottom_V_1/42 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="store_ln1042_store_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="0"/>
<pin id="1409" dir="0" index="1" bw="32" slack="17"/>
<pin id="1410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1042/42 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="store_ln1042_store_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="32" slack="0"/>
<pin id="1414" dir="0" index="1" bw="32" slack="17"/>
<pin id="1415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1042/42 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="icmp_ln1054_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="32" slack="13"/>
<pin id="1419" dir="0" index="1" bw="32" slack="0"/>
<pin id="1420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1054/42 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="icmp_ln886_6_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="32" slack="0"/>
<pin id="1425" dir="0" index="1" bw="32" slack="0"/>
<pin id="1426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_6/46 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="and_ln1064_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="0"/>
<pin id="1431" dir="0" index="1" bw="1" slack="18"/>
<pin id="1432" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1064/46 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="icmp_ln1066_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="8" slack="0"/>
<pin id="1436" dir="0" index="1" bw="8" slack="0"/>
<pin id="1437" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1066/46 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="add_ln1068_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="8" slack="1"/>
<pin id="1442" dir="0" index="1" bw="3" slack="0"/>
<pin id="1443" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1068/47 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="zext_ln1068_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="8" slack="0"/>
<pin id="1448" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1068/47 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="z_top_max_read_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="1"/>
<pin id="1453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_top_max_read "/>
</bind>
</comp>

<comp id="1458" class="1005" name="z_top_min_read_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="32" slack="1"/>
<pin id="1460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_top_min_read "/>
</bind>
</comp>

<comp id="1466" class="1005" name="lastPatchIndex_read_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="8" slack="2"/>
<pin id="1468" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lastPatchIndex_read "/>
</bind>
</comp>

<comp id="1473" class="1005" name="trunc_ln927_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="5" slack="1"/>
<pin id="1475" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln927 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="zext_ln915_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="9" slack="1"/>
<pin id="1481" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln915 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="sub_ln927_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="12" slack="4"/>
<pin id="1486" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln927 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="trunc_ln918_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="5" slack="1"/>
<pin id="1494" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln918 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="sub_ln918_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="12" slack="2"/>
<pin id="1499" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln918 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="zext_ln916_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="9" slack="1"/>
<pin id="1507" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln916 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="patches_parameters_addr_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="12" slack="1"/>
<pin id="1512" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_addr "/>
</bind>
</comp>

<comp id="1515" class="1005" name="apexZ0_read_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="32" slack="5"/>
<pin id="1517" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="apexZ0_read "/>
</bind>
</comp>

<comp id="1525" class="1005" name="complementary_apexZ0_read_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="5"/>
<pin id="1527" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="complementary_apexZ0_read "/>
</bind>
</comp>

<comp id="1533" class="1005" name="original_topR_jL_V_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="32" slack="1"/>
<pin id="1535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="original_topR_jL_V "/>
</bind>
</comp>

<comp id="1540" class="1005" name="and_ln919_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="1" slack="1"/>
<pin id="1542" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln919 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="ppl_read_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="22"/>
<pin id="1546" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="ppl_read "/>
</bind>
</comp>

<comp id="1549" class="1005" name="patches_parameters_addr_13_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="12" slack="8"/>
<pin id="1551" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_13 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="patches_parameters_addr_14_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="12" slack="13"/>
<pin id="1556" dir="1" index="1" bw="12" slack="13"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_14 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="patches_parameters_addr_15_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="12" slack="19"/>
<pin id="1561" dir="1" index="1" bw="12" slack="19"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_15 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="patches_parameters_addr_16_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="12" slack="19"/>
<pin id="1566" dir="1" index="1" bw="12" slack="19"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_16 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="patches_parameters_addr_12_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="12" slack="3"/>
<pin id="1571" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_12 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="patches_parameters_addr_17_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="12" slack="20"/>
<pin id="1576" dir="1" index="1" bw="12" slack="20"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_17 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="patches_parameters_addr_18_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="12" slack="20"/>
<pin id="1581" dir="1" index="1" bw="12" slack="20"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_18 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="phitmp_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="1"/>
<pin id="1586" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1589" class="1005" name="original_topL_jL_V_3_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="1"/>
<pin id="1591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="original_topL_jL_V_3 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="icmp_ln886_2_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="4"/>
<pin id="1598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886_2 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="icmp_ln878_2_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="1" slack="1"/>
<pin id="1602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_2 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="phitmp4_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="1" slack="1"/>
<pin id="1606" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phitmp4 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="complementary_topR_jR_V_3_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="32" slack="1"/>
<pin id="1611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complementary_topR_jR_V_3 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="and_ln929_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="1" slack="1"/>
<pin id="1618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln929 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="phitmp3_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="1" slack="1"/>
<pin id="1622" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phitmp3 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="complementary_topL_jR_V_3_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="1"/>
<pin id="1627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complementary_topL_jR_V_3 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="icmp_ln886_4_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="1" slack="4"/>
<pin id="1634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886_4 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="icmp_ln878_4_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="1" slack="1"/>
<pin id="1638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_4 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="phitmp5_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="1" slack="1"/>
<pin id="1642" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phitmp5 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="horizontalOverlapBottom_V_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="32" slack="0"/>
<pin id="1647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="horizontalOverlapBottom_V "/>
</bind>
</comp>

<comp id="1652" class="1005" name="horizontalOverlapTop_V_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="32" slack="0"/>
<pin id="1654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="horizontalOverlapTop_V "/>
</bind>
</comp>

<comp id="1659" class="1005" name="or_ln989_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="1" slack="4"/>
<pin id="1661" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln989 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="or_ln989_2_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="1" slack="3"/>
<pin id="1666" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln989_2 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="complementary_topR_jL_V_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="32" slack="2"/>
<pin id="1671" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="complementary_topR_jL_V "/>
</bind>
</comp>

<comp id="1674" class="1005" name="complementary_topL_jL_V_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="32" slack="2"/>
<pin id="1676" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="complementary_topL_jL_V "/>
</bind>
</comp>

<comp id="1679" class="1005" name="horizontalShiftTop_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="32" slack="1"/>
<pin id="1681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="horizontalShiftTop "/>
</bind>
</comp>

<comp id="1684" class="1005" name="horizontalShiftBottom_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="32" slack="1"/>
<pin id="1686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="horizontalShiftBottom "/>
</bind>
</comp>

<comp id="1689" class="1005" name="original_topR_jR_V_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="32" slack="1"/>
<pin id="1691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="original_topR_jR_V "/>
</bind>
</comp>

<comp id="1694" class="1005" name="original_topL_jR_V_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="32" slack="1"/>
<pin id="1696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="original_topL_jR_V "/>
</bind>
</comp>

<comp id="1699" class="1005" name="sext_ln969_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="64" slack="1"/>
<pin id="1701" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln969 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="shiftOriginal_1_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="1" slack="1"/>
<pin id="1706" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="shiftOriginal_1 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="lnot_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="1" slack="4"/>
<pin id="1720" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="lnot "/>
</bind>
</comp>

<comp id="1723" class="1005" name="newZtop_V_1_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="32" slack="1"/>
<pin id="1725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newZtop_V_1 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="trunc_ln957_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="32" slack="14"/>
<pin id="1732" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="trunc_ln957 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="or_ln989_1_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="1" slack="19"/>
<pin id="1737" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln989_1 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="loopCounter_2_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="32" slack="0"/>
<pin id="1741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="loopCounter_2 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="and_ln989_2_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="1" slack="19"/>
<pin id="1746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln989_2 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="and_ln989_1_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="1" slack="19"/>
<pin id="1750" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln989_1 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="shifted_Align_5_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="64" slack="0"/>
<pin id="1754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="shifted_Align_5 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="trunc_ln957_1_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="32" slack="3"/>
<pin id="1759" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln957_1 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="add_ln1009_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="9" slack="1"/>
<pin id="1765" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1009 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="ppl_assign1_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="32" slack="1"/>
<pin id="1770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ppl_assign1 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="add_ln1015_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="9" slack="1"/>
<pin id="1775" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1015 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="sub_ln1019_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="12" slack="2"/>
<pin id="1780" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln1019 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="add_ln1015_1_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="5" slack="1"/>
<pin id="1788" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1015_1 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="patches_parameters_addr_19_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="12" slack="1"/>
<pin id="1793" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_19 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="patches_parameters_addr_20_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="12" slack="1"/>
<pin id="1798" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_20 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="patches_parameters_addr_21_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="12" slack="1"/>
<pin id="1803" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_21 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="patches_parameters_addr_22_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="12" slack="1"/>
<pin id="1808" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_22 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="original_topL_jL_V_4_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="32" slack="1"/>
<pin id="1813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="original_topL_jL_V_4 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="original_topR_jL_V_3_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="32" slack="1"/>
<pin id="1820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="original_topR_jL_V_3 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="complementary_topR_jL_V_3_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="32" slack="1"/>
<pin id="1827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complementary_topR_jL_V_3 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="complementary_topL_jL_V_3_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="32" slack="1"/>
<pin id="1833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complementary_topL_jL_V_3 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="complementary_topR_jR_V_4_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="32" slack="1"/>
<pin id="1839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complementary_topR_jR_V_4 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="complementary_topL_jR_V_4_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="32" slack="1"/>
<pin id="1845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complementary_topL_jR_V_4 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="original_topR_jR_V_3_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="32" slack="1"/>
<pin id="1851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="original_topR_jR_V_3 "/>
</bind>
</comp>

<comp id="1856" class="1005" name="original_topL_jR_V_3_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="1"/>
<pin id="1858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="original_topL_jR_V_3 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="horizontalShiftTop_1_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="32" slack="1"/>
<pin id="1864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="horizontalShiftTop_1 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="horizontalShiftBottom_1_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="32" slack="1"/>
<pin id="1869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="horizontalShiftBottom_1 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="sext_ln215_16_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="33" slack="3"/>
<pin id="1874" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln215_16 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="sext_ln215_17_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="33" slack="3"/>
<pin id="1879" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln215_17 "/>
</bind>
</comp>

<comp id="1882" class="1005" name="sext_ln215_18_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="33" slack="3"/>
<pin id="1884" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln215_18 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="sext_ln215_19_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="33" slack="3"/>
<pin id="1889" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln215_19 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="and_ln1064_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="1" slack="2"/>
<pin id="1900" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln1064 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="icmp_ln1066_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="1" slack="2"/>
<pin id="1904" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1066 "/>
</bind>
</comp>

<comp id="1906" class="1005" name="zext_ln1068_reg_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="9" slack="1"/>
<pin id="1908" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1068 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="82" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="96" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="232" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="247"><net_src comp="239" pin="3"/><net_sink comp="173" pin=2"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="248" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="263"><net_src comp="255" pin="3"/><net_sink comp="173" pin=2"/></net>

<net id="267"><net_src comp="76" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="76" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="276" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="290"><net_src comp="280" pin="6"/><net_sink comp="276" pin=0"/></net>

<net id="294"><net_src comp="76" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="76" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="303" pin="1"/><net_sink comp="307" pin=4"/></net>

<net id="326"><net_src comp="320" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="354"><net_src comp="348" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="364"><net_src comp="358" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="374"><net_src comp="368" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="384"><net_src comp="378" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="394"><net_src comp="388" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="404"><net_src comp="398" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="414"><net_src comp="408" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="424"><net_src comp="418" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="428"><net_src comp="52" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="429" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="440"><net_src comp="86" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="76" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="437" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="437" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="450"><net_src comp="442" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="464" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="481"><net_src comp="475" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="491"><net_src comp="425" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="485" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="507"><net_src comp="102" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="508"><net_src comp="0" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="509"><net_src comp="2" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="510"><net_src comp="4" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="511"><net_src comp="317" pin="1"/><net_sink comp="493" pin=6"/></net>

<net id="512"><net_src comp="18" pin="0"/><net_sink comp="493" pin=8"/></net>

<net id="513"><net_src comp="20" pin="0"/><net_sink comp="493" pin=9"/></net>

<net id="514"><net_src comp="22" pin="0"/><net_sink comp="493" pin=10"/></net>

<net id="515"><net_src comp="24" pin="0"/><net_sink comp="493" pin=11"/></net>

<net id="526"><net_src comp="30" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="4" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="20" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="529"><net_src comp="130" pin="2"/><net_sink comp="516" pin=5"/></net>

<net id="530"><net_src comp="124" pin="2"/><net_sink comp="516" pin=6"/></net>

<net id="531"><net_src comp="22" pin="0"/><net_sink comp="516" pin=7"/></net>

<net id="540"><net_src comp="100" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="0" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="4" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="543"><net_src comp="20" pin="0"/><net_sink comp="532" pin=5"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="66" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="555"><net_src comp="68" pin="0"/><net_sink comp="544" pin=4"/></net>

<net id="556"><net_src comp="42" pin="0"/><net_sink comp="544" pin=5"/></net>

<net id="557"><net_src comp="22" pin="0"/><net_sink comp="544" pin=6"/></net>

<net id="567"><net_src comp="64" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="66" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="569"><net_src comp="68" pin="0"/><net_sink comp="558" pin=4"/></net>

<net id="570"><net_src comp="42" pin="0"/><net_sink comp="558" pin=5"/></net>

<net id="571"><net_src comp="22" pin="0"/><net_sink comp="558" pin=6"/></net>

<net id="572"><net_src comp="475" pin="4"/><net_sink comp="544" pin=1"/></net>

<net id="573"><net_src comp="485" pin="4"/><net_sink comp="544" pin=2"/></net>

<net id="578"><net_src comp="173" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="148" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="173" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="142" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="52" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="544" pin="7"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="82" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="82" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="160" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="610"><net_src comp="136" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="516" pin=4"/></net>

<net id="615"><net_src comp="136" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="621"><net_src comp="32" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="34" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="617" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="32" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="627" pin=2"/></net>

<net id="640"><net_src comp="36" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="38" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="40" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="42" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="652"><net_src comp="642" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="635" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="627" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="516" pin=4"/></net>

<net id="669"><net_src comp="36" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="659" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="38" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="677"><net_src comp="40" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="627" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="42" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="664" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="627" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="699"><net_src comp="44" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="709"><net_src comp="574" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="580" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="58" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="711" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="725"><net_src comp="60" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="735"><net_src comp="44" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="731" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="745"><net_src comp="62" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="755"><net_src comp="62" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="751" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="765"><net_src comp="58" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="761" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="775"><net_src comp="60" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="771" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="786"><net_src comp="70" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="544" pin="7"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="72" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="794"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="586" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="544" pin="7"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="789" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="74" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="173" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="814"><net_src comp="803" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="807" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="810" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="78" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="70" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="544" pin="7"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="72" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="835"><net_src comp="822" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="586" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="544" pin="7"/><net_sink comp="830" pin=2"/></net>

<net id="842"><net_src comp="830" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="74" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="173" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="855"><net_src comp="844" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="80" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="580" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="874"><net_src comp="70" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="544" pin="7"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="72" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="882"><net_src comp="869" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="586" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="544" pin="7"/><net_sink comp="877" pin=2"/></net>

<net id="889"><net_src comp="877" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="74" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="173" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="902"><net_src comp="891" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="895" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="898" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="78" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="915"><net_src comp="70" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="544" pin="7"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="72" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="923"><net_src comp="910" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="586" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="544" pin="7"/><net_sink comp="918" pin=2"/></net>

<net id="930"><net_src comp="918" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="74" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="264" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="291" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="84" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="84" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="952"><net_src comp="276" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="307" pin="6"/><net_sink comp="948" pin=1"/></net>

<net id="967"><net_src comp="70" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="544" pin="7"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="72" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="975"><net_src comp="962" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="980"><net_src comp="962" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="76" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="986"><net_src comp="558" pin="7"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="52" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="993"><net_src comp="982" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="970" pin="3"/><net_sink comp="988" pin=2"/></net>

<net id="998"><net_src comp="988" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="982" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="976" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="982" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="76" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="962" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1022"><net_src comp="999" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1026"><net_src comp="454" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1033"><net_src comp="92" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="339" pin="4"/><net_sink comp="1027" pin=1"/></net>

<net id="1035"><net_src comp="82" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1036"><net_src comp="72" pin="0"/><net_sink comp="1027" pin=3"/></net>

<net id="1041"><net_src comp="1027" pin="4"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="94" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="464" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="82" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="1054" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1061"><net_src comp="1058" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1066"><net_src comp="592" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="597" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1074"><net_src comp="92" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="330" pin="4"/><net_sink comp="1068" pin=1"/></net>

<net id="1076"><net_src comp="82" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1077"><net_src comp="72" pin="0"/><net_sink comp="1068" pin=3"/></net>

<net id="1082"><net_src comp="1068" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="94" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1093"><net_src comp="1084" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="76" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="597" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1089" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="592" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="339" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="330" pin="4"/><net_sink comp="1107" pin=1"/></net>

<net id="1118"><net_src comp="1107" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="330" pin="4"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="339" pin="4"/><net_sink comp="1113" pin=2"/></net>

<net id="1124"><net_src comp="1113" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1129"><net_src comp="454" pin="4"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1121" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="454" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1121" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1142"><net_src comp="1125" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1143"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=2"/></net>

<net id="1147"><net_src comp="1137" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="602" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1156"><net_src comp="1148" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="98" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1158"><net_src comp="1152" pin="2"/><net_sink comp="532" pin=4"/></net>

<net id="1162"><net_src comp="160" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="160" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1171"><net_src comp="1159" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="98" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1173"><net_src comp="1167" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="1177"><net_src comp="1167" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1183"><net_src comp="36" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="1174" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1185"><net_src comp="38" pin="0"/><net_sink comp="1178" pin=2"/></net>

<net id="1191"><net_src comp="104" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="1167" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1193"><net_src comp="42" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1198"><net_src comp="1178" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="1186" pin="3"/><net_sink comp="1194" pin=1"/></net>

<net id="1204"><net_src comp="1163" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="106" pin="0"/><net_sink comp="1200" pin=1"/></net>

<net id="1206"><net_src comp="1200" pin="2"/><net_sink comp="516" pin=4"/></net>

<net id="1211"><net_src comp="44" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1215"><net_src comp="1207" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1221"><net_src comp="62" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1225"><net_src comp="1217" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1231"><net_src comp="58" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1235"><net_src comp="1227" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1241"><net_src comp="60" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1245"><net_src comp="1237" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1252"><net_src comp="173" pin="7"/><net_sink comp="1247" pin=1"/></net>

<net id="1253"><net_src comp="355" pin="1"/><net_sink comp="1247" pin=2"/></net>

<net id="1259"><net_src comp="173" pin="3"/><net_sink comp="1254" pin=1"/></net>

<net id="1260"><net_src comp="365" pin="1"/><net_sink comp="1254" pin=2"/></net>

<net id="1266"><net_src comp="385" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1267"><net_src comp="173" pin="3"/><net_sink comp="1261" pin=2"/></net>

<net id="1273"><net_src comp="395" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1274"><net_src comp="173" pin="7"/><net_sink comp="1268" pin=2"/></net>

<net id="1280"><net_src comp="345" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1281"><net_src comp="173" pin="3"/><net_sink comp="1275" pin=2"/></net>

<net id="1287"><net_src comp="375" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1288"><net_src comp="173" pin="7"/><net_sink comp="1282" pin=2"/></net>

<net id="1294"><net_src comp="173" pin="3"/><net_sink comp="1289" pin=1"/></net>

<net id="1295"><net_src comp="405" pin="1"/><net_sink comp="1289" pin=2"/></net>

<net id="1301"><net_src comp="173" pin="7"/><net_sink comp="1296" pin=1"/></net>

<net id="1302"><net_src comp="415" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="1307"><net_src comp="1275" pin="3"/><net_sink comp="1303" pin=1"/></net>

<net id="1312"><net_src comp="1282" pin="3"/><net_sink comp="1308" pin=1"/></net>

<net id="1329"><net_src comp="544" pin="7"/><net_sink comp="1325" pin=0"/></net>

<net id="1330"><net_src comp="108" pin="0"/><net_sink comp="1325" pin=1"/></net>

<net id="1338"><net_src comp="1331" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1346"><net_src comp="1339" pin="1"/><net_sink comp="1342" pin=1"/></net>

<net id="1351"><net_src comp="1334" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="1342" pin="2"/><net_sink comp="1347" pin=1"/></net>

<net id="1356"><net_src comp="1342" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1360"><net_src comp="1334" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1366"><net_src comp="1347" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1367"><net_src comp="1353" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1368"><net_src comp="1357" pin="1"/><net_sink comp="1361" pin=2"/></net>

<net id="1376"><net_src comp="1369" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1384"><net_src comp="1377" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1389"><net_src comp="1372" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="1380" pin="2"/><net_sink comp="1385" pin=1"/></net>

<net id="1394"><net_src comp="1380" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1398"><net_src comp="1372" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1404"><net_src comp="1385" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1405"><net_src comp="1391" pin="1"/><net_sink comp="1399" pin=1"/></net>

<net id="1406"><net_src comp="1395" pin="1"/><net_sink comp="1399" pin=2"/></net>

<net id="1411"><net_src comp="1361" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1416"><net_src comp="1399" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1421"><net_src comp="460" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="110" pin="0"/><net_sink comp="1417" pin=1"/></net>

<net id="1427"><net_src comp="544" pin="7"/><net_sink comp="1423" pin=0"/></net>

<net id="1428"><net_src comp="108" pin="0"/><net_sink comp="1423" pin=1"/></net>

<net id="1433"><net_src comp="1423" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1438"><net_src comp="160" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1439"><net_src comp="112" pin="0"/><net_sink comp="1434" pin=1"/></net>

<net id="1444"><net_src comp="602" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1445"><net_src comp="114" pin="0"/><net_sink comp="1440" pin=1"/></net>

<net id="1449"><net_src comp="1440" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="1454"><net_src comp="124" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="516" pin=6"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1457"><net_src comp="1451" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1461"><net_src comp="130" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="516" pin=5"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1464"><net_src comp="1458" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1465"><net_src comp="1458" pin="1"/><net_sink comp="1017" pin=2"/></net>

<net id="1469"><net_src comp="136" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1472"><net_src comp="1466" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1476"><net_src comp="607" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="516" pin=4"/></net>

<net id="1478"><net_src comp="1473" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1482"><net_src comp="612" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1487"><net_src comp="653" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1490"><net_src comp="1484" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1491"><net_src comp="1484" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1495"><net_src comp="659" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="516" pin=4"/></net>

<net id="1500"><net_src comp="684" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1503"><net_src comp="1497" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1504"><net_src comp="1497" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1508"><net_src comp="690" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1513"><net_src comp="166" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1518"><net_src comp="142" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1520"><net_src comp="1515" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1521"><net_src comp="1515" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1522"><net_src comp="1515" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1523"><net_src comp="1515" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="1524"><net_src comp="1515" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1528"><net_src comp="148" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1530"><net_src comp="1525" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1531"><net_src comp="1525" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1532"><net_src comp="1525" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1536"><net_src comp="173" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1539"><net_src comp="1533" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1543"><net_src comp="705" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1547"><net_src comp="154" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1552"><net_src comp="179" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1557"><net_src comp="186" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1562"><net_src comp="193" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1567"><net_src comp="200" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1572"><net_src comp="207" pin="3"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1577"><net_src comp="214" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1582"><net_src comp="221" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1587"><net_src comp="797" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1592"><net_src comp="173" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1594"><net_src comp="1589" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1595"><net_src comp="1589" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1599"><net_src comp="574" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1603"><net_src comp="816" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1607"><net_src comp="838" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1612"><net_src comp="173" pin="3"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1614"><net_src comp="1609" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1615"><net_src comp="1609" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1619"><net_src comp="863" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1623"><net_src comp="885" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1628"><net_src comp="173" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1630"><net_src comp="1625" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1631"><net_src comp="1625" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1635"><net_src comp="574" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1639"><net_src comp="904" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1643"><net_src comp="926" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1648"><net_src comp="116" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1650"><net_src comp="1645" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1651"><net_src comp="1645" pin="1"/><net_sink comp="1412" pin=1"/></net>

<net id="1655"><net_src comp="120" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1657"><net_src comp="1652" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1658"><net_src comp="1652" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1662"><net_src comp="932" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1667"><net_src comp="948" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1672"><net_src comp="173" pin="7"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1677"><net_src comp="173" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1682"><net_src comp="954" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1687"><net_src comp="958" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1692"><net_src comp="173" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1697"><net_src comp="173" pin="7"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1702"><net_src comp="995" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1707"><net_src comp="999" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1709"><net_src comp="1704" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1710"><net_src comp="1704" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1711"><net_src comp="1704" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1712"><net_src comp="1704" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1713"><net_src comp="1704" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1714"><net_src comp="1704" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1715"><net_src comp="1704" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1716"><net_src comp="1704" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1717"><net_src comp="1704" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1721"><net_src comp="1011" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="493" pin=7"/></net>

<net id="1726"><net_src comp="1017" pin="3"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1728"><net_src comp="1723" pin="1"/><net_sink comp="493" pin=5"/></net>

<net id="1729"><net_src comp="1723" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1733"><net_src comp="1023" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1738"><net_src comp="1043" pin="2"/><net_sink comp="1735" pin=0"/></net>

<net id="1742"><net_src comp="1048" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1747"><net_src comp="1062" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1751"><net_src comp="1101" pin="2"/><net_sink comp="1748" pin=0"/></net>

<net id="1755"><net_src comp="1137" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1760"><net_src comp="1144" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="493" pin=4"/></net>

<net id="1762"><net_src comp="1757" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1766"><net_src comp="1152" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="1771"><net_src comp="493" pin="12"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1776"><net_src comp="1167" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1781"><net_src comp="1194" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1783"><net_src comp="1778" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1784"><net_src comp="1778" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1785"><net_src comp="1778" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1789"><net_src comp="1200" pin="2"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="516" pin=4"/></net>

<net id="1794"><net_src comp="232" pin="3"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1799"><net_src comp="239" pin="3"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1804"><net_src comp="248" pin="3"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1809"><net_src comp="255" pin="3"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1814"><net_src comp="1247" pin="3"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1816"><net_src comp="1811" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1817"><net_src comp="1811" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1821"><net_src comp="1254" pin="3"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1823"><net_src comp="1818" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1824"><net_src comp="1818" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1828"><net_src comp="1261" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1830"><net_src comp="1825" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1834"><net_src comp="1268" pin="3"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1836"><net_src comp="1831" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1840"><net_src comp="1275" pin="3"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1842"><net_src comp="1837" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1846"><net_src comp="1282" pin="3"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1848"><net_src comp="1843" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1852"><net_src comp="1289" pin="3"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1854"><net_src comp="1849" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1855"><net_src comp="1849" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1859"><net_src comp="1296" pin="3"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1861"><net_src comp="1856" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1865"><net_src comp="1303" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1870"><net_src comp="1308" pin="2"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1875"><net_src comp="1313" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1880"><net_src comp="1316" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1885"><net_src comp="1319" pin="1"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1890"><net_src comp="1322" pin="1"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1901"><net_src comp="1429" pin="2"/><net_sink comp="1898" pin=0"/></net>

<net id="1905"><net_src comp="1434" pin="2"/><net_sink comp="1902" pin=0"/></net>

<net id="1909"><net_src comp="1446" pin="1"/><net_sink comp="1906" pin=0"/></net>

<net id="1910"><net_src comp="1906" pin="1"/><net_sink comp="532" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {30 31 32 33 47 48 }
	Port: GDn_points | {}
	Port: patches_superpoints | {30 31 32 33 47 48 }
	Port: GDarrayDecoded | {}
	Port: patches_parameters | {1 2 3 4 30 31 32 33 34 35 47 48 }
	Port: radiiDivisionList | {}
	Port: trapezoid_edges_V | {}
 - Input state : 
	Port: makeThirdPatch : n_patches | {29 32 33 34 46 }
	Port: makeThirdPatch : GDn_points | {32 33 }
	Port: makeThirdPatch : patches_superpoints | {1 2 3 4 30 31 32 33 34 35 47 48 }
	Port: makeThirdPatch : lastPatchIndex | {1 }
	Port: makeThirdPatch : z_top_min | {1 }
	Port: makeThirdPatch : z_top_max | {1 }
	Port: makeThirdPatch : complementary_apexZ0 | {6 }
	Port: makeThirdPatch : apexZ0 | {6 }
	Port: makeThirdPatch : ppl | {7 }
	Port: makeThirdPatch : GDarrayDecoded | {32 33 }
	Port: makeThirdPatch : patches_parameters | {1 2 3 4 5 6 10 11 15 16 20 21 26 27 28 30 31 32 33 34 35 36 37 38 47 48 }
	Port: makeThirdPatch : radiiDivisionList | {1 2 3 4 7 8 12 13 17 18 22 23 25 26 32 33 34 35 39 40 43 44 }
	Port: makeThirdPatch : trapezoid_edges_V | {32 33 }
  - Chain level:
	State 1
		call_ln915 : 1
	State 2
	State 3
		secondLastPatchIndex_1 : 1
		zext_ln927 : 1
		sub_ln927 : 2
		trunc_ln918 : 2
		tmp_27_cast : 3
		tmp_22 : 2
		zext_ln918 : 3
		sub_ln918 : 4
		zext_ln916 : 2
		call_ln916 : 3
	State 4
	State 5
		zext_ln918_1 : 1
		patches_parameters_addr : 2
		original_topR_jL_V : 3
	State 6
		icmp_ln886 : 1
		icmp_ln878 : 1
		and_ln919 : 2
	State 7
		zext_ln927_1 : 1
		patches_parameters_addr_13 : 2
		zext_ln932 : 1
		patches_parameters_addr_14 : 2
		zext_ln940 : 1
		patches_parameters_addr_15 : 2
		zext_ln941 : 1
		patches_parameters_addr_16 : 2
		zext_ln922 : 1
		patches_parameters_addr_12 : 2
		zext_ln942 : 1
		patches_parameters_addr_17 : 2
		zext_ln943 : 1
		patches_parameters_addr_18 : 2
	State 8
	State 9
	State 10
		sub_ln180 : 1
		tmp : 1
		select_ln180 : 2
		phitmp : 3
	State 11
		icmp_ln886_2 : 1
		br_ln924 : 2
		sext_ln215 : 1
		ret : 2
		icmp_ln878_2 : 3
	State 12
	State 13
	State 14
	State 15
		sub_ln180_4 : 1
		tmp_25 : 1
		select_ln180_4 : 2
		phitmp4 : 3
	State 16
		sext_ln215_12 : 1
		ret_9 : 2
		icmp_ln886_3 : 3
		icmp_ln878_3 : 1
		and_ln929 : 4
	State 17
	State 18
	State 19
	State 20
		sub_ln180_5 : 1
		tmp_26 : 1
		select_ln180_5 : 2
		phitmp3 : 3
	State 21
		icmp_ln886_4 : 1
		sext_ln215_14 : 1
		br_ln934 : 2
		ret_10 : 2
		icmp_ln878_4 : 3
	State 22
	State 23
	State 24
	State 25
		sub_ln180_6 : 1
		tmp_27 : 1
		select_ln180_6 : 2
		phitmp5 : 3
		store_ln989 : 1
		store_ln989 : 1
	State 26
		or_ln989_2 : 1
	State 27
	State 28
		tmp_28 : 1
		shifted_Align : 2
		shiftOriginal : 2
		icmp_ln886_5 : 1
		shifted_Align_1 : 3
		sext_ln969 : 4
		shiftOriginal_1 : 2
		cmp_i_i297_not : 2
		lnot : 2
		newZtop_V_1 : 2
	State 29
		trunc_ln957 : 1
		tmp_29 : 1
		icmp_ln989 : 2
		or_ln989_1 : 3
		loopCounter_2 : 1
		br_ln989 : 3
		icmp_ln890_2 : 1
		icmp_ln890_3 : 1
		and_ln989_2 : 2
		br_ln989 : 2
		tmp_31 : 1
		icmp_ln989_1 : 2
		or_ln989_3 : 3
		xor_ln989 : 3
		icmp_ln890 : 1
		and_ln989 : 3
		icmp_ln890_1 : 1
		and_ln989_1 : 3
		br_ln989 : 3
		icmp_ln878_5 : 1
		select_ln534 : 2
		sext_ln534 : 3
		shifted_Align_3 : 4
		shifted_Align_4 : 4
		shifted_Align_5 : 5
		trunc_ln957_1 : 6
		br_ln1007 : 1
		br_ln1062 : 1
	State 30
		add_ln1009 : 1
		call_ln1009 : 2
	State 31
	State 32
	State 33
	State 34
		add_ln1015 : 1
		trunc_ln1019 : 2
		tmp_29_cast : 3
		tmp_23 : 2
		sub_ln1019 : 4
		add_ln1015_1 : 1
		call_ln1015 : 2
	State 35
	State 36
		zext_ln1019 : 1
		patches_parameters_addr_19 : 2
		zext_ln1020 : 1
		patches_parameters_addr_20 : 2
		patches_parameters_load : 3
		patches_parameters_load_13 : 3
	State 37
		zext_ln1021 : 1
		patches_parameters_addr_21 : 2
		zext_ln1022 : 1
		patches_parameters_addr_22 : 2
		patches_parameters_load_14 : 3
		patches_parameters_load_15 : 3
		original_topL_jL_V_4 : 1
		original_topR_jL_V_3 : 1
		complementary_topR_jL_V_3 : 1
		complementary_topL_jL_V_3 : 1
	State 38
		complementary_topR_jR_V_4 : 1
		complementary_topL_jR_V_4 : 1
		original_topR_jR_V_3 : 1
		original_topL_jR_V_3 : 1
		horizontalShiftTop_1 : 2
		horizontalShiftBottom_1 : 2
	State 39
	State 40
	State 41
	State 42
		icmp_ln878_6 : 1
		br_ln1035 : 2
		ret_11 : 1
		ret_12 : 1
		icmp_ln878_7 : 2
		trunc_ln1037 : 2
		trunc_ln1037_1 : 2
		horizontalOverlapTop_V_1 : 3
		ret_13 : 1
		ret_14 : 1
		icmp_ln878_8 : 2
		trunc_ln1038 : 2
		trunc_ln1038_1 : 2
		horizontalOverlapBottom_V_1 : 3
		store_ln1042 : 4
		store_ln1042 : 4
		br_ln1054 : 1
	State 43
		op_V_2 : 1
	State 44
	State 45
	State 46
		icmp_ln886_6 : 1
		and_ln1064 : 2
		br_ln1064 : 2
		br_ln1066 : 1
	State 47
		zext_ln1068 : 1
		call_ln1068 : 2
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |       grp_makePatch_alignedToLine_fu_493       |    3    |    32   | 21.9286 |  13199  |  12326  |
|          |              grp_getShadows_fu_516             |    0    |    16   | 4.97257 |   2957  |   1801  |
|   call   |             grp_delete_patch_fu_532            |    0    |    0    |  2.322  |   246   |   651   |
|          | grp_straightLineProjectorFromLayerIJtoK_fu_544 |    0    |    0    |  0.387  |   171   |   285   |
|          | grp_straightLineProjectorFromLayerIJtoK_fu_558 |    0    |    0    |  0.387  |   171   |   285   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |          secondLastPatchIndex_1_fu_627         |    0    |    0    |    0    |    0    |    8    |
|          |               select_ln180_fu_789              |    0    |    0    |    0    |    0    |    32   |
|          |              select_ln180_4_fu_830             |    0    |    0    |    0    |    0    |    32   |
|          |              select_ln180_5_fu_877             |    0    |    0    |    0    |    0    |    32   |
|          |              select_ln180_6_fu_918             |    0    |    0    |    0    |    0    |    32   |
|          |              shifted_Align_fu_970              |    0    |    0    |    0    |    0    |    32   |
|          |             shifted_Align_1_fu_988             |    0    |    0    |    0    |    0    |    32   |
|          |               newZtop_V_1_fu_1017              |    0    |    0    |    0    |    0    |    32   |
|          |              select_ln534_fu_1113              |    0    |    0    |    0    |    0    |    32   |
|  select  |             shifted_Align_5_fu_1137            |    0    |    0    |    0    |    0    |    63   |
|          |          original_topL_jL_V_4_fu_1247          |    0    |    0    |    0    |    0    |    32   |
|          |          original_topR_jL_V_3_fu_1254          |    0    |    0    |    0    |    0    |    32   |
|          |        complementary_topR_jL_V_3_fu_1261       |    0    |    0    |    0    |    0    |    32   |
|          |        complementary_topL_jL_V_3_fu_1268       |    0    |    0    |    0    |    0    |    32   |
|          |        complementary_topR_jR_V_4_fu_1275       |    0    |    0    |    0    |    0    |    32   |
|          |        complementary_topL_jR_V_4_fu_1282       |    0    |    0    |    0    |    0    |    32   |
|          |          original_topR_jR_V_3_fu_1289          |    0    |    0    |    0    |    0    |    32   |
|          |          original_topL_jR_V_3_fu_1296          |    0    |    0    |    0    |    0    |    32   |
|          |        horizontalOverlapTop_V_1_fu_1361        |    0    |    0    |    0    |    0    |    32   |
|          |       horizontalOverlapBottom_V_1_fu_1399      |    0    |    0    |    0    |    0    |    32   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   grp_fu_586                   |    0    |    0    |    0    |    0    |    39   |
|          |                sub_ln927_fu_653                |    0    |    0    |    0    |    0    |    19   |
|          |                sub_ln918_fu_684                |    0    |    0    |    0    |    0    |    19   |
|          |                   ret_fu_810                   |    0    |    0    |    0    |    0    |    39   |
|          |                  ret_9_fu_851                  |    0    |    0    |    0    |    0    |    39   |
|          |                  ret_10_fu_898                 |    0    |    0    |    0    |    0    |    39   |
|          |            horizontalShiftTop_fu_954           |    0    |    0    |    0    |    0    |    39   |
|    sub   |          horizontalShiftBottom_fu_958          |    0    |    0    |    0    |    0    |    39   |
|          |             shifted_Align_3_fu_1125            |    0    |    0    |    0    |    0    |    71   |
|          |               sub_ln1019_fu_1194               |    0    |    0    |    0    |    0    |    19   |
|          |          horizontalShiftTop_1_fu_1303          |    0    |    0    |    0    |    0    |    39   |
|          |         horizontalShiftBottom_1_fu_1308        |    0    |    0    |    0    |    0    |    39   |
|          |                 ret_11_fu_1334                 |    0    |    0    |    0    |    0    |    39   |
|          |                 ret_12_fu_1342                 |    0    |    0    |    0    |    0    |    39   |
|          |                 ret_13_fu_1372                 |    0    |    0    |    0    |    0    |    39   |
|          |                 ret_14_fu_1380                 |    0    |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   grp_fu_574                   |    0    |    0    |    0    |    0    |    20   |
|          |                   grp_fu_580                   |    0    |    0    |    0    |    0    |    20   |
|          |                   grp_fu_592                   |    0    |    0    |    0    |    0    |    20   |
|          |                   grp_fu_597                   |    0    |    0    |    0    |    0    |    20   |
|          |                icmp_ln905_fu_617               |    0    |    0    |    0    |    0    |    11   |
|          |                  phitmp_fu_797                 |    0    |    0    |    0    |    0    |    20   |
|          |               icmp_ln878_2_fu_816              |    0    |    0    |    0    |    0    |    20   |
|          |                 phitmp4_fu_838                 |    0    |    0    |    0    |    0    |    20   |
|          |               icmp_ln886_3_fu_857              |    0    |    0    |    0    |    0    |    20   |
|          |                 phitmp3_fu_885                 |    0    |    0    |    0    |    0    |    20   |
|   icmp   |               icmp_ln878_4_fu_904              |    0    |    0    |    0    |    0    |    20   |
|          |                 phitmp5_fu_926                 |    0    |    0    |    0    |    0    |    20   |
|          |               icmp_ln886_5_fu_982              |    0    |    0    |    0    |    0    |    20   |
|          |               icmp_ln989_fu_1037               |    0    |    0    |    0    |    0    |    19   |
|          |              icmp_ln989_1_fu_1078              |    0    |    0    |    0    |    0    |    19   |
|          |              icmp_ln878_5_fu_1107              |    0    |    0    |    0    |    0    |    20   |
|          |              icmp_ln878_6_fu_1325              |    0    |    0    |    0    |    0    |    20   |
|          |              icmp_ln878_7_fu_1347              |    0    |    0    |    0    |    0    |    20   |
|          |              icmp_ln878_8_fu_1385              |    0    |    0    |    0    |    0    |    20   |
|          |               icmp_ln1054_fu_1417              |    0    |    0    |    0    |    0    |    20   |
|          |              icmp_ln886_6_fu_1423              |    0    |    0    |    0    |    0    |    20   |
|          |               icmp_ln1066_fu_1434              |    0    |    0    |    0    |    0    |    11   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |           secondLastPatchIndex_fu_622          |    0    |    0    |    0    |    0    |    15   |
|          |                add_ln918_fu_695                |    0    |    0    |    0    |    0    |    19   |
|          |                add_ln927_fu_711                |    0    |    0    |    0    |    0    |    19   |
|          |                add_ln932_fu_721                |    0    |    0    |    0    |    0    |    19   |
|          |                add_ln940_fu_731                |    0    |    0    |    0    |    0    |    19   |
|          |                add_ln941_fu_741                |    0    |    0    |    0    |    0    |    19   |
|          |                add_ln922_fu_751                |    0    |    0    |    0    |    0    |    19   |
|          |                add_ln942_fu_761                |    0    |    0    |    0    |    0    |    19   |
|          |                add_ln943_fu_771                |    0    |    0    |    0    |    0    |    19   |
|    add   |              loopCounter_2_fu_1048             |    0    |    0    |    0    |    0    |    39   |
|          |             shifted_Align_4_fu_1131            |    0    |    0    |    0    |    0    |    71   |
|          |               add_ln1009_fu_1152               |    0    |    0    |    0    |    0    |    15   |
|          |               add_ln1015_fu_1167               |    0    |    0    |    0    |    0    |    15   |
|          |              add_ln1015_1_fu_1200              |    0    |    0    |    0    |    0    |    12   |
|          |               add_ln1019_fu_1207               |    0    |    0    |    0    |    0    |    19   |
|          |               add_ln1020_fu_1217               |    0    |    0    |    0    |    0    |    19   |
|          |               add_ln1021_fu_1227               |    0    |    0    |    0    |    0    |    19   |
|          |               add_ln1022_fu_1237               |    0    |    0    |    0    |    0    |    19   |
|          |               add_ln1068_fu_1440               |    0    |    0    |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                and_ln919_fu_705                |    0    |    0    |    0    |    0    |    2    |
|          |                and_ln929_fu_863                |    0    |    0    |    0    |    0    |    2    |
|          |                  lnot_fu_1011                  |    0    |    0    |    0    |    0    |    2    |
|    and   |               and_ln989_2_fu_1062              |    0    |    0    |    0    |    0    |    2    |
|          |                and_ln989_fu_1095               |    0    |    0    |    0    |    0    |    2    |
|          |               and_ln989_1_fu_1101              |    0    |    0    |    0    |    0    |    2    |
|          |               and_ln1064_fu_1429               |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 or_ln989_fu_932                |    0    |    0    |    0    |    0    |    2    |
|          |                or_ln989_2_fu_948               |    0    |    0    |    0    |    0    |    2    |
|    or    |             shiftOriginal_1_fu_999             |    0    |    0    |    0    |    0    |    2    |
|          |               or_ln989_1_fu_1043               |    0    |    0    |    0    |    0    |    2    |
|          |               or_ln989_3_fu_1084               |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |              shiftOriginal_fu_976              |    0    |    0    |    0    |    0    |    2    |
|    xor   |             cmp_i_i297_not_fu_1005             |    0    |    0    |    0    |    0    |    2    |
|          |                xor_ln989_fu_1089               |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |           z_top_max_read_read_fu_124           |    0    |    0    |    0    |    0    |    0    |
|          |           z_top_min_read_read_fu_130           |    0    |    0    |    0    |    0    |    0    |
|          |         lastPatchIndex_read_read_fu_136        |    0    |    0    |    0    |    0    |    0    |
|   read   |             apexZ0_read_read_fu_142            |    0    |    0    |    0    |    0    |    0    |
|          |      complementary_apexZ0_read_read_fu_148     |    0    |    0    |    0    |    0    |    0    |
|          |              ppl_read_read_fu_154              |    0    |    0    |    0    |    0    |    0    |
|          |                 grp_read_fu_160                |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |               trunc_ln927_fu_607               |    0    |    0    |    0    |    0    |    0    |
|          |               trunc_ln918_fu_659               |    0    |    0    |    0    |    0    |    0    |
|          |               trunc_ln957_fu_1023              |    0    |    0    |    0    |    0    |    0    |
|          |              trunc_ln957_1_fu_1144             |    0    |    0    |    0    |    0    |    0    |
|   trunc  |              trunc_ln1015_fu_1163              |    0    |    0    |    0    |    0    |    0    |
|          |              trunc_ln1019_fu_1174              |    0    |    0    |    0    |    0    |    0    |
|          |              trunc_ln1037_fu_1353              |    0    |    0    |    0    |    0    |    0    |
|          |             trunc_ln1037_1_fu_1357             |    0    |    0    |    0    |    0    |    0    |
|          |              trunc_ln1038_fu_1391              |    0    |    0    |    0    |    0    |    0    |
|          |             trunc_ln1038_1_fu_1395             |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                zext_ln915_fu_612               |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln927_fu_649               |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln918_fu_680               |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln916_fu_690               |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln918_1_fu_700              |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln927_1_fu_716              |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln932_fu_726               |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln940_fu_736               |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln941_fu_746               |    0    |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln922_fu_756               |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln942_fu_766               |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln943_fu_776               |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln1009_fu_1148              |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln1015_fu_1159              |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln1019_fu_1212              |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln1020_fu_1222              |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln1021_fu_1232              |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln1022_fu_1242              |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln1068_fu_1446              |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 tmp_cast_fu_635                |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_s_fu_642                  |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|               tmp_27_cast_fu_664               |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_22_fu_672                 |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_29_cast_fu_1178              |    0    |    0    |    0    |    0    |    0    |
|          |                 tmp_23_fu_1186                 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   tmp_fu_781                   |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_25_fu_822                 |    0    |    0    |    0    |    0    |    0    |
| bitselect|                  tmp_26_fu_869                 |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_27_fu_910                 |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_28_fu_962                 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                sext_ln215_fu_803               |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_11_fu_807              |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_12_fu_844              |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_13_fu_848              |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_14_fu_891              |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_15_fu_895              |    0    |    0    |    0    |    0    |    0    |
|          |                sext_ln969_fu_995               |    0    |    0    |    0    |    0    |    0    |
|   sext   |               sext_ln534_fu_1121               |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_16_fu_1313             |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_17_fu_1316             |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_18_fu_1319             |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_19_fu_1322             |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_20_fu_1331             |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_21_fu_1339             |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_22_fu_1369             |    0    |    0    |    0    |    0    |    0    |
|          |              sext_ln215_23_fu_1377             |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                 tmp_29_fu_1027                 |    0    |    0    |    0    |    0    |    0    |
|          |                 tmp_31_fu_1068                 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                |    3    |    48   | 29.9972 |  16744  |  17451  |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|         add_ln1009_reg_1763        |    9   |
|        add_ln1015_1_reg_1786       |    5   |
|         add_ln1015_reg_1773        |    9   |
|        agg_tmp210_0_reg_482        |   32   |
|         and_ln1064_reg_1898        |    1   |
|         and_ln919_reg_1540         |    1   |
|         and_ln929_reg_1616         |    1   |
|        and_ln989_1_reg_1748        |    1   |
|        and_ln989_2_reg_1744        |    1   |
|        apexZ0_read_reg_1515        |   32   |
| complementary_apexZ0_read_reg_1525 |   32   |
|  complementary_topL_jL_V_1_reg_395 |   32   |
| complementary_topL_jL_V_3_reg_1831 |   32   |
|  complementary_topL_jL_V_reg_1674  |   32   |
| complementary_topL_jR_V_3_reg_1625 |   32   |
| complementary_topL_jR_V_4_reg_1843 |   32   |
|   complementary_topL_jR_V_reg_375  |   32   |
|  complementary_topR_jL_V_1_reg_385 |   32   |
| complementary_topR_jL_V_3_reg_1825 |   32   |
|  complementary_topR_jL_V_reg_1669  |   32   |
| complementary_topR_jR_V_3_reg_1609 |   32   |
| complementary_topR_jR_V_4_reg_1837 |   32   |
|   complementary_topR_jR_V_reg_345  |   32   |
|          empty_83_reg_276          |    1   |
|          empty_84_reg_291          |    1   |
|          empty_85_reg_303          |    1   |
|          empty_86_reg_327          |   32   |
|          empty_87_reg_336          |   32   |
|            empty_reg_264           |    1   |
| horizontalOverlapBottom_V_reg_1645 |   32   |
|   horizontalOverlapTop_V_reg_1652  |   32   |
|  horizontalShiftBottom_1_reg_1867  |   32   |
|   horizontalShiftBottom_reg_1684   |   32   |
|    horizontalShiftTop_1_reg_1862   |   32   |
|     horizontalShiftTop_reg_1679    |   32   |
|        icmp_ln1066_reg_1902        |    1   |
|        icmp_ln878_2_reg_1600       |    1   |
|        icmp_ln878_4_reg_1636       |    1   |
|        icmp_ln886_2_reg_1596       |    1   |
|        icmp_ln886_4_reg_1632       |    1   |
|    lastPatchIndex_read_reg_1466    |    8   |
|            lnot_reg_1718           |    1   |
|       loopCounter_2_reg_1739       |   32   |
|         loopCounter_reg_460        |   32   |
|makeHorizontallyShiftedPatch_reg_437|    1   |
|        newZtop_V_1_reg_1723        |   32   |
|          newZtop_V_reg_425         |   32   |
|         or_ln989_1_reg_1735        |    1   |
|         or_ln989_2_reg_1664        |    1   |
|          or_ln989_reg_1659         |    1   |
|    original_topL_jL_V_3_reg_1589   |   32   |
|    original_topL_jL_V_4_reg_1811   |   32   |
|     original_topL_jL_V_reg_355     |   32   |
|    original_topL_jR_V_1_reg_415    |   32   |
|    original_topL_jR_V_3_reg_1856   |   32   |
|     original_topL_jR_V_reg_1694    |   32   |
|    original_topR_jL_V_1_reg_365    |   32   |
|    original_topR_jL_V_3_reg_1818   |   32   |
|     original_topR_jL_V_reg_1533    |   32   |
|    original_topR_jR_V_1_reg_405    |   32   |
|    original_topR_jR_V_3_reg_1849   |   32   |
|     original_topR_jR_V_reg_1689    |   32   |
| patches_parameters_addr_12_reg_1569|   12   |
| patches_parameters_addr_13_reg_1549|   12   |
| patches_parameters_addr_14_reg_1554|   12   |
| patches_parameters_addr_15_reg_1559|   12   |
| patches_parameters_addr_16_reg_1564|   12   |
| patches_parameters_addr_17_reg_1574|   12   |
| patches_parameters_addr_18_reg_1579|   12   |
| patches_parameters_addr_19_reg_1791|   12   |
| patches_parameters_addr_20_reg_1796|   12   |
| patches_parameters_addr_21_reg_1801|   12   |
| patches_parameters_addr_22_reg_1806|   12   |
|  patches_parameters_addr_reg_1510  |   12   |
|          phi_ln166_reg_472         |   32   |
|          phitmp3_reg_1620          |    1   |
|          phitmp4_reg_1604          |    1   |
|          phitmp5_reg_1640          |    1   |
|           phitmp_reg_1584          |    1   |
|        ppl_assign1_reg_1768        |   32   |
|        ppl_assign_0_reg_317        |   32   |
|          ppl_read_reg_1544         |   32   |
|               reg_602              |    8   |
|       sext_ln215_16_reg_1872       |   33   |
|       sext_ln215_17_reg_1877       |   33   |
|       sext_ln215_18_reg_1882       |   33   |
|       sext_ln215_19_reg_1887       |   33   |
|         sext_ln969_reg_1699        |   64   |
|      shiftOriginal_1_reg_1704      |    1   |
|       shifted_Align_2_reg_451      |   64   |
|      shifted_Align_5_reg_1752      |   64   |
|         sub_ln1019_reg_1778        |   12   |
|         sub_ln918_reg_1497         |   12   |
|         sub_ln927_reg_1484         |   12   |
|        trunc_ln918_reg_1492        |    5   |
|        trunc_ln927_reg_1473        |    5   |
|       trunc_ln957_1_reg_1757       |   32   |
|        trunc_ln957_reg_1730        |   32   |
|       z_top_max_read_reg_1451      |   32   |
|       z_top_min_read_reg_1458      |   32   |
|        zext_ln1068_reg_1906        |    9   |
|         zext_ln915_reg_1479        |    9   |
|         zext_ln916_reg_1505        |    9   |
+------------------------------------+--------+
|                Total               |  2108  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_173               |  p0  |  11  |  12  |   132  ||    59   |
|                grp_access_fu_173               |  p2  |   6  |   0  |    0   ||    31   |
|                  empty_reg_264                 |  p0  |   2  |   1  |    2   ||    9    |
|                empty_83_reg_276                |  p0  |   2  |   1  |    2   ||    9    |
|                empty_84_reg_291                |  p0  |   2  |   1  |    2   ||    9    |
|                newZtop_V_reg_425               |  p0  |   2  |  32  |   64   ||    9    |
|      makeHorizontallyShiftedPatch_reg_437      |  p0  |   3  |   1  |    3   ||    9    |
|               loopCounter_reg_460              |  p0  |   2  |  32  |   64   ||    9    |
|              grp_getShadows_fu_516             |  p2  |   6  |   9  |   54   ||    31   |
|              grp_getShadows_fu_516             |  p4  |   6  |   5  |   30   ||    31   |
|              grp_getShadows_fu_516             |  p5  |   2  |  32  |   64   ||    9    |
|              grp_getShadows_fu_516             |  p6  |   2  |  32  |   64   ||    9    |
|             grp_delete_patch_fu_532            |  p4  |   4  |   9  |   36   ||    20   |
| grp_straightLineProjectorFromLayerIJtoK_fu_544 |  p1  |   7  |  32  |   224  ||    37   |
| grp_straightLineProjectorFromLayerIJtoK_fu_544 |  p2  |   3  |  32  |   96   ||    14   |
|                   grp_fu_574                   |  p1  |   2  |  32  |   64   ||    9    |
|                   grp_fu_580                   |  p1  |   2  |  32  |   64   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   965  || 7.49967 ||   313   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |   48   |   29   |  16744 |  17451 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    7   |    -   |   313  |
|  Register |    -   |    -   |    -   |  2108  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   48   |   37   |  18852 |  17764 |
+-----------+--------+--------+--------+--------+--------+
