// Seed: 2486559837
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri  id_3,
    output wand id_4
);
  assign id_4 = 1'b0 == 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd7,
    parameter id_7 = 32'd55
) (
    input supply0 _id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri0 id_4,
    output logic id_5
);
  parameter id_7 = 1 == 1;
  always @* id_5 = id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_2,
      id_3
  );
  wire [-1 'b0 |  id_7  &  id_0 : 1] id_8;
  notif1 primCall (id_3, id_2, id_7);
endmodule
