INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/git/ECE_exp2/week2/N01_logic_gate/N01_logic_gate.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/git/ECE_exp2/week2/N01_logic_gate/N01_logic_gate.srcs/sim_1/new/logic_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_tb
