Luca Benini , Angelo Galati , Alberto Macii , Enrico Macii , Massimo Poncino, Energy-efficient data scrambling on memory-processor interfaces, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871517]
Luca Benini , Alberto Macii , Enrico Macii , Elvira Omerbegovic , Fabrizio Pro , Massimo Poncino, Energy-aware design techniques for differential power analysis protection, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775845]
Boneh, D., DeMillo, R., and Lipton, R.2001. On the importance of eliminating errors in cryptographic computations.J. Cryptol. 14, 2, 101--119.
Burd, T., Pering, T., Stratakos, A., and Brodersen, R.2000. A dynamic voltage scaled microprocessor system.IEEE Trans. Syst. Sci. Cybern. 35, 11, 1571--1580.
Thomas D. Burd , Robert W. Brodersen, Design issues for dynamic voltage scaling, Proceedings of the 2000 international symposium on Low power electronics and design, p.9-14, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344181]
Burd, T. D., Pering, T. A., Stratakos, A. J., and Brodersen, R. W.2002. A dynamic voltage scaled microprocessor system.IEEE J. Solid-State Circ. 35,11, 1571--1580.
Benoît Chevallier-Mames , Mathieu Ciet , Marc Joye, Low-Cost Solutions for Preventing Simple Side-Channel Analysis: Side-Channel Atomicity, IEEE Transactions on Computers, v.53 n.6, p.760-768, June 2004[doi>10.1109/TC.2004.13]
Kihwan Choi , Ramakrishna Soma , Massoud Pedram, Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996718]
Jean-Sébastien Coron, Resistance against Differential Power Analysis for Elliptic Curve Cryptosystems, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.292-302, August 12-13, 1999
Ghiasi, S., Casmira, J., and Grunwald, D.2000. Using IPC variation in workload with externally specified rates to reduce power consumption. InProceedings of the Workshop on Complexity-Effective Design.
Giancane, L., Marietti, P., Olivieri, M., Scotti, G., and Trifiletti, A.2008. A new dynamic differential logic style as a countermeasure to power analysis attacks. InProceedings of the International Conference on Electronics, Circuits and Systems. 364--367.
Louis Goubin , Jacques Patarin, DES and Differential Power Analysis (The "Duplication" Method), Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.158-172, August 12-13, 1999
Sylvain Guilley , Laurent Sauvage , Philippe Hoogvorst , Renaud Pacalet , Guido Marco Bertoni , Sumanta Chaudhuri, Security Evaluation of WDDL and SecLib Countermeasures against Power Attacks, IEEE Transactions on Computers, v.57 n.11, p.1482-1497, November 2008[doi>10.1109/TC.2008.109]
Amir Khatibzadeh , Catherine Gebotys, Enhanced Current-Balanced Logic (ECBL): An Area Efficient Solution to Secure Smart Cards against Differential Power Attack, Proceedings of the International Conference on Information Technology, p.898-899, April 02-04, 2007[doi>10.1109/ITNG.2007.89]
Paul C. Kocher, Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology, p.104-113, August 18-22, 1996
Paul C. Kocher , Joshua Jaffe , Benjamin Jun, Differential Power Analysis, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, p.388-397, August 15-19, 1999
Srivaths Ravi , Paul Kocher , Ruby Lee , Gary McGraw , Anand Raghunathan, Security as a new dimension in embedded system design, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996771]
Oliver Kömmerling , Markus G. Kuhn, Design principles for tamper-resistant smartcard processors, Proceedings of the USENIX Workshop on Smartcard Technology on USENIX Workshop on Smartcard Technology, p.2-2, May 10-11, 1999, Chicago, Illinois
Philip Koopman, Embedded System Security, Computer, v.37 n.7, p.95-97, July 2004[doi>10.1109/MC.2004.52]
J. R. Lorch , A. J. Smith, PACE: A New Approach to Dynamic Voltage Scaling, IEEE Transactions on Computers, v.53 n.7, p.856-869, July 2004[doi>10.1109/TC.2004.35]
Jiong Luo , Niraj K. Jha , Li-Shiuan Peh, Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.4, p.427-437, April 2007[doi>10.1109/TVLSI.2007.893660]
Paul Cunningham , Ross Anderson , Robert Mullins , George Taylor , Simon Moore, Improving Smart Card Security Using Self-Timed Circuits, Proceedings of the 8th International Symposium on Asynchronus Circuits and Systems, p.211, April 08-11, 2002
N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, Proceedings of the 27th annual international symposium on Computer architecture, p.95-106, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339659]
Nowka, K. J., Carpenter, G. D., MacDonald, E. W., Ngo, H. C., Brock, B. C., Ishii, K. I., Nguyen, T. Y., and Burns, J. L.2002. A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling.IEEE J. Solid-State Circ. 37, 11, 1441--1447.
Jean-Jacques Quisquater , David Samyde, ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smart Cards, Proceedings of the International Conference on Research in Smart Cards: Smart Card Programming and Security, p.200-210, September 19-21, 2001
Quisquater, J. J. and Samyde, D.2002. Side-channel cryptanalysis. InProceedings of Securité de la Communication sur Internet (SECI’02). 179--184.
Girish B. Ratanpal , Ronald D. Williams , Travis N. Blalock, An On-Chip Signal Suppression Countermeasure to Power Analysis Attacks, IEEE Transactions on Dependable and Secure Computing, v.1 n.3, p.179-189, July 2004[doi>10.1109/TDSC.2004.25]
Srivaths Ravi , Anand Raghunathan , Srimat Chakradhar, Embedding Security in Wireless Embedded Systems, Proceedings of the 16th International Conference on VLSI Design, p.269, January 04-08, 2003
Denis Réal , Cécile Canovas , Jessy Clédière , Mhamed Drissi , Frédéric Valette, Defeating classical hardware countermeasures: a new processing for side channel analysis, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403684]
Francesco Regazzoni , Thomas Eisenbarth , Johann Grobschadl , Luca Breveglieri , Paolo Ienne , Israel Koren , Christof Paar, Power Attacks Resistance of Cryptographic S-boxes with added Error Detection Circuits, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.508-516, September 26-28, 2007
Rohatgi, P.2010. Protecting FPGAs from power analysis. Tech. rep., Cryptography Research Inc.
Saputra, H., Narayanan, V., Kandemir, M., Irwin, M. J., Brooks, R., and Zhang, S. K. W.2003. Masking the energy behavior of DES encryption.IEE Proc. Comput. Digital Techn.84--89.
Bruce Schneier , Phil Sutherland, Applied Cryptography: Protocols, Algorithms, and Source Code in C, John Wiley & Sons, Inc., New York, NY, 1995
Subhayan Sen , Sk. Iqbal Hossain , Kabirul Islam , Dipanwita Roy Chowdhuri , P Pal Chaudhuri, Cryptosystem Designed for Embedded System Security, Proceedings of the 16th International Conference on VLSI Design, p.271, January 04-08, 2003
Tiri, K. and Verbauwhede, I.2003. Securing encryption algorithms against DPA at the logic level: next generation smart card technology. InProceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. 125--136.
Wagner, D. and Waddle, J.2004. Towards efficient second-order power analysis. InProceedings of the International Workshop on Cryptographic Hardware & Embedded Systems. 1--15.
Changjiu Xian , Yung-Hsiang Lu , Zhiyuan Li, Dynamic Voltage Scaling for Multitasking Real-Time Systems With Uncertain Execution Time, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.8, p.1467-1478, August 2008[doi>10.1109/TCAD.2008.925778]
Bo Zhai , David Blaauw , Dennis Sylvester , Krisztian Flautner, Theoretical and practical limits of dynamic voltage scaling, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996798]
