{"vcs1":{"timestamp_begin":1726129534.679656275, "rt":1.56, "ut":0.33, "st":0.18}}
{"vcselab":{"timestamp_begin":1726129536.311701845, "rt":1.06, "ut":0.33, "st":0.14}}
{"link":{"timestamp_begin":1726129537.437664750, "rt":0.32, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726129534.070682221}
{"VCS_COMP_START_TIME": 1726129534.070682221}
{"VCS_COMP_END_TIME": 1726129540.448463150}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329928}}
{"stitch_vcselab": {"peak_mem": 231536}}
