synthesisable_files - all necessary files for syntehsis of entire design. Includes final versions of db and rcb. 
(!) Note: vdp has constrained vaddr port size to be synthesisable. Must match the testbench.

post_synth_sim_files - testbench included for completeness.