#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e4afeeec5a0 .scope module, "DMuxTest" "DMuxTest" 2 3;
 .timescale 0 0;
v0x5e4afef18500_0 .var "in", 0 0;
v0x5e4afef185c0_0 .net "out1", 0 0, L_0x5e4afef1e880;  1 drivers
v0x5e4afef18710_0 .net "out2", 0 0, L_0x5e4afef1e9e0;  1 drivers
v0x5e4afef18840_0 .var "sel", 0 0;
S_0x5e4afeeee020 .scope module, "mux_gate" "DMux" 2 7, 3 3 0, S_0x5e4afeeec5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out_a";
    .port_info 2 /OUTPUT 1 "out_b";
    .port_info 3 /INPUT 1 "sel";
v0x5e4afef18060_0 .net "in", 0 0, v0x5e4afef18500_0;  1 drivers
v0x5e4afef18190_0 .net "out_a", 0 0, L_0x5e4afef1e880;  alias, 1 drivers
v0x5e4afef18250_0 .net "out_b", 0 0, L_0x5e4afef1e9e0;  alias, 1 drivers
v0x5e4afef182f0_0 .net "sel", 0 0, v0x5e4afef18840_0;  1 drivers
v0x5e4afef18390_0 .net "sel_out", 0 0, L_0x5e4afef1e740;  1 drivers
S_0x5e4afeeee270 .scope module, "and_gate" "And" 3 9, 4 3 0, S_0x5e4afeeee020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e4afef16070_0 .net "in_a", 0 0, v0x5e4afef18500_0;  alias, 1 drivers
v0x5e4afef16140_0 .net "in_b", 0 0, L_0x5e4afef1e740;  alias, 1 drivers
v0x5e4afef16210_0 .net "out", 0 0, L_0x5e4afef1e880;  alias, 1 drivers
v0x5e4afef16330_0 .net "temp_out", 0 0, L_0x5e4afef1e7d0;  1 drivers
S_0x5e4afeeaecf0 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5e4afeeee270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1e7d0 .functor NAND 1, v0x5e4afef18500_0, L_0x5e4afef1e740, C4<1>, C4<1>;
v0x5e4afeeeaad0_0 .net "in_a", 0 0, v0x5e4afef18500_0;  alias, 1 drivers
v0x5e4afef15580_0 .net "in_b", 0 0, L_0x5e4afef1e740;  alias, 1 drivers
v0x5e4afef15640_0 .net "out", 0 0, L_0x5e4afef1e7d0;  alias, 1 drivers
S_0x5e4afef15790 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5e4afeeee270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e4afef15ec0_0 .net "in_a", 0 0, L_0x5e4afef1e7d0;  alias, 1 drivers
v0x5e4afef15f60_0 .net "out", 0 0, L_0x5e4afef1e880;  alias, 1 drivers
S_0x5e4afef15970 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5e4afef15790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1e880 .functor NAND 1, L_0x5e4afef1e7d0, L_0x5e4afef1e7d0, C4<1>, C4<1>;
v0x5e4afef15be0_0 .net "in_a", 0 0, L_0x5e4afef1e7d0;  alias, 1 drivers
v0x5e4afef15cd0_0 .net "in_b", 0 0, L_0x5e4afef1e7d0;  alias, 1 drivers
v0x5e4afef15dc0_0 .net "out", 0 0, L_0x5e4afef1e880;  alias, 1 drivers
S_0x5e4afef163f0 .scope module, "and_gate3" "And" 3 10, 4 3 0, S_0x5e4afeeee020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e4afef173e0_0 .net "in_a", 0 0, v0x5e4afef18500_0;  alias, 1 drivers
v0x5e4afef17480_0 .net "in_b", 0 0, v0x5e4afef18840_0;  alias, 1 drivers
v0x5e4afef17570_0 .net "out", 0 0, L_0x5e4afef1e9e0;  alias, 1 drivers
v0x5e4afef17690_0 .net "temp_out", 0 0, L_0x5e4afef1e930;  1 drivers
S_0x5e4afef165d0 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5e4afef163f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1e930 .functor NAND 1, v0x5e4afef18500_0, v0x5e4afef18840_0, C4<1>, C4<1>;
v0x5e4afef16840_0 .net "in_a", 0 0, v0x5e4afef18500_0;  alias, 1 drivers
v0x5e4afef16950_0 .net "in_b", 0 0, v0x5e4afef18840_0;  alias, 1 drivers
v0x5e4afef16a10_0 .net "out", 0 0, L_0x5e4afef1e930;  alias, 1 drivers
S_0x5e4afef16b30 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5e4afef163f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e4afef17230_0 .net "in_a", 0 0, L_0x5e4afef1e930;  alias, 1 drivers
v0x5e4afef172d0_0 .net "out", 0 0, L_0x5e4afef1e9e0;  alias, 1 drivers
S_0x5e4afef16d10 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5e4afef16b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1e9e0 .functor NAND 1, L_0x5e4afef1e930, L_0x5e4afef1e930, C4<1>, C4<1>;
v0x5e4afef16f80_0 .net "in_a", 0 0, L_0x5e4afef1e930;  alias, 1 drivers
v0x5e4afef17040_0 .net "in_b", 0 0, L_0x5e4afef1e930;  alias, 1 drivers
v0x5e4afef17130_0 .net "out", 0 0, L_0x5e4afef1e9e0;  alias, 1 drivers
S_0x5e4afef17750 .scope module, "not_gate2" "Not" 3 8, 6 3 0, S_0x5e4afeeee020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e4afef17e30_0 .net "in_a", 0 0, v0x5e4afef18840_0;  alias, 1 drivers
v0x5e4afef17f60_0 .net "out", 0 0, L_0x5e4afef1e740;  alias, 1 drivers
S_0x5e4afef178e0 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5e4afef17750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1e740 .functor NAND 1, v0x5e4afef18840_0, v0x5e4afef18840_0, C4<1>, C4<1>;
v0x5e4afef17b30_0 .net "in_a", 0 0, v0x5e4afef18840_0;  alias, 1 drivers
v0x5e4afef17c40_0 .net "in_b", 0 0, v0x5e4afef18840_0;  alias, 1 drivers
v0x5e4afef17d00_0 .net "out", 0 0, L_0x5e4afef1e740;  alias, 1 drivers
S_0x5e4afeeec730 .scope module, "Or" "Or" 7 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e4afef1df70_0 .net "branch1_out", 0 0, L_0x5e4afef1ebf0;  1 drivers
v0x5e4afef1e0a0_0 .net "branch2_out", 0 0, L_0x5e4afef1ee00;  1 drivers
o0x752cd907b738 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e4afef1e1f0_0 .net "in_a", 0 0, o0x752cd907b738;  0 drivers
o0x752cd907b9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e4afef1e350_0 .net "in_b", 0 0, o0x752cd907b9d8;  0 drivers
v0x5e4afef1e480_0 .net "out", 0 0, L_0x5e4afef1f120;  1 drivers
v0x5e4afef1e520_0 .net "temp1_out", 0 0, L_0x5e4afef1eb40;  1 drivers
v0x5e4afef1e5c0_0 .net "temp2_out", 0 0, L_0x5e4afef1ed50;  1 drivers
v0x5e4afef1e660_0 .net "temp3_out", 0 0, L_0x5e4afef1f070;  1 drivers
S_0x5e4afef188e0 .scope module, "and_gate" "And" 7 9, 4 3 0, S_0x5e4afeeec730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e4afef19800_0 .net "in_a", 0 0, o0x752cd907b738;  alias, 0 drivers
v0x5e4afef198f0_0 .net "in_b", 0 0, o0x752cd907b738;  alias, 0 drivers
v0x5e4afef199b0_0 .net "out", 0 0, L_0x5e4afef1eb40;  alias, 1 drivers
v0x5e4afef19aa0_0 .net "temp_out", 0 0, L_0x5e4afef1ea90;  1 drivers
S_0x5e4afef18a70 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5e4afef188e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1ea90 .functor NAND 1, o0x752cd907b738, o0x752cd907b738, C4<1>, C4<1>;
v0x5e4afef18c40_0 .net "in_a", 0 0, o0x752cd907b738;  alias, 0 drivers
v0x5e4afef18d20_0 .net "in_b", 0 0, o0x752cd907b738;  alias, 0 drivers
v0x5e4afef18e10_0 .net "out", 0 0, L_0x5e4afef1ea90;  alias, 1 drivers
S_0x5e4afef18f20 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5e4afef188e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e4afef19650_0 .net "in_a", 0 0, L_0x5e4afef1ea90;  alias, 1 drivers
v0x5e4afef196f0_0 .net "out", 0 0, L_0x5e4afef1eb40;  alias, 1 drivers
S_0x5e4afef19100 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5e4afef18f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1eb40 .functor NAND 1, L_0x5e4afef1ea90, L_0x5e4afef1ea90, C4<1>, C4<1>;
v0x5e4afef19370_0 .net "in_a", 0 0, L_0x5e4afef1ea90;  alias, 1 drivers
v0x5e4afef19460_0 .net "in_b", 0 0, L_0x5e4afef1ea90;  alias, 1 drivers
v0x5e4afef19550_0 .net "out", 0 0, L_0x5e4afef1eb40;  alias, 1 drivers
S_0x5e4afef19c10 .scope module, "and_gate2" "And" 7 13, 4 3 0, S_0x5e4afeeec730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e4afef1abf0_0 .net "in_a", 0 0, o0x752cd907b9d8;  alias, 0 drivers
v0x5e4afef1ace0_0 .net "in_b", 0 0, o0x752cd907b9d8;  alias, 0 drivers
v0x5e4afef1ada0_0 .net "out", 0 0, L_0x5e4afef1ed50;  alias, 1 drivers
v0x5e4afef1ae90_0 .net "temp_out", 0 0, L_0x5e4afef1eca0;  1 drivers
S_0x5e4afef19df0 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5e4afef19c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1eca0 .functor NAND 1, o0x752cd907b9d8, o0x752cd907b9d8, C4<1>, C4<1>;
v0x5e4afef1a060_0 .net "in_a", 0 0, o0x752cd907b9d8;  alias, 0 drivers
v0x5e4afef1a140_0 .net "in_b", 0 0, o0x752cd907b9d8;  alias, 0 drivers
v0x5e4afef1a200_0 .net "out", 0 0, L_0x5e4afef1eca0;  alias, 1 drivers
S_0x5e4afef1a310 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5e4afef19c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e4afef1aa40_0 .net "in_a", 0 0, L_0x5e4afef1eca0;  alias, 1 drivers
v0x5e4afef1aae0_0 .net "out", 0 0, L_0x5e4afef1ed50;  alias, 1 drivers
S_0x5e4afef1a4f0 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5e4afef1a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1ed50 .functor NAND 1, L_0x5e4afef1eca0, L_0x5e4afef1eca0, C4<1>, C4<1>;
v0x5e4afef1a760_0 .net "in_a", 0 0, L_0x5e4afef1eca0;  alias, 1 drivers
v0x5e4afef1a850_0 .net "in_b", 0 0, L_0x5e4afef1eca0;  alias, 1 drivers
v0x5e4afef1a940_0 .net "out", 0 0, L_0x5e4afef1ed50;  alias, 1 drivers
S_0x5e4afef1b000 .scope module, "and_gate3" "And" 7 17, 4 3 0, S_0x5e4afeeec730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e4afef1c000_0 .net "in_a", 0 0, L_0x5e4afef1ebf0;  alias, 1 drivers
v0x5e4afef1c0d0_0 .net "in_b", 0 0, L_0x5e4afef1ee00;  alias, 1 drivers
v0x5e4afef1c1a0_0 .net "out", 0 0, L_0x5e4afef1f070;  alias, 1 drivers
v0x5e4afef1c2c0_0 .net "temp_out", 0 0, L_0x5e4afef1efc0;  1 drivers
S_0x5e4afef1b1e0 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5e4afef1b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1efc0 .functor NAND 1, L_0x5e4afef1ebf0, L_0x5e4afef1ee00, C4<1>, C4<1>;
v0x5e4afef1b430_0 .net "in_a", 0 0, L_0x5e4afef1ebf0;  alias, 1 drivers
v0x5e4afef1b510_0 .net "in_b", 0 0, L_0x5e4afef1ee00;  alias, 1 drivers
v0x5e4afef1b5d0_0 .net "out", 0 0, L_0x5e4afef1efc0;  alias, 1 drivers
S_0x5e4afef1b720 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5e4afef1b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e4afef1be50_0 .net "in_a", 0 0, L_0x5e4afef1efc0;  alias, 1 drivers
v0x5e4afef1bef0_0 .net "out", 0 0, L_0x5e4afef1f070;  alias, 1 drivers
S_0x5e4afef1b900 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5e4afef1b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1f070 .functor NAND 1, L_0x5e4afef1efc0, L_0x5e4afef1efc0, C4<1>, C4<1>;
v0x5e4afef1bb70_0 .net "in_a", 0 0, L_0x5e4afef1efc0;  alias, 1 drivers
v0x5e4afef1bc60_0 .net "in_b", 0 0, L_0x5e4afef1efc0;  alias, 1 drivers
v0x5e4afef1bd50_0 .net "out", 0 0, L_0x5e4afef1f070;  alias, 1 drivers
S_0x5e4afef1c410 .scope module, "not_gate" "Not" 7 10, 6 3 0, S_0x5e4afeeec730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e4afef1cb40_0 .net "in_a", 0 0, L_0x5e4afef1eb40;  alias, 1 drivers
v0x5e4afef1cbe0_0 .net "out", 0 0, L_0x5e4afef1ebf0;  alias, 1 drivers
S_0x5e4afef1c5e0 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5e4afef1c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1ebf0 .functor NAND 1, L_0x5e4afef1eb40, L_0x5e4afef1eb40, C4<1>, C4<1>;
v0x5e4afef1c850_0 .net "in_a", 0 0, L_0x5e4afef1eb40;  alias, 1 drivers
v0x5e4afef1c910_0 .net "in_b", 0 0, L_0x5e4afef1eb40;  alias, 1 drivers
v0x5e4afef1ca60_0 .net "out", 0 0, L_0x5e4afef1ebf0;  alias, 1 drivers
S_0x5e4afef1cce0 .scope module, "not_gate2" "Not" 7 14, 6 3 0, S_0x5e4afeeec730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e4afef1d4b0_0 .net "in_a", 0 0, L_0x5e4afef1ed50;  alias, 1 drivers
v0x5e4afef1d550_0 .net "out", 0 0, L_0x5e4afef1ee00;  alias, 1 drivers
S_0x5e4afef1cf50 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5e4afef1cce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1ee00 .functor NAND 1, L_0x5e4afef1ed50, L_0x5e4afef1ed50, C4<1>, C4<1>;
v0x5e4afef1d1c0_0 .net "in_a", 0 0, L_0x5e4afef1ed50;  alias, 1 drivers
v0x5e4afef1d280_0 .net "in_b", 0 0, L_0x5e4afef1ed50;  alias, 1 drivers
v0x5e4afef1d3d0_0 .net "out", 0 0, L_0x5e4afef1ee00;  alias, 1 drivers
S_0x5e4afef1d650 .scope module, "not_gate3" "Not" 7 18, 6 3 0, S_0x5e4afeeec730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e4afef1ddf0_0 .net "in_a", 0 0, L_0x5e4afef1f070;  alias, 1 drivers
v0x5e4afef1de90_0 .net "out", 0 0, L_0x5e4afef1f120;  alias, 1 drivers
S_0x5e4afef1d870 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5e4afef1d650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e4afef1f120 .functor NAND 1, L_0x5e4afef1f070, L_0x5e4afef1f070, C4<1>, C4<1>;
v0x5e4afef1dae0_0 .net "in_a", 0 0, L_0x5e4afef1f070;  alias, 1 drivers
v0x5e4afef1dba0_0 .net "in_b", 0 0, L_0x5e4afef1f070;  alias, 1 drivers
v0x5e4afef1dcf0_0 .net "out", 0 0, L_0x5e4afef1f120;  alias, 1 drivers
    .scope S_0x5e4afeeec5a0;
T_0 ;
    %vpi_call 2 10 "$display", "Testing MUX Gate" {0 0 0};
    %vpi_call 2 11 "$display", "-----------------" {0 0 0};
    %vpi_call 2 12 "$display", "Inputs: in = 0, sel = 0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e4afef18500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e4afef18840_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 15 "$display", "Output: out_1 = %b", v0x5e4afef185c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 16 "$display", "Output: out_2 = %b", v0x5e4afef18710_0 {0 0 0};
    %vpi_call 2 17 "$display", "Inputs: in = 0, sel = 1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e4afef18500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e4afef18840_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 20 "$display", "Output: out_1 = %b", v0x5e4afef185c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 21 "$display", "Output: out_2 = %b", v0x5e4afef18710_0 {0 0 0};
    %vpi_call 2 22 "$display", "Inputs: in = 1, sel = 0" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e4afef18500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e4afef18840_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 25 "$display", "Output: out_1 = %b", v0x5e4afef185c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 26 "$display", "Output: out_2 = %b", v0x5e4afef18710_0 {0 0 0};
    %vpi_call 2 27 "$display", "Inputs: in = 1, sel = 1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e4afef18500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e4afef18840_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "Output: out_1 = %b", v0x5e4afef185c0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 31 "$display", "Output: out_2 = %b", v0x5e4afef18710_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "DMux/src/DMuxTest.vh";
    "./DMux/src/DMux.vh";
    "./And/src/And.vh";
    "./Nand/src/Nand.vh";
    "./Not/src/Not.vh";
    "./Or/src/Or.vh";
