# Generated by Yosys 0.9+1 (git sha1 8a4c6e65, clang 3.8.1-24+rpi1 -fPIC -Os)

.model combined
.inputs clk rst data_in[0] data_in[1]
.outputs data_demod_out[0] data_demod_out[1]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[11]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][11] I2=uuu1.mov_avg1.input_signal_queue[15][11] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[11] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][12] I2=uuu1.mov_avg1.input_signal_queue[15][12] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[12] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][12] I2=uuu1.mov_avg1.input_signal_queue[12][12] I3=uuu1.mov_avg1.input_signal_queue[13][12] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[12]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[11]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][11] I2=uuu1.mov_avg1.input_signal_queue[9][11] I3=uuu1.mov_avg1.input_signal_queue[10][11] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][11] I2=uuu1.mov_avg1.input_signal_queue[12][11] I3=uuu1.mov_avg1.input_signal_queue[13][11] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][12] I2=uuu1.mov_avg1.input_signal_queue[9][12] I3=uuu1.mov_avg1.input_signal_queue[10][12] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[12]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[11]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][11] I2=uuu1.mov_avg1.input_signal_queue[6][11] I3=uuu1.mov_avg1.input_signal_queue[7][11] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][12] I2=uuu1.mov_avg1.input_signal_queue[6][12] I3=uuu1.mov_avg1.input_signal_queue[7][12] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][12] I2=uuu1.mov_avg1.input_signal_queue[3][12] I3=uuu1.mov_avg1.input_signal_queue[4][12] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][11] I2=uuu1.mov_avg1.input_signal_queue[3][11] I3=uuu1.mov_avg1.input_signal_queue[4][11] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[11]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][12] I2=uuu1.mov_avg1.input_signal_queue[15][12] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[12] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][13] I2=uuu1.mov_avg1.input_signal_queue[15][13] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[13] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][13] I2=uuu1.mov_avg1.input_signal_queue[12][13] I3=uuu1.mov_avg1.input_signal_queue[13][13] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[13]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[12]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][12] I2=uuu1.mov_avg1.input_signal_queue[9][12] I3=uuu1.mov_avg1.input_signal_queue[10][12] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][12] I2=uuu1.mov_avg1.input_signal_queue[12][12] I3=uuu1.mov_avg1.input_signal_queue[13][12] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][13] I2=uuu1.mov_avg1.input_signal_queue[9][13] I3=uuu1.mov_avg1.input_signal_queue[10][13] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[13]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[12]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[11]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][12] I2=uuu1.mov_avg1.input_signal_queue[6][12] I3=uuu1.mov_avg1.input_signal_queue[7][12] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][13] I2=uuu1.mov_avg1.input_signal_queue[6][13] I3=uuu1.mov_avg1.input_signal_queue[7][13] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][13] I2=uuu1.mov_avg1.input_signal_queue[3][13] I3=uuu1.mov_avg1.input_signal_queue[4][13] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[11]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][12] I2=uuu1.mov_avg1.input_signal_queue[3][12] I3=uuu1.mov_avg1.input_signal_queue[4][12] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[13]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[13]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][13] I2=uuu1.mov_avg1.input_signal_queue[15][13] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[13] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][14] I2=uuu1.mov_avg1.input_signal_queue[15][14] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[14] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][14] I2=uuu1.mov_avg1.input_signal_queue[12][14] I3=uuu1.mov_avg1.input_signal_queue[13][14] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[14]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][13] I2=uuu1.mov_avg1.input_signal_queue[9][13] I3=uuu1.mov_avg1.input_signal_queue[10][13] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][13] I2=uuu1.mov_avg1.input_signal_queue[12][13] I3=uuu1.mov_avg1.input_signal_queue[13][13] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][14] I2=uuu1.mov_avg1.input_signal_queue[9][14] I3=uuu1.mov_avg1.input_signal_queue[10][14] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[14]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][13] I2=uuu1.mov_avg1.input_signal_queue[6][13] I3=uuu1.mov_avg1.input_signal_queue[7][13] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][14] I2=uuu1.mov_avg1.input_signal_queue[6][14] I3=uuu1.mov_avg1.input_signal_queue[7][14] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][14] I2=uuu1.mov_avg1.input_signal_queue[3][14] I3=uuu1.mov_avg1.input_signal_queue[4][14] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][13] I2=uuu1.mov_avg1.input_signal_queue[3][13] I3=uuu1.mov_avg1.input_signal_queue[4][13] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[14]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[13]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[14]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2768[19]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[15]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2782.t1[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2782.t1[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][14] I2=uuu1.mov_avg1.input_signal_queue[15][14] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[14] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][15] I2=uuu1.mov_avg1.input_signal_queue[15][15] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[19]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[14]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][14] I2=uuu1.mov_avg1.input_signal_queue[9][14] I3=uuu1.mov_avg1.input_signal_queue[10][14] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][14] I2=uuu1.mov_avg1.input_signal_queue[12][14] I3=uuu1.mov_avg1.input_signal_queue[13][14] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][15] I2=uuu1.mov_avg1.input_signal_queue[9][15] I3=uuu1.mov_avg1.input_signal_queue[10][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][15] I2=uuu1.mov_avg1.input_signal_queue[12][15] I3=uuu1.mov_avg1.input_signal_queue[13][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2777[19]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2788.t1[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[14]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[13]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[19]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2788.t1[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][14] I2=uuu1.mov_avg1.input_signal_queue[6][14] I3=uuu1.mov_avg1.input_signal_queue[7][14] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][15] I2=uuu1.mov_avg1.input_signal_queue[6][15] I3=uuu1.mov_avg1.input_signal_queue[7][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][15] I2=uuu1.mov_avg1.input_signal_queue[3][15] I3=uuu1.mov_avg1.input_signal_queue[4][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[13]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][14] I2=uuu1.mov_avg1.input_signal_queue[3][14] I3=uuu1.mov_avg1.input_signal_queue[4][14] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[14]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[15]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2783[19]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[16]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2768[19]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2782.t1[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2783[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[19]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:114:fulladd$2782.t1[16]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2768[19]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[19] I1=uuu1.mov_avg1.input_signal_queue[14][15] I2=uuu1.mov_avg1.input_signal_queue[15][15] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[15] O=$abc$9051$auto$maccmap.cc:114:fulladd$2782.t1[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110101001010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[19]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[15]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[19]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[19]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[14]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[19]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2777[19]_new_ I1=uuu1.mov_avg1.input_signal_queue[5][15] I2=uuu1.mov_avg1.input_signal_queue[6][15] I3=uuu1.mov_avg1.input_signal_queue[7][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001010101010110
.gate SB_LUT4 I0=uuu1.mov_avg1.input_signal_queue[8][15] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[19]_new_inv_ I2=uuu1.mov_avg1.input_signal_queue[9][15] I3=uuu1.mov_avg1.input_signal_queue[10][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110110011001001
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][15] I2=uuu1.mov_avg1.input_signal_queue[12][15] I3=uuu1.mov_avg1.input_signal_queue[13][15] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2777[19]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2788.t1[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[14]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100110010000
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][15] I2=uuu1.mov_avg1.input_signal_queue[3][15] I3=uuu1.mov_avg1.input_signal_queue[4][15] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[17]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[16]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[15]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[16]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[17]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[16]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2783[19]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[16]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2792[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2792[19]_new_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2797.t1[17]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2783[19]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[17]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2797.t1[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100011010011100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2765[19]_new_inv_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2782.t1[19]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2766[15]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2768[19]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110110011001001
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][15] I2=uuu1.mov_avg1.input_signal_queue[15][15] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[15] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][15] I2=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[19] I3=uuu1.mov_avg1.input_signal_queue[15][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][15] I2=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[19] I3=uuu1.mov_avg1.input_signal_queue[15][15] O=$abc$9051$auto$maccmap.cc:114:fulladd$2782.t1[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2787[19]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2786[19]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2777[19]_new_ I1=uuu1.mov_avg1.input_signal_queue[5][15] I2=uuu1.mov_avg1.input_signal_queue[6][15] I3=uuu1.mov_avg1.input_signal_queue[7][15] O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2769[19]_new_inv_ I1=uuu1.mov_avg1.input_signal_queue[8][15] I2=uuu1.mov_avg1.input_signal_queue[9][15] I3=uuu1.mov_avg1.input_signal_queue[10][15] O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[15]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[19]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2778[19]_new_inv_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2800.t1[18]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[17]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[16]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[17]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[16]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[18]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[17]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2800.t1[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2797.t1[17]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2792[19]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2789[17]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[17]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2783[19]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:114:fulladd$2797.t1[18]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2792[19]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[19]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2781[16]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2783[19]_new_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[17]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2797.t1[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010010010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2765[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2766[15]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2768[19]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111100
.gate SB_LUT4 I0=uuu1.mov_avg1.input_signal_queue[14][15] I1=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[19] I2=uuu1.mov_avg1.input_signal_queue[15][15] I3=$abc$9051$auto$maccmap.cc:111:fulladd$2768[19]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2787[19]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2786[19]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111100
.gate SB_LUT4 I0=$false I1=$abc$9051$new_n2013_ I2=$abc$9051$new_n2011_ I3=$abc$9051$new_n2010_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[18]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[17]_new_inv_ O=$abc$9051$new_n2010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000111111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2797.t1[18]_new_inv_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[19]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2783[19]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2792[19]_new_ O=$abc$9051$new_n2011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100000111101011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2778[19]_new_inv_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2791.t1[19]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2768[19]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2783[19]_new_ O=$abc$9051$new_n2013_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100101100101
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2803.t1[2]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2799[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2778[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[3]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[2]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[3]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[5]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[4]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[5]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[7]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[6]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[8]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[7]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[9]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[8]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[10]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[9]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[11]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[10]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[12]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[11]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[13]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[12]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[14]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[14]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[16]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[19]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2798[17]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[19]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[16]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2800.t1[18]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[19]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[17]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100110011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2786[0]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$new_n2039_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$3115[3]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[3]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$3112[3]_new_ I2=uuu1.input_signal[1] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=uuu1.input_signal[3] I1=u1.data_cos[0] I2=$abc$9051$auto$rtlil.cc:1874:And$3085[3]_new_ I3=uuu1.input_signal[1] O=$abc$9051$auto$maccmap.cc:111:fulladd$3112[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100001111000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[2] I3=u1.data_cos[1] O=$abc$9051$auto$rtlil.cc:1874:And$3085[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[0] I3=u1.data_cos[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=uuu1.input_signal[0] I1=u1.data_cos[2] I2=$abc$9051$auto$maccmap.cc:111:fulladd$3106[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3107[1]_new_ O=$abc$9051$new_n2039_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101111111
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[1] I2=u1.data_cos[1] I3=$abc$9051$auto$maccmap.cc:111:fulladd$3106[0] O=$abc$9051$auto$maccmap.cc:112:fulladd$3107[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=uuu1.input_signal[1] I1=u1.data_cos[1] I2=uuu1.input_signal[2] I3=u1.data_cos[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$3106[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[3]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3116[3]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$3115[4]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[4]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$3112[4]_new_ I2=uuu1.input_signal[2] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3106[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3107[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[3]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3112[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[1] I2=u1.data_cos[2] I3=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[3]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3104[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[3] I2=u1.data_cos[0] I3=$abc$9051$auto$rtlil.cc:1874:And$3085[3]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3107[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=uuu1.input_signal[3] I1=u1.data_cos[1] I2=uuu1.input_signal[4] I3=u1.data_cos[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$3106[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=uuu1.input_signal[0] I1=u1.data_cos[4] I2=uuu1.input_signal[1] I3=u1.data_cos[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3112[3]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[3]_new_ I2=uuu1.input_signal[1] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100010001000
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$3085[3]_new_ I1=uuu1.input_signal[1] I2=u1.data_cos[0] I3=uuu1.input_signal[3] O=$abc$9051$auto$maccmap.cc:112:fulladd$3113[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3116[4]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$3115[5]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3103[5]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$3112[5]_new_ I2=uuu1.input_signal[0] I3=u1.data_cos[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3106[5]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3107[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3112[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t2[4]_new_ I1=u1.data_cos[2] I2=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[4]_new_ I3=uuu1.input_signal[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$3104[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[1] I2=u1.data_cos[4] I3=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[3]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t2[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=uuu1.input_signal[4] I1=uuu1.input_signal[3] I2=u1.data_cos[1] I3=u1.data_cos[0] O=$abc$9051$auto$maccmap.cc:112:fulladd$3107[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uuu1.input_signal[4] I1=u1.data_cos[1] I2=uuu1.input_signal[5] I3=u1.data_cos[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$3106[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[5]_new_ I2=uuu1.input_signal[3] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$3103[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=uuu1.input_signal[1] I1=u1.data_cos[4] I2=uuu1.input_signal[2] I3=u1.data_cos[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3112[4]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[4]_new_ I2=uuu1.input_signal[2] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3106[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3107[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[3]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3113[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3115[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3113[5]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[5]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3112[5]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$3103[5]_new_ I2=uuu1.input_signal[0] I3=u1.data_cos[5] O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3106[5]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3107[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3113[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3109[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3112[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[5]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[0] I2=u1.data_cos[5] I3=$abc$9051$auto$maccmap.cc:111:fulladd$3103[5]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3110[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3106[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3107[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3112[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t2[5]_new_ I1=u1.data_cos[2] I2=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[5]_new_ I3=uuu1.input_signal[3] O=$abc$9051$auto$maccmap.cc:112:fulladd$3104[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[2] I1=uuu1.input_signal[1] I2=u1.data_cos[4] I3=u1.data_cos[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t2[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uuu1.input_signal[5] I1=uuu1.input_signal[4] I2=u1.data_cos[1] I3=u1.data_cos[0] O=$abc$9051$auto$maccmap.cc:112:fulladd$3107[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uuu1.input_signal[5] I1=u1.data_cos[1] I2=uuu1.input_signal[6] I3=u1.data_cos[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$3106[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[6]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$3100[6]_new_ I2=uuu1.input_signal[4] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$3109[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=uuu1.input_signal[0] I1=u1.data_cos[6] I2=uuu1.input_signal[1] I3=u1.data_cos[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$3100[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=uuu1.input_signal[2] I1=u1.data_cos[4] I2=uuu1.input_signal[3] I3=u1.data_cos[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3112[7]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$3117.t1[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3109[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3112[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[5]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:112:fulladd$3110[6]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$3109[7]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$3117.t1[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3101[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3103[7]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$3100[7]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3109[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[7]_new_ I2=uuu1.input_signal[2] I3=u1.data_cos[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$3100[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=u1.data_cos[7] I1=uuu1.input_signal[0] I2=uuu1.input_signal[1] I3=u1.data_cos[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[7]_new_ I2=uuu1.input_signal[5] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$3103[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=uuu1.input_signal[3] I1=u1.data_cos[4] I2=uuu1.input_signal[4] I3=u1.data_cos[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=uuu1.input_signal[1] I1=uuu1.input_signal[0] I2=u1.data_cos[6] I3=u1.data_cos[5] O=$abc$9051$auto$maccmap.cc:112:fulladd$3101[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3100[6]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[6]_new_ I2=uuu1.input_signal[4] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$3110[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3106[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3107[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3113[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=u1.data_cos[7] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3107[6]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$3108.t1[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3112[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t2[6]_new_ I1=u1.data_cos[2] I2=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[6]_new_ I3=uuu1.input_signal[4] O=$abc$9051$auto$maccmap.cc:112:fulladd$3104[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[3] I1=uuu1.input_signal[2] I2=u1.data_cos[4] I3=u1.data_cos[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t2[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$rtlil.cc:1874:And$3083[15]_new_ I2=uuu1.input_signal[6] I3=u1.data_cos[1] O=$abc$9051$auto$maccmap.cc:114:fulladd$3108.t1[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[7] I3=u1.data_cos[0] O=$abc$9051$auto$rtlil.cc:1874:And$3083[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=uuu1.input_signal[6] I1=uuu1.input_signal[5] I2=u1.data_cos[1] I3=u1.data_cos[0] O=$abc$9051$auto$maccmap.cc:112:fulladd$3107[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3110[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3112[7]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$3109[7]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3112[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3109[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3101[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3103[7]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$3100[7]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3110[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3103[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3100[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3109[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t2[7]_new_ I1=u1.data_cos[5] I2=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[7]_new_ I3=uuu1.input_signal[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$3101[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[1] I1=u1.data_cos[6] I2=u1.data_cos[7] I3=uuu1.input_signal[0] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t2[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[8]_new_ I2=uuu1.input_signal[3] I3=u1.data_cos[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$3100[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=u1.data_cos[7] I1=uuu1.input_signal[1] I2=uuu1.input_signal[2] I3=u1.data_cos[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[8]_new_ I2=uuu1.input_signal[6] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$3103[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=uuu1.input_signal[4] I1=u1.data_cos[4] I2=uuu1.input_signal[5] I3=u1.data_cos[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3106[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3104[7]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3107[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3112[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=uuu1.input_signal[6] I1=u1.data_cos[1] I2=u1.data_cos[7] I3=$abc$9051$auto$rtlil.cc:1874:And$3083[15]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3107[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101111111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t2[7]_new_ I1=u1.data_cos[2] I2=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[7]_new_ I3=uuu1.input_signal[5] O=$abc$9051$auto$maccmap.cc:112:fulladd$3104[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[4] I1=uuu1.input_signal[3] I2=u1.data_cos[4] I3=u1.data_cos[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t2[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[7] I2=u1.data_cos[1] I3=u1.data_cos[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$3106[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011000000
.gate SB_LUT4 I0=u1.data_cos[7] I1=$abc$9051$auto$maccmap.cc:114:fulladd$3108.t1[7]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3107[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3113[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3112[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3109[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$abc$9051$new_n2123_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$3104[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3109[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3103[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3100[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3110[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$3087[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3100[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3109[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t2[8]_new_ I1=u1.data_cos[5] I2=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[8]_new_ I3=uuu1.input_signal[3] O=$abc$9051$auto$maccmap.cc:112:fulladd$3101[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[2] I1=u1.data_cos[6] I2=u1.data_cos[7] I3=uuu1.input_signal[1] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t2[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[9]_new_ I2=uuu1.input_signal[4] I3=u1.data_cos[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$3100[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=u1.data_cos[7] I1=uuu1.input_signal[2] I2=uuu1.input_signal[3] I3=u1.data_cos[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$rtlil.cc:1874:And$3089[9]_new_ I2=uuu1.input_signal[5] I3=u1.data_cos[4] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[6] I3=u1.data_cos[3] O=$abc$9051$auto$rtlil.cc:1874:And$3089[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[7] I3=u1.data_cos[2] O=$abc$9051$auto$rtlil.cc:1874:And$3087[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t2[8]_new_ I1=u1.data_cos[2] I2=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[8]_new_ I3=uuu1.input_signal[6] O=$abc$9051$auto$maccmap.cc:112:fulladd$3104[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[5] I1=uuu1.input_signal[4] I2=u1.data_cos[4] I3=u1.data_cos[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t2[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[7] I2=u1.data_cos[0] I3=u1.data_cos[1] O=$abc$9051$new_n2123_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3104[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3106[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3107[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3113[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$new_n2123_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$3104[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3109[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$abc$9051$new_n2123_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$3104[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3109[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$3087[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3105.t1[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3100[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3110[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3103[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3100[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3109[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t2[9]_new_ I1=u1.data_cos[5] I2=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[9]_new_ I3=uuu1.input_signal[4] O=$abc$9051$auto$maccmap.cc:112:fulladd$3101[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[3] I1=u1.data_cos[6] I2=u1.data_cos[7] I3=uuu1.input_signal[2] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t2[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[10]_new_ I2=uuu1.input_signal[5] I3=u1.data_cos[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$3100[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=u1.data_cos[7] I1=uuu1.input_signal[3] I2=uuu1.input_signal[4] I3=u1.data_cos[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$3091[10]_new_ I1=u1.data_cos[3] I2=u1.data_cos[2] I3=uuu1.input_signal[7] O=$abc$9051$auto$maccmap.cc:111:fulladd$3103[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011010101010
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[6] I3=u1.data_cos[4] O=$abc$9051$auto$rtlil.cc:1874:And$3091[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=uuu1.input_signal[5] I1=u1.data_cos[4] I2=$abc$9051$auto$rtlil.cc:1874:And$3089[9]_new_ I3=$abc$9051$auto$rtlil.cc:1874:And$3087[15]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3104[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$new_n2123_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3113[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$new_n2123_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$3104[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3109[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$abc$9051$new_n2123_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$3104[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3109[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3103[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3100[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3110[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3103[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3100[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3109[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t2[10]_new_ I1=u1.data_cos[5] I2=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[10]_new_ I3=uuu1.input_signal[5] O=$abc$9051$auto$maccmap.cc:112:fulladd$3101[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[4] I1=u1.data_cos[6] I2=u1.data_cos[7] I3=uuu1.input_signal[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t2[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[11]_new_ I2=uuu1.input_signal[6] I3=u1.data_cos[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$3100[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=u1.data_cos[7] I1=uuu1.input_signal[4] I2=uuu1.input_signal[5] I3=u1.data_cos[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=uuu1.input_signal[7] I1=u1.data_cos[4] I2=u1.data_cos[3] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$3103[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=uuu1.input_signal[7] I1=u1.data_cos[3] I2=u1.data_cos[2] I3=$abc$9051$auto$rtlil.cc:1874:And$3091[10]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3104[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$new_n2123_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3113[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$new_n2123_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$3104[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3109[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3112[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3109[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3103[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3100[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3110[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$3093[15]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$3103[15]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3109[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t2[11]_new_ I1=u1.data_cos[5] I2=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[11]_new_ I3=uuu1.input_signal[6] O=$abc$9051$auto$maccmap.cc:112:fulladd$3101[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[5] I1=u1.data_cos[6] I2=u1.data_cos[7] I3=uuu1.input_signal[4] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t2[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$rtlil.cc:1874:And$3095[12]_new_ I2=u1.data_cos[7] I3=uuu1.input_signal[5] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000111100
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[6] I3=u1.data_cos[6] O=$abc$9051$auto$rtlil.cc:1874:And$3095[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[7] I3=u1.data_cos[5] O=$abc$9051$auto$rtlil.cc:1874:And$3093[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:112:fulladd$3104[15]_new_inv_ I3=$abc$9051$new_n2123_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3112[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=uuu1.input_signal[7] I1=u1.data_cos[4] I2=u1.data_cos[3] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$3104[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$new_n2123_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3104[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3113[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$3117.t1[13]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$3116[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3104[15]_new_inv_ I3=$abc$9051$new_n2123_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3112[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3109[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3103[15]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$3111.t1[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$3117.t1[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$3093[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3103[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3110[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$rtlil.cc:1874:And$3093[15]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$3111.t1[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=u1.data_cos[7] I1=$abc$9051$auto$rtlil.cc:1874:And$3095[12]_new_ I2=uuu1.input_signal[5] I3=$abc$9051$auto$rtlil.cc:1874:And$3093[15]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3101[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000111110111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$rtlil.cc:1874:And$3099[13]_new_ I2=uuu1.input_signal[7] I3=u1.data_cos[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=$false I1=$false I2=u1.data_cos[7] I3=uuu1.input_signal[6] O=$abc$9051$auto$rtlil.cc:1874:And$3099[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[14]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3118[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3103[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3111.t1[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3112[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3110[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3116[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3103[15]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$3112[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3110[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$3111.t1[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=uuu1.input_signal[7] I1=u1.data_cos[6] I2=u1.data_cos[5] I3=u1.data_cos[7] O=$abc$9051$auto$maccmap.cc:111:fulladd$3100[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111110100101000
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$3093[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3102.t1[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3103[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3101[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3110[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:112:fulladd$3104[15]_new_inv_ I3=$abc$9051$new_n2123_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3113[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3103[15]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$3112[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3110[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$3111.t1[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$3120.t1[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110100001111110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[3]_new_ I3=$abc$9051$new_n2039_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[3]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3116[3]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$3115[4]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3116[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3113[4]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$3115[5]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3115[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3113[5]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[5]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3112[7]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3117.t1[7]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3113[6]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011001101111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3115[8]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3113[7]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3115[9]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3113[8]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3112[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3117.t1[13]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3113[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110000011110110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$3113[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$3115[14]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$3116[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$3119[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3106[2]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$3107[1]_new_ I2=uuu1.input_signal[0] I3=u1.data_cos[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$3115[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=uuu1.input_signal[0] I1=u1.data_cos[1] I2=uuu1.input_signal[1] I3=u1.data_cos[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$3106[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[3] O=$abc$9051$auto$ice40_ffinit.cc:140:execute$8756
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[4] O=$abc$9051$auto$ice40_ffinit.cc:140:execute$8760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$9051$auto$ice40_ffinit.cc:141:execute$8753 O=u1.i_cos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$9051$auto$ice40_ffinit.cc:141:execute$8757 O=u1.i_cos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$9051$auto$ice40_ffinit.cc:141:execute$8761 O=u1.i_cos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$9051$auto$ice40_ffinit.cc:141:execute$8765 O=u1.i_cos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst O=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[0] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[1] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[2] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[3] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[4] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[5] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_cos[6] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[0] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[1] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[2] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[3] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[4] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[5] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.data_sin[6] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[0] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[1] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[2] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[3] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[4] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[5] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[6] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[7] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[8] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[9] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[10] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[11] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[12] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[13] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[14] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg2.signal_out[15] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[0] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[1] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[2] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[3] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[4] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[5] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[6] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[7] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[8] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[9] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[10] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[11] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[12] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[13] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[14] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uuu1.mov_avg1.signal_out[15] O=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=u1.data_sin[6] I2=$abc$9051$auto$rtlil.cc:1874:And$2315[13]_new_ I3=u1.data_sin[5] O=$abc$9051$new_n2251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[7] I2=$abc$9051$new_n2251_ I3=u1.data_sin[7] O=$abc$9051$auto$maccmap.cc:114:fulladd$2327.t1[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$3100[15]_new_ I1=uuu1.input_signal[7] I2=u1.data_cos[5] I3=$abc$9051$auto$rtlil.cc:1874:And$3099[13]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$3111.t1[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001110100010101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[1] I3=$abc$9051$auto$rtlil.cc:1981:NotGate$8959 O=$abc$9051$auto$ice40_ffinit.cc:140:execute$8752
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$new_n916_ I3=$abc$9051$new_n911_ O=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$9051$new_n915_ I1=$abc$9051$new_n914_ I2=$abc$9051$new_n913_ I3=$abc$9051$new_n912_ O=$abc$9051$new_n911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[13] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[12] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[11] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[10] O=$abc$9051$new_n912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[9] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[7] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[4] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[3] O=$abc$9051$new_n913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[21] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[20] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[19] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[18] O=$abc$9051$new_n914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[17] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[16] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[15] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[14] O=$abc$9051$new_n915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$new_n920_ I1=$abc$9051$new_n919_ I2=$abc$9051$new_n918_ I3=$abc$9051$new_n917_ O=$abc$9051$new_n916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[29] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[28] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[27] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[26] O=$abc$9051$new_n917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[25] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[24] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[23] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[22] O=$abc$9051$new_n918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[8] I1=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[5] I2=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[2] I3=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[0] O=$abc$9051$new_n919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[6] I1=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[1] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[31] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[30] O=$abc$9051$new_n920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[6] I3=$abc$9051$auto$rtlil.cc:1981:NotGate$8959 O=$abc$9051$auto$ice40_ffinit.cc:140:execute$8764
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$new_n928_ I3=$abc$9051$new_n923_ O=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$9051$new_n927_ I1=$abc$9051$new_n926_ I2=$abc$9051$new_n925_ I3=$abc$9051$new_n924_ O=$abc$9051$new_n923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:53$2_Y[24] I1=$abc$9051$add$mixed_combined.v:53$2_Y[23] I2=$abc$9051$add$mixed_combined.v:53$2_Y[22] I3=$abc$9051$add$mixed_combined.v:53$2_Y[21] O=$abc$9051$new_n924_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:53$2_Y[20] I1=$abc$9051$add$mixed_combined.v:53$2_Y[19] I2=$abc$9051$add$mixed_combined.v:53$2_Y[18] I3=$abc$9051$add$mixed_combined.v:53$2_Y[17] O=$abc$9051$new_n925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:53$2_Y[3] I1=$abc$9051$add$mixed_combined.v:53$2_Y[31] I2=$abc$9051$add$mixed_combined.v:53$2_Y[30] I3=$abc$9051$add$mixed_combined.v:53$2_Y[29] O=$abc$9051$new_n926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:53$2_Y[28] I1=$abc$9051$add$mixed_combined.v:53$2_Y[27] I2=$abc$9051$add$mixed_combined.v:53$2_Y[26] I3=$abc$9051$add$mixed_combined.v:53$2_Y[25] O=$abc$9051$new_n927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$new_n932_ I1=$abc$9051$new_n931_ I2=$abc$9051$new_n930_ I3=$abc$9051$new_n929_ O=$abc$9051$new_n928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:53$2_Y[8] I1=$abc$9051$add$mixed_combined.v:53$2_Y[7] I2=$abc$9051$add$mixed_combined.v:53$2_Y[6] I3=$abc$9051$add$mixed_combined.v:53$2_Y[5] O=$abc$9051$new_n929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:53$2_Y[4] I1=$abc$9051$add$mixed_combined.v:53$2_Y[2] I2=$abc$9051$add$mixed_combined.v:53$2_Y[1] I3=$abc$9051$add$mixed_combined.v:53$2_Y[0] O=$abc$9051$new_n930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:53$2_Y[16] I1=$abc$9051$add$mixed_combined.v:53$2_Y[15] I2=$abc$9051$add$mixed_combined.v:53$2_Y[14] I3=$abc$9051$add$mixed_combined.v:53$2_Y[13] O=$abc$9051$new_n931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:53$2_Y[12] I1=$abc$9051$add$mixed_combined.v:53$2_Y[11] I2=$abc$9051$add$mixed_combined.v:53$2_Y[10] I3=$abc$9051$add$mixed_combined.v:53$2_Y[9] O=$abc$9051$new_n932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$new_n939_ I3=$abc$9051$new_n934_ O=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$9051$new_n938_ I1=$abc$9051$new_n937_ I2=$abc$9051$new_n936_ I3=$abc$9051$new_n935_ O=$abc$9051$new_n934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:61$5_Y[29] I1=$abc$9051$add$mixed_combined.v:61$5_Y[28] I2=$abc$9051$add$mixed_combined.v:61$5_Y[27] I3=$abc$9051$add$mixed_combined.v:61$5_Y[26] O=$abc$9051$new_n935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:61$5_Y[25] I1=$abc$9051$add$mixed_combined.v:61$5_Y[24] I2=$abc$9051$add$mixed_combined.v:61$5_Y[23] I3=$abc$9051$add$mixed_combined.v:61$5_Y[22] O=$abc$9051$new_n936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:61$5_Y[9] I1=$abc$9051$add$mixed_combined.v:61$5_Y[8] I2=$abc$9051$add$mixed_combined.v:61$5_Y[7] I3=$abc$9051$add$mixed_combined.v:61$5_Y[6] O=$abc$9051$new_n937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:61$5_Y[5] I1=$abc$9051$add$mixed_combined.v:61$5_Y[3] I2=$abc$9051$add$mixed_combined.v:61$5_Y[31] I3=$abc$9051$add$mixed_combined.v:61$5_Y[30] O=$abc$9051$new_n938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$9051$new_n943_ I1=$abc$9051$new_n942_ I2=$abc$9051$new_n941_ I3=$abc$9051$new_n940_ O=$abc$9051$new_n939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:61$5_Y[13] I1=$abc$9051$add$mixed_combined.v:61$5_Y[12] I2=$abc$9051$add$mixed_combined.v:61$5_Y[11] I3=$abc$9051$add$mixed_combined.v:61$5_Y[10] O=$abc$9051$new_n940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:61$5_Y[4] I1=$abc$9051$add$mixed_combined.v:61$5_Y[2] I2=$abc$9051$add$mixed_combined.v:61$5_Y[1] I3=$abc$9051$add$mixed_combined.v:61$5_Y[0] O=$abc$9051$new_n941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:61$5_Y[21] I1=$abc$9051$add$mixed_combined.v:61$5_Y[20] I2=$abc$9051$add$mixed_combined.v:61$5_Y[19] I3=$abc$9051$add$mixed_combined.v:61$5_Y[18] O=$abc$9051$new_n942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$add$mixed_combined.v:61$5_Y[17] I1=$abc$9051$add$mixed_combined.v:61$5_Y[16] I2=$abc$9051$add$mixed_combined.v:61$5_Y[15] I3=$abc$9051$add$mixed_combined.v:61$5_Y[14] O=$abc$9051$new_n943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$new_n950_ I3=$abc$9051$new_n945_ O=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$9051$new_n949_ I1=$abc$9051$new_n948_ I2=$abc$9051$new_n947_ I3=$abc$9051$new_n946_ O=$abc$9051$new_n945_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[29] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[28] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[27] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[26] O=$abc$9051$new_n946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[25] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[24] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[23] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[22] O=$abc$9051$new_n947_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[8] I1=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[6] I2=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[5] I3=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[2] O=$abc$9051$new_n948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[1] I1=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[0] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[31] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[30] O=$abc$9051$new_n949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$9051$new_n954_ I1=$abc$9051$new_n953_ I2=$abc$9051$new_n952_ I3=$abc$9051$new_n951_ O=$abc$9051$new_n950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[13] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[12] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[11] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[10] O=$abc$9051$new_n951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[9] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[7] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[4] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[3] O=$abc$9051$new_n952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[21] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[20] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[19] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[18] O=$abc$9051$new_n953_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[17] I1=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[16] I2=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[15] I3=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[14] O=$abc$9051$new_n954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=$abc$9051$techmap\uu1.$2\sin_part[7:0][0] I3=u1.data_sin[0] O=$abc$9051$techmap\uu1.$3\sin_part[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[1] I3=$abc$9051$techmap\uu1.$2\sin_part[7:0][1] O=$abc$9051$techmap\uu1.$3\sin_part[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[2] I3=$abc$9051$techmap\uu1.$2\sin_part[7:0][2] O=$abc$9051$techmap\uu1.$3\sin_part[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[3] I3=$abc$9051$techmap\uu1.$2\sin_part[7:0][3] O=$abc$9051$techmap\uu1.$3\sin_part[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[4] I3=$abc$9051$techmap\uu1.$2\sin_part[7:0][4] O=$abc$9051$techmap\uu1.$3\sin_part[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[5] I3=$abc$9051$techmap\uu1.$2\sin_part[7:0][5] O=$abc$9051$techmap\uu1.$3\sin_part[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[1] I2=u1.data_sin[6] I3=$abc$9051$techmap\uu1.$2\sin_part[7:0][6] O=$abc$9051$techmap\uu1.$3\sin_part[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=$abc$9051$techmap\uu1.$2\cos_part[7:0][0] I3=u1.data_cos[0] O=$abc$9051$techmap\uu1.$3\cos_part[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[1] I3=$abc$9051$techmap\uu1.$2\cos_part[7:0][1] O=$abc$9051$techmap\uu1.$3\cos_part[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[2] I3=$abc$9051$techmap\uu1.$2\cos_part[7:0][2] O=$abc$9051$techmap\uu1.$3\cos_part[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[3] I3=$abc$9051$techmap\uu1.$2\cos_part[7:0][3] O=$abc$9051$techmap\uu1.$3\cos_part[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[4] I3=$abc$9051$techmap\uu1.$2\cos_part[7:0][4] O=$abc$9051$techmap\uu1.$3\cos_part[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[5] I3=$abc$9051$techmap\uu1.$2\cos_part[7:0][5] O=$abc$9051$techmap\uu1.$3\cos_part[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=data_in_sampled[0] I2=u1.data_cos[6] I3=$abc$9051$techmap\uu1.$2\cos_part[7:0][6] O=$abc$9051$techmap\uu1.$3\cos_part[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[0] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2319[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[0] I3=u1.data_cos[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$3106[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2331[3]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2332[2]_new_ I2=u1.data_sin[2] I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[1]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2319[2]_new_ I1=u1.data_sin[2] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2320[1]_new_ I3=uuu1.input_signal[0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100000100000
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[1] I2=u1.data_sin[1] I3=$abc$9051$auto$maccmap.cc:111:fulladd$2319[0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=uuu1.input_signal[1] I1=u1.data_sin[1] I2=uuu1.input_signal[2] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2319[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[3]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[3]_new_ I2=uuu1.input_signal[2] I3=u1.data_sin[1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2331[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$2303[3]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2320[2]_new_ I2=uuu1.input_signal[0] I3=u1.data_sin[3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2328[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=uuu1.input_signal[2] I1=uuu1.input_signal[1] I2=u1.data_sin[1] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[1] I3=u1.data_sin[2] O=$abc$9051$auto$rtlil.cc:1874:And$2303[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[3] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[3]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2332[3]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2331[4]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[4]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[4]_new_ I2=uuu1.input_signal[3] I3=u1.data_sin[1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2331[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2323[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[3]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2328[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[2] I2=u1.data_sin[1] I3=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[3]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[0] I2=u1.data_sin[3] I3=$abc$9051$auto$rtlil.cc:1874:And$2303[3]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2323[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=uuu1.input_signal[1] I1=u1.data_sin[3] I2=uuu1.input_signal[2] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2322[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=uuu1.input_signal[0] I1=u1.data_sin[4] I2=uuu1.input_signal[4] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2328[3]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[3]_new_ I2=uuu1.input_signal[2] I3=u1.data_sin[1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2320[2]_new_ I1=$abc$9051$auto$rtlil.cc:1874:And$2303[3]_new_ I2=uuu1.input_signal[0] I3=u1.data_sin[3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2329[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2332[4]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2331[5]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2319[5]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[5]_new_ I2=uuu1.input_signal[0] I3=u1.data_sin[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2331[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[5]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2323[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2328[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t2[4]_new_ I1=u1.data_sin[1] I2=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[4]_new_ I3=uuu1.input_signal[3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[4] I2=u1.data_sin[4] I3=$abc$9051$auto$maccmap.cc:111:fulladd$2319[0] O=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t2[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[2] I2=u1.data_sin[3] I3=$abc$9051$auto$rtlil.cc:1874:And$2303[3]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2323[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=uuu1.input_signal[2] I1=u1.data_sin[3] I2=uuu1.input_signal[3] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2322[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[5]_new_ I2=uuu1.input_signal[4] I3=u1.data_sin[1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2319[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=uuu1.input_signal[1] I1=u1.data_sin[4] I2=uuu1.input_signal[5] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2328[4]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[4]_new_ I2=uuu1.input_signal[3] I3=u1.data_sin[1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2323[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[3]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2329[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2331[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2329[5]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[5]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2328[5]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[5]_new_ I2=uuu1.input_signal[0] I3=u1.data_sin[5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[5]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2323[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2329[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2325[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2328[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[5]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2331[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[0] I2=u1.data_sin[5] I3=$abc$9051$auto$maccmap.cc:111:fulladd$2319[5]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2326[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2323[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2328[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t2[5]_new_ I1=u1.data_sin[1] I2=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[5]_new_ I3=uuu1.input_signal[4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[5] I1=uuu1.input_signal[1] I2=u1.data_sin[4] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t2[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uuu1.input_signal[3] I1=uuu1.input_signal[2] I2=u1.data_sin[3] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2323[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uuu1.input_signal[3] I1=u1.data_sin[3] I2=uuu1.input_signal[4] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2322[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[6]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2316[6]_new_ I2=uuu1.input_signal[5] I3=u1.data_sin[1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2325[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=uuu1.input_signal[0] I1=u1.data_sin[6] I2=uuu1.input_signal[1] I3=u1.data_sin[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2316[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=uuu1.input_signal[2] I1=u1.data_sin[4] I2=uuu1.input_signal[6] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2328[7]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2333.t1[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2325[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2328[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[5]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:112:fulladd$2326[6]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2325[7]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2333.t1[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2317[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2319[7]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2316[7]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2325[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[7]_new_ I2=uuu1.input_signal[2] I3=u1.data_sin[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2316[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=u1.data_sin[7] I1=uuu1.input_signal[0] I2=uuu1.input_signal[1] I3=u1.data_sin[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$2299[15]_new_ I1=$abc$9051$auto$rtlil.cc:1874:And$2301[7]_new_ I2=uuu1.input_signal[3] I3=u1.data_sin[4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2319[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[6] I3=u1.data_sin[1] O=$abc$9051$auto$rtlil.cc:1874:And$2301[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[7] I3=u1.data_sin[0] O=$abc$9051$auto$rtlil.cc:1874:And$2299[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=uuu1.input_signal[1] I1=uuu1.input_signal[0] I2=u1.data_sin[6] I3=u1.data_sin[5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2317[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2316[6]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[6]_new_ I2=uuu1.input_signal[5] I3=u1.data_sin[1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2326[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2323[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2329[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[7]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2320[6]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2323[6]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2328[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[3] I2=u1.data_sin[2] I3=$abc$9051$auto$rtlil.cc:1874:And$2305[7]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2323[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[4] I3=u1.data_sin[3] O=$abc$9051$auto$rtlil.cc:1874:And$2305[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t2[6]_new_ I1=u1.data_sin[1] I2=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t1[6]_new_ I3=uuu1.input_signal[5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[6] I1=uuu1.input_signal[2] I2=u1.data_sin[4] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:114:fulladd$2321.t2[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=u1.data_sin[7] I1=$abc$9051$auto$rtlil.cc:1874:And$2305[7]_new_ I2=uuu1.input_signal[5] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2322[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2331[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2326[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2328[7]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2325[7]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2325[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2331[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2317[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2319[7]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2316[7]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2326[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2316[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2325[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t2[7]_new_ I1=u1.data_sin[5] I2=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[7]_new_ I3=uuu1.input_signal[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2317[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[1] I1=u1.data_sin[6] I2=u1.data_sin[7] I3=uuu1.input_signal[0] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t2[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[8]_new_ I2=uuu1.input_signal[3] I3=u1.data_sin[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2316[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=u1.data_sin[7] I1=uuu1.input_signal[1] I2=uuu1.input_signal[2] I3=u1.data_sin[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$2301[15]_new_ I1=$abc$9051$auto$rtlil.cc:1874:And$2299[15]_new_ I2=uuu1.input_signal[4] I3=u1.data_sin[4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2319[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[7] I3=u1.data_sin[1] O=$abc$9051$auto$rtlil.cc:1874:And$2301[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[8]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2320[7]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2323[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2328[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=uuu1.input_signal[5] I1=u1.data_sin[2] I2=u1.data_sin[7] I3=$abc$9051$auto$rtlil.cc:1874:And$2305[7]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2323[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101111111
.gate SB_LUT4 I0=uuu1.input_signal[3] I1=u1.data_sin[4] I2=$abc$9051$auto$rtlil.cc:1874:And$2299[15]_new_ I3=$abc$9051$auto$rtlil.cc:1874:And$2301[7]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101111111
.gate SB_LUT4 I0=uuu1.input_signal[5] I1=u1.data_sin[3] I2=uuu1.input_signal[6] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2322[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2320[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2322[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2323[6]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2329[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2331[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2325[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2325[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2331[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2316[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2326[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2316[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2325[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t2[8]_new_ I1=u1.data_sin[5] I2=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[8]_new_ I3=uuu1.input_signal[3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2317[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[2] I1=u1.data_sin[6] I2=u1.data_sin[7] I3=uuu1.input_signal[1] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t2[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[9]_new_ I2=uuu1.input_signal[4] I3=u1.data_sin[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2316[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=u1.data_sin[7] I1=uuu1.input_signal[2] I2=uuu1.input_signal[3] I3=u1.data_sin[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$2301[15]_new_ I1=$abc$9051$auto$rtlil.cc:1874:And$2299[15]_new_ I2=uuu1.input_signal[5] I3=u1.data_sin[4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2319[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[9]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2323[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2328[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=uuu1.input_signal[4] I1=u1.data_sin[4] I2=$abc$9051$auto$rtlil.cc:1874:And$2301[15]_new_ I3=$abc$9051$auto$rtlil.cc:1874:And$2299[15]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101111111
.gate SB_LUT4 I0=uuu1.input_signal[6] I1=uuu1.input_signal[5] I2=u1.data_sin[3] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2323[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uuu1.input_signal[6] I1=u1.data_sin[3] I2=uuu1.input_signal[7] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2322[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2320[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2322[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2323[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2329[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2331[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2325[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2325[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2331[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2316[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2326[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2316[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2325[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t2[9]_new_ I1=u1.data_sin[5] I2=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[9]_new_ I3=uuu1.input_signal[4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2317[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[3] I1=u1.data_sin[6] I2=u1.data_sin[7] I3=uuu1.input_signal[2] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t2[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[10]_new_ I2=uuu1.input_signal[5] I3=u1.data_sin[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2316[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=u1.data_sin[7] I1=uuu1.input_signal[3] I2=uuu1.input_signal[4] I3=u1.data_sin[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$2301[15]_new_ I1=$abc$9051$auto$rtlil.cc:1874:And$2299[15]_new_ I2=uuu1.input_signal[6] I3=u1.data_sin[4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2319[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2323[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2328[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=uuu1.input_signal[5] I1=u1.data_sin[4] I2=$abc$9051$auto$rtlil.cc:1874:And$2301[15]_new_ I3=$abc$9051$auto$rtlil.cc:1874:And$2299[15]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101111111
.gate SB_LUT4 I0=uuu1.input_signal[7] I1=uuu1.input_signal[6] I2=u1.data_sin[3] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2323[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=uuu1.input_signal[7] I2=u1.data_sin[3] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2322[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[9]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2323[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2329[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2331[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2325[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2325[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2331[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2316[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2326[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2316[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2325[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t2[10]_new_ I1=u1.data_sin[5] I2=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[10]_new_ I3=uuu1.input_signal[5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2317[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[4] I1=u1.data_sin[6] I2=u1.data_sin[7] I3=uuu1.input_signal[3] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t2[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[11]_new_ I2=uuu1.input_signal[6] I3=u1.data_sin[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2316[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=u1.data_sin[7] I1=uuu1.input_signal[4] I2=uuu1.input_signal[5] I3=u1.data_sin[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=uuu1.input_signal[7] I1=u1.data_sin[4] I2=u1.data_sin[1] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2319[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2320[10]_new_inv_ I1=uuu1.input_signal[7] I2=u1.data_sin[3] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2328[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100110010101
.gate SB_LUT4 I0=uuu1.input_signal[6] I1=u1.data_sin[4] I2=$abc$9051$auto$rtlil.cc:1874:And$2301[15]_new_ I3=$abc$9051$auto$rtlil.cc:1874:And$2299[15]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2322[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2323[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2320[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2329[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2331[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2325[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2325[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2331[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2316[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2326[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$2309[15]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[15]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2325[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t2[11]_new_ I1=u1.data_sin[5] I2=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[11]_new_ I3=uuu1.input_signal[6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2317[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=uuu1.input_signal[5] I1=u1.data_sin[6] I2=u1.data_sin[7] I3=uuu1.input_signal[4] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t2[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$rtlil.cc:1874:And$2311[12]_new_ I2=u1.data_sin[7] I3=uuu1.input_signal[5] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000111100
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[6] I3=u1.data_sin[6] O=$abc$9051$auto$rtlil.cc:1874:And$2311[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uuu1.input_signal[7] I3=u1.data_sin[5] O=$abc$9051$auto$rtlil.cc:1874:And$2309[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2320[15]_new_inv_ I1=uuu1.input_signal[7] I2=u1.data_sin[3] I3=u1.data_sin[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2328[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100110010101
.gate SB_LUT4 I0=uuu1.input_signal[7] I1=u1.data_sin[4] I2=u1.data_sin[1] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2320[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2320[10]_new_inv_ I2=u1.data_sin[2] I3=u1.data_sin[3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2329[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2328[15]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[15]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2333.t1[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2325[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[15]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2327.t1[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2333.t1[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$2309[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2319[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2326[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$rtlil.cc:1874:And$2309[15]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2327.t1[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=u1.data_sin[7] I1=$abc$9051$auto$rtlil.cc:1874:And$2311[12]_new_ I2=uuu1.input_signal[5] I3=$abc$9051$auto$rtlil.cc:1874:And$2309[15]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2317[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000111110111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$rtlil.cc:1874:And$2315[13]_new_ I2=uuu1.input_signal[7] I3=u1.data_sin[6] O=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011001100
.gate SB_LUT4 I0=$false I1=$false I2=u1.data_sin[7] I3=uuu1.input_signal[6] O=$abc$9051$auto$rtlil.cc:1874:And$2315[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2320[15]_new_inv_ I2=u1.data_sin[2] I3=u1.data_sin[3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2329[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2328[15]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2332[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2333.t1[14]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:112:fulladd$2326[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2325[14]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2333.t1[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2319[15]_new_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2327.t1[14]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2325[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$9051$auto$rtlil.cc:1874:And$2309[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2318.t1[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2319[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2317[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2326[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2319[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2327.t1[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2328[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2326[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2332[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$abc$9051$new_n1125_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2328[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2326[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2325[14]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2334[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011010010101
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2319[15]_new_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2327.t1[14]_new_ O=$abc$9051$new_n1125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000011
.gate SB_LUT4 I0=u1.data_sin[2] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2320[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2331[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[2]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[3]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2332[3]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2331[4]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2332[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2329[4]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2331[5]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2331[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2329[5]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[5]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2328[7]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2333.t1[7]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2329[6]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011001101111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2331[8]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2329[7]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2331[9]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2329[8]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2331[10]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2329[9]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2331[11]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2329[10]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2329[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2331[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2328[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2333.t1[13]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2329[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110000011110110
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2328[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2333.t1[14]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2329[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2332[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2335[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110000011110110
.gate SB_LUT4 I0=u1.data_sin[2] I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[2]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2320[1]_new_ I3=uuu1.input_signal[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2331[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011010011100
.gate SB_LUT4 I0=uuu1.input_signal[0] I1=u1.data_sin[1] I2=uuu1.input_signal[1] I3=u1.data_sin[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2319[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2483[1]_new_ I1=uuu1.mov_avg2.input_signal_queue[2][0] I2=uuu1.mov_avg2.input_signal_queue[3][0] I3=uuu1.mov_avg2.input_signal_queue[4][0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[1]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2482.t1[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[0]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2471[0]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=uuu1.mov_avg2.input_signal_queue[2][0] I1=uuu1.mov_avg2.input_signal_queue[3][0] I2=uuu1.mov_avg2.input_signal_queue[4][0] I3=$abc$9051$auto$maccmap.cc:111:fulladd$2459[0]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][0] I2=uuu1.mov_avg2.input_signal_queue[6][0] I3=uuu1.mov_avg2.input_signal_queue[7][0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2450[0]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2453[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2456[0]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][0] I2=uuu1.mov_avg2.input_signal_queue[9][0] I3=uuu1.mov_avg2.input_signal_queue[10][0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][0] I2=uuu1.mov_avg2.input_signal_queue[12][0] I3=uuu1.mov_avg2.input_signal_queue[13][0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][0] I2=uuu1.mov_avg2.input_signal_queue[15][0] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2468[1]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2465[1]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2475[0]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[0]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2482.t1[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2453[0]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[0]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2453[0]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][0] I2=uuu1.mov_avg2.input_signal_queue[15][0] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][1] I2=uuu1.mov_avg2.input_signal_queue[15][1] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][1] I2=uuu1.mov_avg2.input_signal_queue[12][1] I3=uuu1.mov_avg2.input_signal_queue[13][1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[1]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[0]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][0] I2=uuu1.mov_avg2.input_signal_queue[9][0] I3=uuu1.mov_avg2.input_signal_queue[10][0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][0] I2=uuu1.mov_avg2.input_signal_queue[12][0] I3=uuu1.mov_avg2.input_signal_queue[13][0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][1] I2=uuu1.mov_avg2.input_signal_queue[9][1] I3=uuu1.mov_avg2.input_signal_queue[10][1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[0]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2459[0]_new_ I1=uuu1.mov_avg2.input_signal_queue[2][0] I2=uuu1.mov_avg2.input_signal_queue[3][0] I3=uuu1.mov_avg2.input_signal_queue[4][0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][0] I2=uuu1.mov_avg2.input_signal_queue[6][0] I3=uuu1.mov_avg2.input_signal_queue[7][0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][1] I2=uuu1.mov_avg2.input_signal_queue[6][1] I3=uuu1.mov_avg2.input_signal_queue[7][1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][1] I2=uuu1.mov_avg2.input_signal_queue[3][1] I3=uuu1.mov_avg2.input_signal_queue[4][1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2483[1]_new_ I1=uuu1.mov_avg2.input_signal_queue[2][0] I2=uuu1.mov_avg2.input_signal_queue[3][0] I3=uuu1.mov_avg2.input_signal_queue[4][0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011001101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[1]_new_inv_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2488.t1[2]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2478[1]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2480[2]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2481[1]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[1]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2488.t1[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2481[0]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2477[1]_new_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2482.t1[1]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2482.t1[1]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2475[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2477[1]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[0]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][1] I2=uuu1.mov_avg2.input_signal_queue[15][1] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][2] I2=uuu1.mov_avg2.input_signal_queue[15][2] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][2] I2=uuu1.mov_avg2.input_signal_queue[12][2] I3=uuu1.mov_avg2.input_signal_queue[13][2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[2]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[1]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][1] I2=uuu1.mov_avg2.input_signal_queue[9][1] I3=uuu1.mov_avg2.input_signal_queue[10][1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][1] I2=uuu1.mov_avg2.input_signal_queue[12][1] I3=uuu1.mov_avg2.input_signal_queue[13][1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][2] I2=uuu1.mov_avg2.input_signal_queue[9][2] I3=uuu1.mov_avg2.input_signal_queue[10][2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[2]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[1]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[0]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][1] I2=uuu1.mov_avg2.input_signal_queue[6][1] I3=uuu1.mov_avg2.input_signal_queue[7][1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][2] I2=uuu1.mov_avg2.input_signal_queue[6][2] I3=uuu1.mov_avg2.input_signal_queue[7][2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][2] I2=uuu1.mov_avg2.input_signal_queue[3][2] I3=uuu1.mov_avg2.input_signal_queue[4][2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[0]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][1] I2=uuu1.mov_avg2.input_signal_queue[3][1] I3=uuu1.mov_avg2.input_signal_queue[4][1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[2]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[2]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][2] I2=uuu1.mov_avg2.input_signal_queue[15][2] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][3] I2=uuu1.mov_avg2.input_signal_queue[15][3] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][3] I2=uuu1.mov_avg2.input_signal_queue[12][3] I3=uuu1.mov_avg2.input_signal_queue[13][3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[3]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[2]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][2] I2=uuu1.mov_avg2.input_signal_queue[9][2] I3=uuu1.mov_avg2.input_signal_queue[10][2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][2] I2=uuu1.mov_avg2.input_signal_queue[12][2] I3=uuu1.mov_avg2.input_signal_queue[13][2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][3] I2=uuu1.mov_avg2.input_signal_queue[9][3] I3=uuu1.mov_avg2.input_signal_queue[10][3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[3]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[2]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[1]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][2] I2=uuu1.mov_avg2.input_signal_queue[6][2] I3=uuu1.mov_avg2.input_signal_queue[7][2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][3] I2=uuu1.mov_avg2.input_signal_queue[6][3] I3=uuu1.mov_avg2.input_signal_queue[7][3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][3] I2=uuu1.mov_avg2.input_signal_queue[3][3] I3=uuu1.mov_avg2.input_signal_queue[4][3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[1]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][2] I2=uuu1.mov_avg2.input_signal_queue[3][2] I3=uuu1.mov_avg2.input_signal_queue[4][2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[3]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[2]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[3]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][3] I2=uuu1.mov_avg2.input_signal_queue[15][3] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][4] I2=uuu1.mov_avg2.input_signal_queue[15][4] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][4] I2=uuu1.mov_avg2.input_signal_queue[12][4] I3=uuu1.mov_avg2.input_signal_queue[13][4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[3]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][3] I2=uuu1.mov_avg2.input_signal_queue[9][3] I3=uuu1.mov_avg2.input_signal_queue[10][3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][3] I2=uuu1.mov_avg2.input_signal_queue[12][3] I3=uuu1.mov_avg2.input_signal_queue[13][3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][4] I2=uuu1.mov_avg2.input_signal_queue[9][4] I3=uuu1.mov_avg2.input_signal_queue[10][4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[3]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[2]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][3] I2=uuu1.mov_avg2.input_signal_queue[6][3] I3=uuu1.mov_avg2.input_signal_queue[7][3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][4] I2=uuu1.mov_avg2.input_signal_queue[6][4] I3=uuu1.mov_avg2.input_signal_queue[7][4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][4] I2=uuu1.mov_avg2.input_signal_queue[3][4] I3=uuu1.mov_avg2.input_signal_queue[4][4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[2]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][3] I2=uuu1.mov_avg2.input_signal_queue[3][3] I3=uuu1.mov_avg2.input_signal_queue[4][3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[3]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][4] I2=uuu1.mov_avg2.input_signal_queue[15][4] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][5] I2=uuu1.mov_avg2.input_signal_queue[15][5] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][5] I2=uuu1.mov_avg2.input_signal_queue[12][5] I3=uuu1.mov_avg2.input_signal_queue[13][5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[5]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[4]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][4] I2=uuu1.mov_avg2.input_signal_queue[9][4] I3=uuu1.mov_avg2.input_signal_queue[10][4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][4] I2=uuu1.mov_avg2.input_signal_queue[12][4] I3=uuu1.mov_avg2.input_signal_queue[13][4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][5] I2=uuu1.mov_avg2.input_signal_queue[9][5] I3=uuu1.mov_avg2.input_signal_queue[10][5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[5]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[4]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[3]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][4] I2=uuu1.mov_avg2.input_signal_queue[6][4] I3=uuu1.mov_avg2.input_signal_queue[7][4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][5] I2=uuu1.mov_avg2.input_signal_queue[6][5] I3=uuu1.mov_avg2.input_signal_queue[7][5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][5] I2=uuu1.mov_avg2.input_signal_queue[3][5] I3=uuu1.mov_avg2.input_signal_queue[4][5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[3]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][4] I2=uuu1.mov_avg2.input_signal_queue[3][4] I3=uuu1.mov_avg2.input_signal_queue[4][4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[5]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[5]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][5] I2=uuu1.mov_avg2.input_signal_queue[15][5] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][6] I2=uuu1.mov_avg2.input_signal_queue[15][6] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[6] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][6] I2=uuu1.mov_avg2.input_signal_queue[12][6] I3=uuu1.mov_avg2.input_signal_queue[13][6] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[5]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][5] I2=uuu1.mov_avg2.input_signal_queue[9][5] I3=uuu1.mov_avg2.input_signal_queue[10][5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][5] I2=uuu1.mov_avg2.input_signal_queue[12][5] I3=uuu1.mov_avg2.input_signal_queue[13][5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][6] I2=uuu1.mov_avg2.input_signal_queue[9][6] I3=uuu1.mov_avg2.input_signal_queue[10][6] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[5]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][5] I2=uuu1.mov_avg2.input_signal_queue[6][5] I3=uuu1.mov_avg2.input_signal_queue[7][5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][6] I2=uuu1.mov_avg2.input_signal_queue[6][6] I3=uuu1.mov_avg2.input_signal_queue[7][6] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][6] I2=uuu1.mov_avg2.input_signal_queue[3][6] I3=uuu1.mov_avg2.input_signal_queue[4][6] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][5] I2=uuu1.mov_avg2.input_signal_queue[3][5] I3=uuu1.mov_avg2.input_signal_queue[4][5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[5]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][6] I2=uuu1.mov_avg2.input_signal_queue[15][6] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][7] I2=uuu1.mov_avg2.input_signal_queue[15][7] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[7] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][7] I2=uuu1.mov_avg2.input_signal_queue[12][7] I3=uuu1.mov_avg2.input_signal_queue[13][7] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[7]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[6]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][6] I2=uuu1.mov_avg2.input_signal_queue[9][6] I3=uuu1.mov_avg2.input_signal_queue[10][6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][6] I2=uuu1.mov_avg2.input_signal_queue[12][6] I3=uuu1.mov_avg2.input_signal_queue[13][6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][7] I2=uuu1.mov_avg2.input_signal_queue[9][7] I3=uuu1.mov_avg2.input_signal_queue[10][7] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[7]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[6]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[5]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][6] I2=uuu1.mov_avg2.input_signal_queue[6][6] I3=uuu1.mov_avg2.input_signal_queue[7][6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][7] I2=uuu1.mov_avg2.input_signal_queue[6][7] I3=uuu1.mov_avg2.input_signal_queue[7][7] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][7] I2=uuu1.mov_avg2.input_signal_queue[3][7] I3=uuu1.mov_avg2.input_signal_queue[4][7] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[5]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][6] I2=uuu1.mov_avg2.input_signal_queue[3][6] I3=uuu1.mov_avg2.input_signal_queue[4][6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][7] I2=uuu1.mov_avg2.input_signal_queue[15][7] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[7] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][8] I2=uuu1.mov_avg2.input_signal_queue[15][8] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[8] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][8] I2=uuu1.mov_avg2.input_signal_queue[12][8] I3=uuu1.mov_avg2.input_signal_queue[13][8] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[8]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[7]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][7] I2=uuu1.mov_avg2.input_signal_queue[9][7] I3=uuu1.mov_avg2.input_signal_queue[10][7] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][7] I2=uuu1.mov_avg2.input_signal_queue[12][7] I3=uuu1.mov_avg2.input_signal_queue[13][7] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][8] I2=uuu1.mov_avg2.input_signal_queue[9][8] I3=uuu1.mov_avg2.input_signal_queue[10][8] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[8]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[7]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][7] I2=uuu1.mov_avg2.input_signal_queue[6][7] I3=uuu1.mov_avg2.input_signal_queue[7][7] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][8] I2=uuu1.mov_avg2.input_signal_queue[6][8] I3=uuu1.mov_avg2.input_signal_queue[7][8] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][8] I2=uuu1.mov_avg2.input_signal_queue[3][8] I3=uuu1.mov_avg2.input_signal_queue[4][8] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][7] I2=uuu1.mov_avg2.input_signal_queue[3][7] I3=uuu1.mov_avg2.input_signal_queue[4][7] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][8] I2=uuu1.mov_avg2.input_signal_queue[15][8] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[8] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][9] I2=uuu1.mov_avg2.input_signal_queue[15][9] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[9] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][9] I2=uuu1.mov_avg2.input_signal_queue[12][9] I3=uuu1.mov_avg2.input_signal_queue[13][9] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[9]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[8]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][8] I2=uuu1.mov_avg2.input_signal_queue[9][8] I3=uuu1.mov_avg2.input_signal_queue[10][8] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][8] I2=uuu1.mov_avg2.input_signal_queue[12][8] I3=uuu1.mov_avg2.input_signal_queue[13][8] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][9] I2=uuu1.mov_avg2.input_signal_queue[9][9] I3=uuu1.mov_avg2.input_signal_queue[10][9] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[9]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[8]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][8] I2=uuu1.mov_avg2.input_signal_queue[6][8] I3=uuu1.mov_avg2.input_signal_queue[7][8] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][9] I2=uuu1.mov_avg2.input_signal_queue[6][9] I3=uuu1.mov_avg2.input_signal_queue[7][9] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][9] I2=uuu1.mov_avg2.input_signal_queue[3][9] I3=uuu1.mov_avg2.input_signal_queue[4][9] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][8] I2=uuu1.mov_avg2.input_signal_queue[3][8] I3=uuu1.mov_avg2.input_signal_queue[4][8] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][9] I2=uuu1.mov_avg2.input_signal_queue[15][9] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[9] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][10] I2=uuu1.mov_avg2.input_signal_queue[15][10] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[10] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][10] I2=uuu1.mov_avg2.input_signal_queue[12][10] I3=uuu1.mov_avg2.input_signal_queue[13][10] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[10]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[9]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][9] I2=uuu1.mov_avg2.input_signal_queue[9][9] I3=uuu1.mov_avg2.input_signal_queue[10][9] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][9] I2=uuu1.mov_avg2.input_signal_queue[12][9] I3=uuu1.mov_avg2.input_signal_queue[13][9] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][10] I2=uuu1.mov_avg2.input_signal_queue[9][10] I3=uuu1.mov_avg2.input_signal_queue[10][10] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[10]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[9]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][9] I2=uuu1.mov_avg2.input_signal_queue[6][9] I3=uuu1.mov_avg2.input_signal_queue[7][9] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][10] I2=uuu1.mov_avg2.input_signal_queue[6][10] I3=uuu1.mov_avg2.input_signal_queue[7][10] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][10] I2=uuu1.mov_avg2.input_signal_queue[3][10] I3=uuu1.mov_avg2.input_signal_queue[4][10] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][9] I2=uuu1.mov_avg2.input_signal_queue[3][9] I3=uuu1.mov_avg2.input_signal_queue[4][9] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][10] I2=uuu1.mov_avg2.input_signal_queue[15][10] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[10] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][11] I2=uuu1.mov_avg2.input_signal_queue[15][11] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[11] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][11] I2=uuu1.mov_avg2.input_signal_queue[12][11] I3=uuu1.mov_avg2.input_signal_queue[13][11] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[11]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[10]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][10] I2=uuu1.mov_avg2.input_signal_queue[9][10] I3=uuu1.mov_avg2.input_signal_queue[10][10] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][10] I2=uuu1.mov_avg2.input_signal_queue[12][10] I3=uuu1.mov_avg2.input_signal_queue[13][10] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][11] I2=uuu1.mov_avg2.input_signal_queue[9][11] I3=uuu1.mov_avg2.input_signal_queue[10][11] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[11]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[10]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][10] I2=uuu1.mov_avg2.input_signal_queue[6][10] I3=uuu1.mov_avg2.input_signal_queue[7][10] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][11] I2=uuu1.mov_avg2.input_signal_queue[6][11] I3=uuu1.mov_avg2.input_signal_queue[7][11] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][11] I2=uuu1.mov_avg2.input_signal_queue[3][11] I3=uuu1.mov_avg2.input_signal_queue[4][11] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][10] I2=uuu1.mov_avg2.input_signal_queue[3][10] I3=uuu1.mov_avg2.input_signal_queue[4][10] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[11]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[11]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][11] I2=uuu1.mov_avg2.input_signal_queue[15][11] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[11] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][12] I2=uuu1.mov_avg2.input_signal_queue[15][12] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[12] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][12] I2=uuu1.mov_avg2.input_signal_queue[12][12] I3=uuu1.mov_avg2.input_signal_queue[13][12] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[12]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[11]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][11] I2=uuu1.mov_avg2.input_signal_queue[9][11] I3=uuu1.mov_avg2.input_signal_queue[10][11] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][11] I2=uuu1.mov_avg2.input_signal_queue[12][11] I3=uuu1.mov_avg2.input_signal_queue[13][11] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][12] I2=uuu1.mov_avg2.input_signal_queue[9][12] I3=uuu1.mov_avg2.input_signal_queue[10][12] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[12]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[11]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][11] I2=uuu1.mov_avg2.input_signal_queue[6][11] I3=uuu1.mov_avg2.input_signal_queue[7][11] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][12] I2=uuu1.mov_avg2.input_signal_queue[6][12] I3=uuu1.mov_avg2.input_signal_queue[7][12] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][12] I2=uuu1.mov_avg2.input_signal_queue[3][12] I3=uuu1.mov_avg2.input_signal_queue[4][12] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][11] I2=uuu1.mov_avg2.input_signal_queue[3][11] I3=uuu1.mov_avg2.input_signal_queue[4][11] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[11]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][12] I2=uuu1.mov_avg2.input_signal_queue[15][12] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[12] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][13] I2=uuu1.mov_avg2.input_signal_queue[15][13] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[13] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][13] I2=uuu1.mov_avg2.input_signal_queue[12][13] I3=uuu1.mov_avg2.input_signal_queue[13][13] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[13]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[12]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][12] I2=uuu1.mov_avg2.input_signal_queue[9][12] I3=uuu1.mov_avg2.input_signal_queue[10][12] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][12] I2=uuu1.mov_avg2.input_signal_queue[12][12] I3=uuu1.mov_avg2.input_signal_queue[13][12] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][13] I2=uuu1.mov_avg2.input_signal_queue[9][13] I3=uuu1.mov_avg2.input_signal_queue[10][13] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[13]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[12]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[12]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[11]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][12] I2=uuu1.mov_avg2.input_signal_queue[6][12] I3=uuu1.mov_avg2.input_signal_queue[7][12] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][13] I2=uuu1.mov_avg2.input_signal_queue[6][13] I3=uuu1.mov_avg2.input_signal_queue[7][13] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][13] I2=uuu1.mov_avg2.input_signal_queue[3][13] I3=uuu1.mov_avg2.input_signal_queue[4][13] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[11]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][12] I2=uuu1.mov_avg2.input_signal_queue[3][12] I3=uuu1.mov_avg2.input_signal_queue[4][12] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[13]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[13]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][13] I2=uuu1.mov_avg2.input_signal_queue[15][13] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[13] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][14] I2=uuu1.mov_avg2.input_signal_queue[15][14] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[14] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][14] I2=uuu1.mov_avg2.input_signal_queue[12][14] I3=uuu1.mov_avg2.input_signal_queue[13][14] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[14]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][13] I2=uuu1.mov_avg2.input_signal_queue[9][13] I3=uuu1.mov_avg2.input_signal_queue[10][13] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][13] I2=uuu1.mov_avg2.input_signal_queue[12][13] I3=uuu1.mov_avg2.input_signal_queue[13][13] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][14] I2=uuu1.mov_avg2.input_signal_queue[9][14] I3=uuu1.mov_avg2.input_signal_queue[10][14] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[14]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[13]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][13] I2=uuu1.mov_avg2.input_signal_queue[6][13] I3=uuu1.mov_avg2.input_signal_queue[7][13] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][14] I2=uuu1.mov_avg2.input_signal_queue[6][14] I3=uuu1.mov_avg2.input_signal_queue[7][14] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][14] I2=uuu1.mov_avg2.input_signal_queue[3][14] I3=uuu1.mov_avg2.input_signal_queue[4][14] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[12]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[13]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][13] I2=uuu1.mov_avg2.input_signal_queue[3][13] I3=uuu1.mov_avg2.input_signal_queue[4][13] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[14]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[13]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[14]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2453[19]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2468[15]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2467.t1[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2467.t1[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][14] I2=uuu1.mov_avg2.input_signal_queue[15][14] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[14] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][15] I2=uuu1.mov_avg2.input_signal_queue[15][15] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2456[19]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2454[14]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][14] I2=uuu1.mov_avg2.input_signal_queue[9][14] I3=uuu1.mov_avg2.input_signal_queue[10][14] O=$abc$9051$auto$maccmap.cc:112:fulladd$2457[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][14] I2=uuu1.mov_avg2.input_signal_queue[12][14] I3=uuu1.mov_avg2.input_signal_queue[13][14] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[8][15] I2=uuu1.mov_avg2.input_signal_queue[9][15] I3=uuu1.mov_avg2.input_signal_queue[10][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2456[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][15] I2=uuu1.mov_avg2.input_signal_queue[12][15] I3=uuu1.mov_avg2.input_signal_queue[13][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2453[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2462[19]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2473.t1[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[14]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[14]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[13]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[19]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2473.t1[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][14] I2=uuu1.mov_avg2.input_signal_queue[6][14] I3=uuu1.mov_avg2.input_signal_queue[7][14] O=$abc$9051$auto$maccmap.cc:112:fulladd$2460[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[5][15] I2=uuu1.mov_avg2.input_signal_queue[6][15] I3=uuu1.mov_avg2.input_signal_queue[7][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2459[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][15] I2=uuu1.mov_avg2.input_signal_queue[3][15] I3=uuu1.mov_avg2.input_signal_queue[4][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2462[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[13]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[14]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][14] I2=uuu1.mov_avg2.input_signal_queue[3][14] I3=uuu1.mov_avg2.input_signal_queue[4][14] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[14]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[15]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2468[19]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2477[16]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2453[19]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2467.t1[15]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2468[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2475[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2453[19]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2450[15]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2451[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:114:fulladd$2467.t1[16]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2453[19]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2465[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[19] I1=uuu1.mov_avg2.input_signal_queue[14][15] I2=uuu1.mov_avg2.input_signal_queue[15][15] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[15] O=$abc$9051$auto$maccmap.cc:114:fulladd$2467.t1[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110101001010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2471[19]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[15]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2462[19]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2459[19]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2460[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[14]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2456[19]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2457[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2462[19]_new_ I1=uuu1.mov_avg2.input_signal_queue[5][15] I2=uuu1.mov_avg2.input_signal_queue[6][15] I3=uuu1.mov_avg2.input_signal_queue[7][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2471[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001010101010110
.gate SB_LUT4 I0=uuu1.mov_avg2.input_signal_queue[8][15] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2454[19]_new_inv_ I2=uuu1.mov_avg2.input_signal_queue[9][15] I3=uuu1.mov_avg2.input_signal_queue[10][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2468[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110110011001001
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[11][15] I2=uuu1.mov_avg2.input_signal_queue[12][15] I3=uuu1.mov_avg2.input_signal_queue[13][15] O=$abc$9051$auto$maccmap.cc:112:fulladd$2454[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2462[19]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2473.t1[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2469[14]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100110010000
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[2][15] I2=uuu1.mov_avg2.input_signal_queue[3][15] I3=uuu1.mov_avg2.input_signal_queue[4][15] O=$abc$9051$auto$maccmap.cc:112:fulladd$2463[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2463[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2483[17]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[16]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[15]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[16]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[17]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[16]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2483[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2468[19]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[16]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2477[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2475[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001111100001001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2477[19]_new_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2482.t1[17]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2468[19]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[17]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2465[16]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2466[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2482.t1[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100011010011100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2450[19]_new_inv_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2467.t1[19]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2451[15]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2453[19]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110110011001001
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][15] I2=uuu1.mov_avg2.input_signal_queue[15][15] I3=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[15] O=$abc$9051$auto$maccmap.cc:112:fulladd$2451[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][15] I2=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[19] I3=uuu1.mov_avg2.input_signal_queue[15][15] O=$abc$9051$auto$maccmap.cc:111:fulladd$2450[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[14][15] I2=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[19] I3=uuu1.mov_avg2.input_signal_queue[15][15] O=$abc$9051$auto$maccmap.cc:114:fulladd$2467.t1[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2472[19]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2471[19]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2477[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2462[19]_new_ I1=uuu1.mov_avg2.input_signal_queue[5][15] I2=uuu1.mov_avg2.input_signal_queue[6][15] I3=uuu1.mov_avg2.input_signal_queue[7][15] O=$abc$9051$auto$maccmap.cc:112:fulladd$2472[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2454[19]_new_inv_ I1=uuu1.mov_avg2.input_signal_queue[8][15] I2=uuu1.mov_avg2.input_signal_queue[9][15] I3=uuu1.mov_avg2.input_signal_queue[10][15] O=$abc$9051$auto$maccmap.cc:112:fulladd$2469[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[15]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2471[19]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2472[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2463[19]_new_inv_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2485.t1[18]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[17]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[16]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[17]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[16]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2484[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[18]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[17]_new_inv_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2485.t1[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2482.t1[17]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2477[19]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2474[17]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2481[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[17]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2468[19]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2474[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:114:fulladd$2482.t1[18]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2477[19]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[19]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2466[16]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2468[19]_new_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[17]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2482.t1[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010010010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2450[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2451[15]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2453[19]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2466[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111100
.gate SB_LUT4 I0=uuu1.mov_avg2.input_signal_queue[14][15] I1=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[19] I2=uuu1.mov_avg2.input_signal_queue[15][15] I3=$abc$9051$auto$maccmap.cc:111:fulladd$2453[19]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2469[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2472[19]_new_inv_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2471[19]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2478[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111100
.gate SB_LUT4 I0=$false I1=$abc$9051$new_n1566_ I2=$abc$9051$new_n1564_ I3=$abc$9051$new_n1563_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2486[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2480[18]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2481[17]_new_inv_ O=$abc$9051$new_n1563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000111111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2482.t1[18]_new_inv_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[19]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2468[19]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2477[19]_new_ O=$abc$9051$new_n1564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100000111101011
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2463[19]_new_inv_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$2476.t1[19]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2453[19]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2468[19]_new_ O=$abc$9051$new_n1566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100101100101
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2488.t1[2]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2484[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2463[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[3]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[2]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[3]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[5]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[4]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[5]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[7]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[6]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[8]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[7]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[9]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[8]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[10]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[9]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[11]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[10]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[12]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[11]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[13]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[12]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[12]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[14]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[13]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[13]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[14]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[14]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[16]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[19]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[15]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2483[17]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[19]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[16]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:114:fulladd$2485.t1[18]_new_ I1=$abc$9051$auto$maccmap.cc:112:fulladd$2478[19]_new_inv_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2463[19]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2484[17]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2487[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100110011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2474[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2471[0]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2480[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2798[1]_new_ I1=uuu1.mov_avg1.input_signal_queue[2][0] I2=uuu1.mov_avg1.input_signal_queue[3][0] I3=uuu1.mov_avg1.input_signal_queue[4][0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2802[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[1]_new_ I2=$abc$9051$auto$maccmap.cc:114:fulladd$2797.t1[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[0]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2786[0]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=uuu1.mov_avg1.input_signal_queue[2][0] I1=uuu1.mov_avg1.input_signal_queue[3][0] I2=uuu1.mov_avg1.input_signal_queue[4][0] I3=$abc$9051$auto$maccmap.cc:111:fulladd$2774[0]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][0] I2=uuu1.mov_avg1.input_signal_queue[6][0] I3=uuu1.mov_avg1.input_signal_queue[7][0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2765[0]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2768[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2771[0]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][0] I2=uuu1.mov_avg1.input_signal_queue[9][0] I3=uuu1.mov_avg1.input_signal_queue[10][0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][0] I2=uuu1.mov_avg1.input_signal_queue[12][0] I3=uuu1.mov_avg1.input_signal_queue[13][0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][0] I2=uuu1.mov_avg1.input_signal_queue[15][0] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2783[1]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2780[1]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2790[0]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[0]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2797.t1[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2768[0]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[0]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2768[0]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][0] I2=uuu1.mov_avg1.input_signal_queue[15][0] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][1] I2=uuu1.mov_avg1.input_signal_queue[15][1] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][1] I2=uuu1.mov_avg1.input_signal_queue[12][1] I3=uuu1.mov_avg1.input_signal_queue[13][1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[1]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[0]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][0] I2=uuu1.mov_avg1.input_signal_queue[9][0] I3=uuu1.mov_avg1.input_signal_queue[10][0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][0] I2=uuu1.mov_avg1.input_signal_queue[12][0] I3=uuu1.mov_avg1.input_signal_queue[13][0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][1] I2=uuu1.mov_avg1.input_signal_queue[9][1] I3=uuu1.mov_avg1.input_signal_queue[10][1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[0]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2774[0]_new_ I1=uuu1.mov_avg1.input_signal_queue[2][0] I2=uuu1.mov_avg1.input_signal_queue[3][0] I3=uuu1.mov_avg1.input_signal_queue[4][0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][0] I2=uuu1.mov_avg1.input_signal_queue[6][0] I3=uuu1.mov_avg1.input_signal_queue[7][0] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][1] I2=uuu1.mov_avg1.input_signal_queue[6][1] I3=uuu1.mov_avg1.input_signal_queue[7][1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][1] I2=uuu1.mov_avg1.input_signal_queue[3][1] I3=uuu1.mov_avg1.input_signal_queue[4][1] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:111:fulladd$2798[1]_new_ I1=uuu1.mov_avg1.input_signal_queue[2][0] I2=uuu1.mov_avg1.input_signal_queue[3][0] I3=uuu1.mov_avg1.input_signal_queue[4][0] O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011001101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:112:fulladd$2778[1]_new_inv_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2803.t1[2]_new_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$2793[1]_new_ I1=$abc$9051$auto$maccmap.cc:111:fulladd$2795[2]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2796[1]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[1]_new_ O=$abc$9051$auto$maccmap.cc:114:fulladd$2803.t1[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2796[0]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2792[1]_new_ I3=$abc$9051$auto$maccmap.cc:114:fulladd$2797.t1[1]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011000000
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:114:fulladd$2797.t1[1]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2790[0]_new_ I3=$abc$9051$auto$maccmap.cc:111:fulladd$2792[1]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[0]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][1] I2=uuu1.mov_avg1.input_signal_queue[15][1] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][2] I2=uuu1.mov_avg1.input_signal_queue[15][2] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][2] I2=uuu1.mov_avg1.input_signal_queue[12][2] I3=uuu1.mov_avg1.input_signal_queue[13][2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[2]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[1]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][1] I2=uuu1.mov_avg1.input_signal_queue[9][1] I3=uuu1.mov_avg1.input_signal_queue[10][1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][1] I2=uuu1.mov_avg1.input_signal_queue[12][1] I3=uuu1.mov_avg1.input_signal_queue[13][1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][2] I2=uuu1.mov_avg1.input_signal_queue[9][2] I3=uuu1.mov_avg1.input_signal_queue[10][2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[2]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[1]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[0]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[0]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][1] I2=uuu1.mov_avg1.input_signal_queue[6][1] I3=uuu1.mov_avg1.input_signal_queue[7][1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][2] I2=uuu1.mov_avg1.input_signal_queue[6][2] I3=uuu1.mov_avg1.input_signal_queue[7][2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][2] I2=uuu1.mov_avg1.input_signal_queue[3][2] I3=uuu1.mov_avg1.input_signal_queue[4][2] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[1]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[0]_new_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][1] I2=uuu1.mov_avg1.input_signal_queue[3][1] I3=uuu1.mov_avg1.input_signal_queue[4][1] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[2]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[1]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[2]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][2] I2=uuu1.mov_avg1.input_signal_queue[15][2] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][3] I2=uuu1.mov_avg1.input_signal_queue[15][3] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][3] I2=uuu1.mov_avg1.input_signal_queue[12][3] I3=uuu1.mov_avg1.input_signal_queue[13][3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[3]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[2]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][2] I2=uuu1.mov_avg1.input_signal_queue[9][2] I3=uuu1.mov_avg1.input_signal_queue[10][2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][2] I2=uuu1.mov_avg1.input_signal_queue[12][2] I3=uuu1.mov_avg1.input_signal_queue[13][2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][3] I2=uuu1.mov_avg1.input_signal_queue[9][3] I3=uuu1.mov_avg1.input_signal_queue[10][3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[3]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[2]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[2]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[1]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][2] I2=uuu1.mov_avg1.input_signal_queue[6][2] I3=uuu1.mov_avg1.input_signal_queue[7][2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][3] I2=uuu1.mov_avg1.input_signal_queue[6][3] I3=uuu1.mov_avg1.input_signal_queue[7][3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][3] I2=uuu1.mov_avg1.input_signal_queue[3][3] I3=uuu1.mov_avg1.input_signal_queue[4][3] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[1]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[2]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[1]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][2] I2=uuu1.mov_avg1.input_signal_queue[3][2] I3=uuu1.mov_avg1.input_signal_queue[4][2] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[3]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[2]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[3]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][3] I2=uuu1.mov_avg1.input_signal_queue[15][3] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][4] I2=uuu1.mov_avg1.input_signal_queue[15][4] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][4] I2=uuu1.mov_avg1.input_signal_queue[12][4] I3=uuu1.mov_avg1.input_signal_queue[13][4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[3]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][3] I2=uuu1.mov_avg1.input_signal_queue[9][3] I3=uuu1.mov_avg1.input_signal_queue[10][3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][3] I2=uuu1.mov_avg1.input_signal_queue[12][3] I3=uuu1.mov_avg1.input_signal_queue[13][3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][4] I2=uuu1.mov_avg1.input_signal_queue[9][4] I3=uuu1.mov_avg1.input_signal_queue[10][4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[4]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[3]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[3]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[2]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][3] I2=uuu1.mov_avg1.input_signal_queue[6][3] I3=uuu1.mov_avg1.input_signal_queue[7][3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][4] I2=uuu1.mov_avg1.input_signal_queue[6][4] I3=uuu1.mov_avg1.input_signal_queue[7][4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][4] I2=uuu1.mov_avg1.input_signal_queue[3][4] I3=uuu1.mov_avg1.input_signal_queue[4][4] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[2]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[3]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[2]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][3] I2=uuu1.mov_avg1.input_signal_queue[3][3] I3=uuu1.mov_avg1.input_signal_queue[4][3] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[3]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][4] I2=uuu1.mov_avg1.input_signal_queue[15][4] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][5] I2=uuu1.mov_avg1.input_signal_queue[15][5] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][5] I2=uuu1.mov_avg1.input_signal_queue[12][5] I3=uuu1.mov_avg1.input_signal_queue[13][5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[5]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[4]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][4] I2=uuu1.mov_avg1.input_signal_queue[9][4] I3=uuu1.mov_avg1.input_signal_queue[10][4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][4] I2=uuu1.mov_avg1.input_signal_queue[12][4] I3=uuu1.mov_avg1.input_signal_queue[13][4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][5] I2=uuu1.mov_avg1.input_signal_queue[9][5] I3=uuu1.mov_avg1.input_signal_queue[10][5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[5]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[4]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[4]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[3]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][4] I2=uuu1.mov_avg1.input_signal_queue[6][4] I3=uuu1.mov_avg1.input_signal_queue[7][4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][5] I2=uuu1.mov_avg1.input_signal_queue[6][5] I3=uuu1.mov_avg1.input_signal_queue[7][5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][5] I2=uuu1.mov_avg1.input_signal_queue[3][5] I3=uuu1.mov_avg1.input_signal_queue[4][5] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[3]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[4]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[3]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][4] I2=uuu1.mov_avg1.input_signal_queue[3][4] I3=uuu1.mov_avg1.input_signal_queue[4][4] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[5]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[5]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][5] I2=uuu1.mov_avg1.input_signal_queue[15][5] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][6] I2=uuu1.mov_avg1.input_signal_queue[15][6] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[6] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][6] I2=uuu1.mov_avg1.input_signal_queue[12][6] I3=uuu1.mov_avg1.input_signal_queue[13][6] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[5]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][5] I2=uuu1.mov_avg1.input_signal_queue[9][5] I3=uuu1.mov_avg1.input_signal_queue[10][5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][5] I2=uuu1.mov_avg1.input_signal_queue[12][5] I3=uuu1.mov_avg1.input_signal_queue[13][5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][6] I2=uuu1.mov_avg1.input_signal_queue[9][6] I3=uuu1.mov_avg1.input_signal_queue[10][6] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[6]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[5]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[5]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][5] I2=uuu1.mov_avg1.input_signal_queue[6][5] I3=uuu1.mov_avg1.input_signal_queue[7][5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][6] I2=uuu1.mov_avg1.input_signal_queue[6][6] I3=uuu1.mov_avg1.input_signal_queue[7][6] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][6] I2=uuu1.mov_avg1.input_signal_queue[3][6] I3=uuu1.mov_avg1.input_signal_queue[4][6] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[4]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[5]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[4]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][5] I2=uuu1.mov_avg1.input_signal_queue[3][5] I3=uuu1.mov_avg1.input_signal_queue[4][5] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[5]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][6] I2=uuu1.mov_avg1.input_signal_queue[15][6] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][7] I2=uuu1.mov_avg1.input_signal_queue[15][7] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[7] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][7] I2=uuu1.mov_avg1.input_signal_queue[12][7] I3=uuu1.mov_avg1.input_signal_queue[13][7] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[7]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[6]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][6] I2=uuu1.mov_avg1.input_signal_queue[9][6] I3=uuu1.mov_avg1.input_signal_queue[10][6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][6] I2=uuu1.mov_avg1.input_signal_queue[12][6] I3=uuu1.mov_avg1.input_signal_queue[13][6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][7] I2=uuu1.mov_avg1.input_signal_queue[9][7] I3=uuu1.mov_avg1.input_signal_queue[10][7] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[7]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[6]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[6]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[5]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][6] I2=uuu1.mov_avg1.input_signal_queue[6][6] I3=uuu1.mov_avg1.input_signal_queue[7][6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][7] I2=uuu1.mov_avg1.input_signal_queue[6][7] I3=uuu1.mov_avg1.input_signal_queue[7][7] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][7] I2=uuu1.mov_avg1.input_signal_queue[3][7] I3=uuu1.mov_avg1.input_signal_queue[4][7] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[5]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[6]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[5]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][6] I2=uuu1.mov_avg1.input_signal_queue[3][6] I3=uuu1.mov_avg1.input_signal_queue[4][6] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][7] I2=uuu1.mov_avg1.input_signal_queue[15][7] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[7] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][8] I2=uuu1.mov_avg1.input_signal_queue[15][8] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[8] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][8] I2=uuu1.mov_avg1.input_signal_queue[12][8] I3=uuu1.mov_avg1.input_signal_queue[13][8] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[8]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[7]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][7] I2=uuu1.mov_avg1.input_signal_queue[9][7] I3=uuu1.mov_avg1.input_signal_queue[10][7] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][7] I2=uuu1.mov_avg1.input_signal_queue[12][7] I3=uuu1.mov_avg1.input_signal_queue[13][7] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][8] I2=uuu1.mov_avg1.input_signal_queue[9][8] I3=uuu1.mov_avg1.input_signal_queue[10][8] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[8]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[7]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[7]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][7] I2=uuu1.mov_avg1.input_signal_queue[6][7] I3=uuu1.mov_avg1.input_signal_queue[7][7] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][8] I2=uuu1.mov_avg1.input_signal_queue[6][8] I3=uuu1.mov_avg1.input_signal_queue[7][8] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][8] I2=uuu1.mov_avg1.input_signal_queue[3][8] I3=uuu1.mov_avg1.input_signal_queue[4][8] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[6]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[7]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[6]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][7] I2=uuu1.mov_avg1.input_signal_queue[3][7] I3=uuu1.mov_avg1.input_signal_queue[4][7] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][8] I2=uuu1.mov_avg1.input_signal_queue[15][8] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[8] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][9] I2=uuu1.mov_avg1.input_signal_queue[15][9] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[9] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][9] I2=uuu1.mov_avg1.input_signal_queue[12][9] I3=uuu1.mov_avg1.input_signal_queue[13][9] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[9]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[8]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][8] I2=uuu1.mov_avg1.input_signal_queue[9][8] I3=uuu1.mov_avg1.input_signal_queue[10][8] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][8] I2=uuu1.mov_avg1.input_signal_queue[12][8] I3=uuu1.mov_avg1.input_signal_queue[13][8] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][9] I2=uuu1.mov_avg1.input_signal_queue[9][9] I3=uuu1.mov_avg1.input_signal_queue[10][9] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[9]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[8]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[8]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][8] I2=uuu1.mov_avg1.input_signal_queue[6][8] I3=uuu1.mov_avg1.input_signal_queue[7][8] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][9] I2=uuu1.mov_avg1.input_signal_queue[6][9] I3=uuu1.mov_avg1.input_signal_queue[7][9] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][9] I2=uuu1.mov_avg1.input_signal_queue[3][9] I3=uuu1.mov_avg1.input_signal_queue[4][9] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[7]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[8]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[7]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][8] I2=uuu1.mov_avg1.input_signal_queue[3][8] I3=uuu1.mov_avg1.input_signal_queue[4][8] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][9] I2=uuu1.mov_avg1.input_signal_queue[15][9] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[9] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][10] I2=uuu1.mov_avg1.input_signal_queue[15][10] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[10] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][10] I2=uuu1.mov_avg1.input_signal_queue[12][10] I3=uuu1.mov_avg1.input_signal_queue[13][10] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[10]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[9]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][9] I2=uuu1.mov_avg1.input_signal_queue[9][9] I3=uuu1.mov_avg1.input_signal_queue[10][9] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][9] I2=uuu1.mov_avg1.input_signal_queue[12][9] I3=uuu1.mov_avg1.input_signal_queue[13][9] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][10] I2=uuu1.mov_avg1.input_signal_queue[9][10] I3=uuu1.mov_avg1.input_signal_queue[10][10] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[10]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[9]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[9]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][9] I2=uuu1.mov_avg1.input_signal_queue[6][9] I3=uuu1.mov_avg1.input_signal_queue[7][9] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][10] I2=uuu1.mov_avg1.input_signal_queue[6][10] I3=uuu1.mov_avg1.input_signal_queue[7][10] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][10] I2=uuu1.mov_avg1.input_signal_queue[3][10] I3=uuu1.mov_avg1.input_signal_queue[4][10] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[8]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[9]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[8]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][9] I2=uuu1.mov_avg1.input_signal_queue[3][9] I3=uuu1.mov_avg1.input_signal_queue[4][9] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2798[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2796[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2792[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2789[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2790[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2795[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2790[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2783[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2780[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2781[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2789[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2781[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2768[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2765[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2766[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2780[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][10] I2=uuu1.mov_avg1.input_signal_queue[15][10] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[10] O=$abc$9051$auto$maccmap.cc:112:fulladd$2766[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[14][11] I2=uuu1.mov_avg1.input_signal_queue[15][11] I3=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[11] O=$abc$9051$auto$maccmap.cc:111:fulladd$2765[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][11] I2=uuu1.mov_avg1.input_signal_queue[12][11] I3=uuu1.mov_avg1.input_signal_queue[13][11] O=$abc$9051$auto$maccmap.cc:111:fulladd$2768[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2771[11]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2769[10]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2783[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][10] I2=uuu1.mov_avg1.input_signal_queue[9][10] I3=uuu1.mov_avg1.input_signal_queue[10][10] O=$abc$9051$auto$maccmap.cc:112:fulladd$2772[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[11][10] I2=uuu1.mov_avg1.input_signal_queue[12][10] I3=uuu1.mov_avg1.input_signal_queue[13][10] O=$abc$9051$auto$maccmap.cc:112:fulladd$2769[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[8][11] I2=uuu1.mov_avg1.input_signal_queue[9][11] I3=uuu1.mov_avg1.input_signal_queue[10][11] O=$abc$9051$auto$maccmap.cc:111:fulladd$2771[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2786[11]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$2784[10]_new_inv_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2792[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[10]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2787[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2769[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2771[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2772[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2784[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2777[11]_new_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2774[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2775[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2786[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][10] I2=uuu1.mov_avg1.input_signal_queue[6][10] I3=uuu1.mov_avg1.input_signal_queue[7][10] O=$abc$9051$auto$maccmap.cc:112:fulladd$2775[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[5][11] I2=uuu1.mov_avg1.input_signal_queue[6][11] I3=uuu1.mov_avg1.input_signal_queue[7][11] O=$abc$9051$auto$maccmap.cc:111:fulladd$2774[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][11] I2=uuu1.mov_avg1.input_signal_queue[3][11] I3=uuu1.mov_avg1.input_signal_queue[4][11] O=$abc$9051$auto$maccmap.cc:111:fulladd$2777[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2784[9]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2786[10]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2787[9]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2793[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[2][10] I2=uuu1.mov_avg1.input_signal_queue[3][10] I3=uuu1.mov_avg1.input_signal_queue[4][10] O=$abc$9051$auto$maccmap.cc:112:fulladd$2778[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2778[11]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2798[12]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2799[11]_new_inv_ O=$abc$9051$auto$maccmap.cc:111:fulladd$2801[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:112:fulladd$2793[10]_new_inv_ I2=$abc$9051$auto$maccmap.cc:111:fulladd$2795[11]_new_ I3=$abc$9051$auto$maccmap.cc:112:fulladd$2796[10]_new_inv_ O=$abc$9051$auto$maccmap.cc:112:fulladd$2799[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1634.C[1] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[10] CO=$auto$alumacc.cc:474:replace_alu$1634.C[11] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[11] CO=$auto$alumacc.cc:474:replace_alu$1634.C[12] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[12] CO=$auto$alumacc.cc:474:replace_alu$1634.C[13] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[13] CO=$auto$alumacc.cc:474:replace_alu$1634.C[14] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[14] CO=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.C[15] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.C[15] CO=$abc$9051$auto$alumacc.cc:491:replace_alu$1636[15] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$9051$auto$alumacc.cc:491:replace_alu$1636[15] I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[15] I3=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.C[15] O=$abc$9051$auto$rtlil.cc:1876:Xor$1640
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101101001011010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[1] CO=$auto$alumacc.cc:474:replace_alu$1634.C[2] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[2] CO=$auto$alumacc.cc:474:replace_alu$1634.C[3] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[3] CO=$auto$alumacc.cc:474:replace_alu$1634.C[4] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[4] CO=$auto$alumacc.cc:474:replace_alu$1634.C[5] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[5] CO=$auto$alumacc.cc:474:replace_alu$1634.C[6] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[6] CO=$auto$alumacc.cc:474:replace_alu$1634.C[7] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[7] CO=$auto$alumacc.cc:474:replace_alu$1634.C[8] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[8] CO=$auto$alumacc.cc:474:replace_alu$1634.C[9] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1634.C[9] CO=$auto$alumacc.cc:474:replace_alu$1634.C[10] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1634.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1641.C[1] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[10] CO=$auto$alumacc.cc:474:replace_alu$1641.C[11] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[11] CO=$auto$alumacc.cc:474:replace_alu$1641.C[12] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[12] CO=$auto$alumacc.cc:474:replace_alu$1641.C[13] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[13] CO=$auto$alumacc.cc:474:replace_alu$1641.C[14] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[14] CO=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.C[15] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.C[15] CO=$abc$9051$auto$alumacc.cc:491:replace_alu$1643[15] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$9051$auto$alumacc.cc:491:replace_alu$1643[15] I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[15] I3=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.C[15] O=$abc$9051$auto$rtlil.cc:1876:Xor$1647
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101101001011010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[1] CO=$auto$alumacc.cc:474:replace_alu$1641.C[2] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[2] CO=$auto$alumacc.cc:474:replace_alu$1641.C[3] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[3] CO=$auto$alumacc.cc:474:replace_alu$1641.C[4] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[4] CO=$auto$alumacc.cc:474:replace_alu$1641.C[5] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[5] CO=$auto$alumacc.cc:474:replace_alu$1641.C[6] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[6] CO=$auto$alumacc.cc:474:replace_alu$1641.C[7] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[7] CO=$auto$alumacc.cc:474:replace_alu$1641.C[8] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[8] CO=$auto$alumacc.cc:474:replace_alu$1641.C[9] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1641.C[9] CO=$auto$alumacc.cc:474:replace_alu$1641.C[10] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1641.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:529|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1648.C[1] I0=$true I1=clk_mixer_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=clk_mixer_counter[0] I3=$false O=$abc$9051$add$mixed_combined.v:53$2_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[10] CO=$auto$alumacc.cc:474:replace_alu$1648.C[11] I0=$false I1=clk_mixer_counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[10] I3=$auto$alumacc.cc:474:replace_alu$1648.C[10] O=$abc$9051$add$mixed_combined.v:53$2_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[11] CO=$auto$alumacc.cc:474:replace_alu$1648.C[12] I0=$false I1=clk_mixer_counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[11] I3=$auto$alumacc.cc:474:replace_alu$1648.C[11] O=$abc$9051$add$mixed_combined.v:53$2_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[12] CO=$auto$alumacc.cc:474:replace_alu$1648.C[13] I0=$false I1=clk_mixer_counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[12] I3=$auto$alumacc.cc:474:replace_alu$1648.C[12] O=$abc$9051$add$mixed_combined.v:53$2_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[13] CO=$auto$alumacc.cc:474:replace_alu$1648.C[14] I0=$false I1=clk_mixer_counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[13] I3=$auto$alumacc.cc:474:replace_alu$1648.C[13] O=$abc$9051$add$mixed_combined.v:53$2_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[14] CO=$auto$alumacc.cc:474:replace_alu$1648.C[15] I0=$false I1=clk_mixer_counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[14] I3=$auto$alumacc.cc:474:replace_alu$1648.C[14] O=$abc$9051$add$mixed_combined.v:53$2_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[15] CO=$auto$alumacc.cc:474:replace_alu$1648.C[16] I0=$false I1=clk_mixer_counter[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[15] I3=$auto$alumacc.cc:474:replace_alu$1648.C[15] O=$abc$9051$add$mixed_combined.v:53$2_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[16] CO=$auto$alumacc.cc:474:replace_alu$1648.C[17] I0=$false I1=clk_mixer_counter[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[16] I3=$auto$alumacc.cc:474:replace_alu$1648.C[16] O=$abc$9051$add$mixed_combined.v:53$2_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[17] CO=$auto$alumacc.cc:474:replace_alu$1648.C[18] I0=$false I1=clk_mixer_counter[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[17] I3=$auto$alumacc.cc:474:replace_alu$1648.C[17] O=$abc$9051$add$mixed_combined.v:53$2_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[18] CO=$auto$alumacc.cc:474:replace_alu$1648.C[19] I0=$false I1=clk_mixer_counter[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[18] I3=$auto$alumacc.cc:474:replace_alu$1648.C[18] O=$abc$9051$add$mixed_combined.v:53$2_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[19] CO=$auto$alumacc.cc:474:replace_alu$1648.C[20] I0=$false I1=clk_mixer_counter[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[19] I3=$auto$alumacc.cc:474:replace_alu$1648.C[19] O=$abc$9051$add$mixed_combined.v:53$2_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[1] CO=$auto$alumacc.cc:474:replace_alu$1648.C[2] I0=$false I1=clk_mixer_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[1] I3=$auto$alumacc.cc:474:replace_alu$1648.C[1] O=$abc$9051$add$mixed_combined.v:53$2_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[20] CO=$auto$alumacc.cc:474:replace_alu$1648.C[21] I0=$false I1=clk_mixer_counter[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[20] I3=$auto$alumacc.cc:474:replace_alu$1648.C[20] O=$abc$9051$add$mixed_combined.v:53$2_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[21] CO=$auto$alumacc.cc:474:replace_alu$1648.C[22] I0=$false I1=clk_mixer_counter[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[21] I3=$auto$alumacc.cc:474:replace_alu$1648.C[21] O=$abc$9051$add$mixed_combined.v:53$2_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[22] CO=$auto$alumacc.cc:474:replace_alu$1648.C[23] I0=$false I1=clk_mixer_counter[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[22] I3=$auto$alumacc.cc:474:replace_alu$1648.C[22] O=$abc$9051$add$mixed_combined.v:53$2_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[23] CO=$auto$alumacc.cc:474:replace_alu$1648.C[24] I0=$false I1=clk_mixer_counter[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[23] I3=$auto$alumacc.cc:474:replace_alu$1648.C[23] O=$abc$9051$add$mixed_combined.v:53$2_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[24] CO=$auto$alumacc.cc:474:replace_alu$1648.C[25] I0=$false I1=clk_mixer_counter[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[24] I3=$auto$alumacc.cc:474:replace_alu$1648.C[24] O=$abc$9051$add$mixed_combined.v:53$2_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[25] CO=$auto$alumacc.cc:474:replace_alu$1648.C[26] I0=$false I1=clk_mixer_counter[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[25] I3=$auto$alumacc.cc:474:replace_alu$1648.C[25] O=$abc$9051$add$mixed_combined.v:53$2_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[26] CO=$auto$alumacc.cc:474:replace_alu$1648.C[27] I0=$false I1=clk_mixer_counter[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[26] I3=$auto$alumacc.cc:474:replace_alu$1648.C[26] O=$abc$9051$add$mixed_combined.v:53$2_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[27] CO=$auto$alumacc.cc:474:replace_alu$1648.C[28] I0=$false I1=clk_mixer_counter[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[27] I3=$auto$alumacc.cc:474:replace_alu$1648.C[27] O=$abc$9051$add$mixed_combined.v:53$2_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[28] CO=$auto$alumacc.cc:474:replace_alu$1648.C[29] I0=$false I1=clk_mixer_counter[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[28] I3=$auto$alumacc.cc:474:replace_alu$1648.C[28] O=$abc$9051$add$mixed_combined.v:53$2_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[29] CO=$auto$alumacc.cc:474:replace_alu$1648.C[30] I0=$false I1=clk_mixer_counter[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[29] I3=$auto$alumacc.cc:474:replace_alu$1648.C[29] O=$abc$9051$add$mixed_combined.v:53$2_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[2] CO=$auto$alumacc.cc:474:replace_alu$1648.C[3] I0=$false I1=clk_mixer_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[2] I3=$auto$alumacc.cc:474:replace_alu$1648.C[2] O=$abc$9051$add$mixed_combined.v:53$2_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[30] CO=$auto$alumacc.cc:474:replace_alu$1648.C[31] I0=$false I1=clk_mixer_counter[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[30] I3=$auto$alumacc.cc:474:replace_alu$1648.C[30] O=$abc$9051$add$mixed_combined.v:53$2_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[31] I3=$auto$alumacc.cc:474:replace_alu$1648.C[31] O=$abc$9051$add$mixed_combined.v:53$2_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[3] CO=$auto$alumacc.cc:474:replace_alu$1648.C[4] I0=$false I1=clk_mixer_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[3] I3=$auto$alumacc.cc:474:replace_alu$1648.C[3] O=$abc$9051$add$mixed_combined.v:53$2_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[4] CO=$auto$alumacc.cc:474:replace_alu$1648.C[5] I0=$false I1=clk_mixer_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[4] I3=$auto$alumacc.cc:474:replace_alu$1648.C[4] O=$abc$9051$add$mixed_combined.v:53$2_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[5] CO=$auto$alumacc.cc:474:replace_alu$1648.C[6] I0=$false I1=clk_mixer_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[5] I3=$auto$alumacc.cc:474:replace_alu$1648.C[5] O=$abc$9051$add$mixed_combined.v:53$2_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[6] CO=$auto$alumacc.cc:474:replace_alu$1648.C[7] I0=$false I1=clk_mixer_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[6] I3=$auto$alumacc.cc:474:replace_alu$1648.C[6] O=$abc$9051$add$mixed_combined.v:53$2_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[7] CO=$auto$alumacc.cc:474:replace_alu$1648.C[8] I0=$false I1=clk_mixer_counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[7] I3=$auto$alumacc.cc:474:replace_alu$1648.C[7] O=$abc$9051$add$mixed_combined.v:53$2_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[8] CO=$auto$alumacc.cc:474:replace_alu$1648.C[9] I0=$false I1=clk_mixer_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[8] I3=$auto$alumacc.cc:474:replace_alu$1648.C[8] O=$abc$9051$add$mixed_combined.v:53$2_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1648.C[9] CO=$auto$alumacc.cc:474:replace_alu$1648.C[10] I0=$false I1=clk_mixer_counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clk_mixer_counter[9] I3=$auto$alumacc.cc:474:replace_alu$1648.C[9] O=$abc$9051$add$mixed_combined.v:53$2_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1651.C[1] I0=$true I1=data_in_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=data_in_counter[0] I3=$false O=$abc$9051$add$mixed_combined.v:61$5_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[10] CO=$auto$alumacc.cc:474:replace_alu$1651.C[11] I0=$false I1=data_in_counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[10] I3=$auto$alumacc.cc:474:replace_alu$1651.C[10] O=$abc$9051$add$mixed_combined.v:61$5_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[11] CO=$auto$alumacc.cc:474:replace_alu$1651.C[12] I0=$false I1=data_in_counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[11] I3=$auto$alumacc.cc:474:replace_alu$1651.C[11] O=$abc$9051$add$mixed_combined.v:61$5_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[12] CO=$auto$alumacc.cc:474:replace_alu$1651.C[13] I0=$false I1=data_in_counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[12] I3=$auto$alumacc.cc:474:replace_alu$1651.C[12] O=$abc$9051$add$mixed_combined.v:61$5_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[13] CO=$auto$alumacc.cc:474:replace_alu$1651.C[14] I0=$false I1=data_in_counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[13] I3=$auto$alumacc.cc:474:replace_alu$1651.C[13] O=$abc$9051$add$mixed_combined.v:61$5_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[14] CO=$auto$alumacc.cc:474:replace_alu$1651.C[15] I0=$false I1=data_in_counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[14] I3=$auto$alumacc.cc:474:replace_alu$1651.C[14] O=$abc$9051$add$mixed_combined.v:61$5_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[15] CO=$auto$alumacc.cc:474:replace_alu$1651.C[16] I0=$false I1=data_in_counter[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[15] I3=$auto$alumacc.cc:474:replace_alu$1651.C[15] O=$abc$9051$add$mixed_combined.v:61$5_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[16] CO=$auto$alumacc.cc:474:replace_alu$1651.C[17] I0=$false I1=data_in_counter[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[16] I3=$auto$alumacc.cc:474:replace_alu$1651.C[16] O=$abc$9051$add$mixed_combined.v:61$5_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[17] CO=$auto$alumacc.cc:474:replace_alu$1651.C[18] I0=$false I1=data_in_counter[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[17] I3=$auto$alumacc.cc:474:replace_alu$1651.C[17] O=$abc$9051$add$mixed_combined.v:61$5_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[18] CO=$auto$alumacc.cc:474:replace_alu$1651.C[19] I0=$false I1=data_in_counter[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[18] I3=$auto$alumacc.cc:474:replace_alu$1651.C[18] O=$abc$9051$add$mixed_combined.v:61$5_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[19] CO=$auto$alumacc.cc:474:replace_alu$1651.C[20] I0=$false I1=data_in_counter[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[19] I3=$auto$alumacc.cc:474:replace_alu$1651.C[19] O=$abc$9051$add$mixed_combined.v:61$5_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[1] CO=$auto$alumacc.cc:474:replace_alu$1651.C[2] I0=$false I1=data_in_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[1] I3=$auto$alumacc.cc:474:replace_alu$1651.C[1] O=$abc$9051$add$mixed_combined.v:61$5_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[20] CO=$auto$alumacc.cc:474:replace_alu$1651.C[21] I0=$false I1=data_in_counter[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[20] I3=$auto$alumacc.cc:474:replace_alu$1651.C[20] O=$abc$9051$add$mixed_combined.v:61$5_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[21] CO=$auto$alumacc.cc:474:replace_alu$1651.C[22] I0=$false I1=data_in_counter[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[21] I3=$auto$alumacc.cc:474:replace_alu$1651.C[21] O=$abc$9051$add$mixed_combined.v:61$5_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[22] CO=$auto$alumacc.cc:474:replace_alu$1651.C[23] I0=$false I1=data_in_counter[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[22] I3=$auto$alumacc.cc:474:replace_alu$1651.C[22] O=$abc$9051$add$mixed_combined.v:61$5_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[23] CO=$auto$alumacc.cc:474:replace_alu$1651.C[24] I0=$false I1=data_in_counter[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[23] I3=$auto$alumacc.cc:474:replace_alu$1651.C[23] O=$abc$9051$add$mixed_combined.v:61$5_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[24] CO=$auto$alumacc.cc:474:replace_alu$1651.C[25] I0=$false I1=data_in_counter[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[24] I3=$auto$alumacc.cc:474:replace_alu$1651.C[24] O=$abc$9051$add$mixed_combined.v:61$5_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[25] CO=$auto$alumacc.cc:474:replace_alu$1651.C[26] I0=$false I1=data_in_counter[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[25] I3=$auto$alumacc.cc:474:replace_alu$1651.C[25] O=$abc$9051$add$mixed_combined.v:61$5_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[26] CO=$auto$alumacc.cc:474:replace_alu$1651.C[27] I0=$false I1=data_in_counter[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[26] I3=$auto$alumacc.cc:474:replace_alu$1651.C[26] O=$abc$9051$add$mixed_combined.v:61$5_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[27] CO=$auto$alumacc.cc:474:replace_alu$1651.C[28] I0=$false I1=data_in_counter[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[27] I3=$auto$alumacc.cc:474:replace_alu$1651.C[27] O=$abc$9051$add$mixed_combined.v:61$5_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[28] CO=$auto$alumacc.cc:474:replace_alu$1651.C[29] I0=$false I1=data_in_counter[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[28] I3=$auto$alumacc.cc:474:replace_alu$1651.C[28] O=$abc$9051$add$mixed_combined.v:61$5_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[29] CO=$auto$alumacc.cc:474:replace_alu$1651.C[30] I0=$false I1=data_in_counter[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[29] I3=$auto$alumacc.cc:474:replace_alu$1651.C[29] O=$abc$9051$add$mixed_combined.v:61$5_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[2] CO=$auto$alumacc.cc:474:replace_alu$1651.C[3] I0=$false I1=data_in_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[2] I3=$auto$alumacc.cc:474:replace_alu$1651.C[2] O=$abc$9051$add$mixed_combined.v:61$5_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[30] CO=$auto$alumacc.cc:474:replace_alu$1651.C[31] I0=$false I1=data_in_counter[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[30] I3=$auto$alumacc.cc:474:replace_alu$1651.C[30] O=$abc$9051$add$mixed_combined.v:61$5_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[31] I3=$auto$alumacc.cc:474:replace_alu$1651.C[31] O=$abc$9051$add$mixed_combined.v:61$5_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[3] CO=$auto$alumacc.cc:474:replace_alu$1651.C[4] I0=$false I1=data_in_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[3] I3=$auto$alumacc.cc:474:replace_alu$1651.C[3] O=$abc$9051$add$mixed_combined.v:61$5_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[4] CO=$auto$alumacc.cc:474:replace_alu$1651.C[5] I0=$false I1=data_in_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[4] I3=$auto$alumacc.cc:474:replace_alu$1651.C[4] O=$abc$9051$add$mixed_combined.v:61$5_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[5] CO=$auto$alumacc.cc:474:replace_alu$1651.C[6] I0=$false I1=data_in_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[5] I3=$auto$alumacc.cc:474:replace_alu$1651.C[5] O=$abc$9051$add$mixed_combined.v:61$5_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[6] CO=$auto$alumacc.cc:474:replace_alu$1651.C[7] I0=$false I1=data_in_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[6] I3=$auto$alumacc.cc:474:replace_alu$1651.C[6] O=$abc$9051$add$mixed_combined.v:61$5_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[7] CO=$auto$alumacc.cc:474:replace_alu$1651.C[8] I0=$false I1=data_in_counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[7] I3=$auto$alumacc.cc:474:replace_alu$1651.C[7] O=$abc$9051$add$mixed_combined.v:61$5_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[8] CO=$auto$alumacc.cc:474:replace_alu$1651.C[9] I0=$false I1=data_in_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[8] I3=$auto$alumacc.cc:474:replace_alu$1651.C[8] O=$abc$9051$add$mixed_combined.v:61$5_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1651.C[9] CO=$auto$alumacc.cc:474:replace_alu$1651.C[10] I0=$false I1=data_in_counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=data_in_counter[9] I3=$auto$alumacc.cc:474:replace_alu$1651.C[9] O=$abc$9051$add$mixed_combined.v:61$5_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1654.C[1] I0=$true I1=u1.i_sin[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=u1.i_sin[0] I3=$false O=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[10] CO=$auto$alumacc.cc:474:replace_alu$1654.C[11] I0=$false I1=u1.i_sin[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[10] I3=$auto$alumacc.cc:474:replace_alu$1654.C[10] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[11] CO=$auto$alumacc.cc:474:replace_alu$1654.C[12] I0=$false I1=u1.i_sin[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[11] I3=$auto$alumacc.cc:474:replace_alu$1654.C[11] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[12] CO=$auto$alumacc.cc:474:replace_alu$1654.C[13] I0=$false I1=u1.i_sin[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[12] I3=$auto$alumacc.cc:474:replace_alu$1654.C[12] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[13] CO=$auto$alumacc.cc:474:replace_alu$1654.C[14] I0=$false I1=u1.i_sin[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[13] I3=$auto$alumacc.cc:474:replace_alu$1654.C[13] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[14] CO=$auto$alumacc.cc:474:replace_alu$1654.C[15] I0=$false I1=u1.i_sin[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[14] I3=$auto$alumacc.cc:474:replace_alu$1654.C[14] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[15] CO=$auto$alumacc.cc:474:replace_alu$1654.C[16] I0=$false I1=u1.i_sin[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[15] I3=$auto$alumacc.cc:474:replace_alu$1654.C[15] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[16] CO=$auto$alumacc.cc:474:replace_alu$1654.C[17] I0=$false I1=u1.i_sin[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[16] I3=$auto$alumacc.cc:474:replace_alu$1654.C[16] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[17] CO=$auto$alumacc.cc:474:replace_alu$1654.C[18] I0=$false I1=u1.i_sin[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[17] I3=$auto$alumacc.cc:474:replace_alu$1654.C[17] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[18] CO=$auto$alumacc.cc:474:replace_alu$1654.C[19] I0=$false I1=u1.i_sin[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[18] I3=$auto$alumacc.cc:474:replace_alu$1654.C[18] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[19] CO=$auto$alumacc.cc:474:replace_alu$1654.C[20] I0=$false I1=u1.i_sin[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[19] I3=$auto$alumacc.cc:474:replace_alu$1654.C[19] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[1] CO=$auto$alumacc.cc:474:replace_alu$1654.C[2] I0=$false I1=u1.i_sin[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[1] I3=$auto$alumacc.cc:474:replace_alu$1654.C[1] O=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[20] CO=$auto$alumacc.cc:474:replace_alu$1654.C[21] I0=$false I1=u1.i_sin[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[20] I3=$auto$alumacc.cc:474:replace_alu$1654.C[20] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[21] CO=$auto$alumacc.cc:474:replace_alu$1654.C[22] I0=$false I1=u1.i_sin[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[21] I3=$auto$alumacc.cc:474:replace_alu$1654.C[21] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[22] CO=$auto$alumacc.cc:474:replace_alu$1654.C[23] I0=$false I1=u1.i_sin[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[22] I3=$auto$alumacc.cc:474:replace_alu$1654.C[22] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[23] CO=$auto$alumacc.cc:474:replace_alu$1654.C[24] I0=$false I1=u1.i_sin[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[23] I3=$auto$alumacc.cc:474:replace_alu$1654.C[23] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[24] CO=$auto$alumacc.cc:474:replace_alu$1654.C[25] I0=$false I1=u1.i_sin[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[24] I3=$auto$alumacc.cc:474:replace_alu$1654.C[24] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[25] CO=$auto$alumacc.cc:474:replace_alu$1654.C[26] I0=$false I1=u1.i_sin[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[25] I3=$auto$alumacc.cc:474:replace_alu$1654.C[25] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[26] CO=$auto$alumacc.cc:474:replace_alu$1654.C[27] I0=$false I1=u1.i_sin[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[26] I3=$auto$alumacc.cc:474:replace_alu$1654.C[26] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[27] CO=$auto$alumacc.cc:474:replace_alu$1654.C[28] I0=$false I1=u1.i_sin[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[27] I3=$auto$alumacc.cc:474:replace_alu$1654.C[27] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[28] CO=$auto$alumacc.cc:474:replace_alu$1654.C[29] I0=$false I1=u1.i_sin[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[28] I3=$auto$alumacc.cc:474:replace_alu$1654.C[28] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[29] CO=$auto$alumacc.cc:474:replace_alu$1654.C[30] I0=$false I1=u1.i_sin[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[29] I3=$auto$alumacc.cc:474:replace_alu$1654.C[29] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[2] CO=$auto$alumacc.cc:474:replace_alu$1654.C[3] I0=$false I1=u1.i_sin[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[2] I3=$auto$alumacc.cc:474:replace_alu$1654.C[2] O=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[30] CO=$auto$alumacc.cc:474:replace_alu$1654.C[31] I0=$false I1=u1.i_sin[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[30] I3=$auto$alumacc.cc:474:replace_alu$1654.C[30] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[31] I3=$auto$alumacc.cc:474:replace_alu$1654.C[31] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[3] CO=$auto$alumacc.cc:474:replace_alu$1654.C[4] I0=$false I1=u1.i_sin[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[3] I3=$auto$alumacc.cc:474:replace_alu$1654.C[3] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[4] CO=$auto$alumacc.cc:474:replace_alu$1654.C[5] I0=$false I1=u1.i_sin[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[4] I3=$auto$alumacc.cc:474:replace_alu$1654.C[4] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[5] CO=$auto$alumacc.cc:474:replace_alu$1654.C[6] I0=$false I1=u1.i_sin[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[5] I3=$auto$alumacc.cc:474:replace_alu$1654.C[5] O=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[6] CO=$auto$alumacc.cc:474:replace_alu$1654.C[7] I0=$false I1=u1.i_sin[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[6] I3=$auto$alumacc.cc:474:replace_alu$1654.C[6] O=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[7] CO=$auto$alumacc.cc:474:replace_alu$1654.C[8] I0=$false I1=u1.i_sin[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[7] I3=$auto$alumacc.cc:474:replace_alu$1654.C[7] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[8] CO=$auto$alumacc.cc:474:replace_alu$1654.C[9] I0=$false I1=u1.i_sin[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[8] I3=$auto$alumacc.cc:474:replace_alu$1654.C[8] O=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1654.C[9] CO=$auto$alumacc.cc:474:replace_alu$1654.C[10] I0=$false I1=u1.i_sin[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_sin[9] I3=$auto$alumacc.cc:474:replace_alu$1654.C[9] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1657.C[1] I0=$true I1=u1.i_cos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=u1.i_cos[0] I3=$false O=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[10] CO=$auto$alumacc.cc:474:replace_alu$1657.C[11] I0=$false I1=u1.i_cos[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[10] I3=$auto$alumacc.cc:474:replace_alu$1657.C[10] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[11] CO=$auto$alumacc.cc:474:replace_alu$1657.C[12] I0=$false I1=u1.i_cos[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[11] I3=$auto$alumacc.cc:474:replace_alu$1657.C[11] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[12] CO=$auto$alumacc.cc:474:replace_alu$1657.C[13] I0=$false I1=u1.i_cos[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[12] I3=$auto$alumacc.cc:474:replace_alu$1657.C[12] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[13] CO=$auto$alumacc.cc:474:replace_alu$1657.C[14] I0=$false I1=u1.i_cos[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[13] I3=$auto$alumacc.cc:474:replace_alu$1657.C[13] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[14] CO=$auto$alumacc.cc:474:replace_alu$1657.C[15] I0=$false I1=u1.i_cos[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[14] I3=$auto$alumacc.cc:474:replace_alu$1657.C[14] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[15] CO=$auto$alumacc.cc:474:replace_alu$1657.C[16] I0=$false I1=u1.i_cos[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[15] I3=$auto$alumacc.cc:474:replace_alu$1657.C[15] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[16] CO=$auto$alumacc.cc:474:replace_alu$1657.C[17] I0=$false I1=u1.i_cos[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[16] I3=$auto$alumacc.cc:474:replace_alu$1657.C[16] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[17] CO=$auto$alumacc.cc:474:replace_alu$1657.C[18] I0=$false I1=u1.i_cos[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[17] I3=$auto$alumacc.cc:474:replace_alu$1657.C[17] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[18] CO=$auto$alumacc.cc:474:replace_alu$1657.C[19] I0=$false I1=u1.i_cos[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[18] I3=$auto$alumacc.cc:474:replace_alu$1657.C[18] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[19] CO=$auto$alumacc.cc:474:replace_alu$1657.C[20] I0=$false I1=u1.i_cos[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[19] I3=$auto$alumacc.cc:474:replace_alu$1657.C[19] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[1] CO=$auto$alumacc.cc:474:replace_alu$1657.C[2] I0=$false I1=u1.i_cos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[1] I3=$auto$alumacc.cc:474:replace_alu$1657.C[1] O=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[20] CO=$auto$alumacc.cc:474:replace_alu$1657.C[21] I0=$false I1=u1.i_cos[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[20] I3=$auto$alumacc.cc:474:replace_alu$1657.C[20] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[21] CO=$auto$alumacc.cc:474:replace_alu$1657.C[22] I0=$false I1=u1.i_cos[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[21] I3=$auto$alumacc.cc:474:replace_alu$1657.C[21] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[22] CO=$auto$alumacc.cc:474:replace_alu$1657.C[23] I0=$false I1=u1.i_cos[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[22] I3=$auto$alumacc.cc:474:replace_alu$1657.C[22] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[23] CO=$auto$alumacc.cc:474:replace_alu$1657.C[24] I0=$false I1=u1.i_cos[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[23] I3=$auto$alumacc.cc:474:replace_alu$1657.C[23] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[24] CO=$auto$alumacc.cc:474:replace_alu$1657.C[25] I0=$false I1=u1.i_cos[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[24] I3=$auto$alumacc.cc:474:replace_alu$1657.C[24] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[25] CO=$auto$alumacc.cc:474:replace_alu$1657.C[26] I0=$false I1=u1.i_cos[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[25] I3=$auto$alumacc.cc:474:replace_alu$1657.C[25] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[26] CO=$auto$alumacc.cc:474:replace_alu$1657.C[27] I0=$false I1=u1.i_cos[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[26] I3=$auto$alumacc.cc:474:replace_alu$1657.C[26] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[27] CO=$auto$alumacc.cc:474:replace_alu$1657.C[28] I0=$false I1=u1.i_cos[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[27] I3=$auto$alumacc.cc:474:replace_alu$1657.C[27] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[28] CO=$auto$alumacc.cc:474:replace_alu$1657.C[29] I0=$false I1=u1.i_cos[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[28] I3=$auto$alumacc.cc:474:replace_alu$1657.C[28] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[29] CO=$auto$alumacc.cc:474:replace_alu$1657.C[30] I0=$false I1=u1.i_cos[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[29] I3=$auto$alumacc.cc:474:replace_alu$1657.C[29] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[2] CO=$auto$alumacc.cc:474:replace_alu$1657.C[3] I0=$false I1=u1.i_cos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[2] I3=$auto$alumacc.cc:474:replace_alu$1657.C[2] O=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[30] CO=$auto$alumacc.cc:474:replace_alu$1657.C[31] I0=$false I1=u1.i_cos[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[30] I3=$auto$alumacc.cc:474:replace_alu$1657.C[30] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[31] I3=$auto$alumacc.cc:474:replace_alu$1657.C[31] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[3] CO=$auto$alumacc.cc:474:replace_alu$1657.C[4] I0=$false I1=u1.i_cos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[3] I3=$auto$alumacc.cc:474:replace_alu$1657.C[3] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[4] CO=$auto$alumacc.cc:474:replace_alu$1657.C[5] I0=$false I1=u1.i_cos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[4] I3=$auto$alumacc.cc:474:replace_alu$1657.C[4] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[5] CO=$auto$alumacc.cc:474:replace_alu$1657.C[6] I0=$false I1=u1.i_cos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[5] I3=$auto$alumacc.cc:474:replace_alu$1657.C[5] O=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[6] CO=$auto$alumacc.cc:474:replace_alu$1657.C[7] I0=$false I1=u1.i_cos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[6] I3=$auto$alumacc.cc:474:replace_alu$1657.C[6] O=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[7] CO=$auto$alumacc.cc:474:replace_alu$1657.C[8] I0=$false I1=u1.i_cos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[7] I3=$auto$alumacc.cc:474:replace_alu$1657.C[7] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[8] CO=$auto$alumacc.cc:474:replace_alu$1657.C[9] I0=$false I1=u1.i_cos[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[8] I3=$auto$alumacc.cc:474:replace_alu$1657.C[8] O=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1657.C[9] CO=$auto$alumacc.cc:474:replace_alu$1657.C[10] I0=$false I1=u1.i_cos[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=u1.i_cos[9] I3=$auto$alumacc.cc:474:replace_alu$1657.C[9] O=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1660.C[1] I0=$true I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[0] I3=$false O=$abc$9051$techmap\uu1.$2\sin_part[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1660.C[1] CO=$auto$alumacc.cc:474:replace_alu$1660.C[2] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[1] I3=$auto$alumacc.cc:474:replace_alu$1660.C[1] O=$abc$9051$techmap\uu1.$2\sin_part[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1660.C[2] CO=$auto$alumacc.cc:474:replace_alu$1660.C[3] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[2] I3=$auto$alumacc.cc:474:replace_alu$1660.C[2] O=$abc$9051$techmap\uu1.$2\sin_part[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1660.C[3] CO=$auto$alumacc.cc:474:replace_alu$1660.C[4] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[3] I3=$auto$alumacc.cc:474:replace_alu$1660.C[3] O=$abc$9051$techmap\uu1.$2\sin_part[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1660.C[4] CO=$auto$alumacc.cc:474:replace_alu$1660.C[5] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[4] I3=$auto$alumacc.cc:474:replace_alu$1660.C[4] O=$abc$9051$techmap\uu1.$2\sin_part[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1660.C[5] CO=$auto$alumacc.cc:474:replace_alu$1660.C[6] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[5] I3=$auto$alumacc.cc:474:replace_alu$1660.C[5] O=$abc$9051$techmap\uu1.$2\sin_part[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1660.C[6] CO=$auto$alumacc.cc:474:replace_alu$1660.C[7] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1660.BB[6] I3=$auto$alumacc.cc:474:replace_alu$1660.C[6] O=$abc$9051$techmap\uu1.$2\sin_part[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=data_in_sampled[1] I1=u1.data_sin[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1660.C[7] O=$abc$9051$techmap\uu1.$3\sin_part[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:91|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100110010011001
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1663.C[1] I0=$true I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$true I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[0] I3=$false O=$abc$9051$techmap\uu1.$2\cos_part[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1663.C[1] CO=$auto$alumacc.cc:474:replace_alu$1663.C[2] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[1] I3=$auto$alumacc.cc:474:replace_alu$1663.C[1] O=$abc$9051$techmap\uu1.$2\cos_part[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1663.C[2] CO=$auto$alumacc.cc:474:replace_alu$1663.C[3] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[2] I3=$auto$alumacc.cc:474:replace_alu$1663.C[2] O=$abc$9051$techmap\uu1.$2\cos_part[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1663.C[3] CO=$auto$alumacc.cc:474:replace_alu$1663.C[4] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[3] I3=$auto$alumacc.cc:474:replace_alu$1663.C[3] O=$abc$9051$techmap\uu1.$2\cos_part[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1663.C[4] CO=$auto$alumacc.cc:474:replace_alu$1663.C[5] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[4] I3=$auto$alumacc.cc:474:replace_alu$1663.C[4] O=$abc$9051$techmap\uu1.$2\cos_part[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1663.C[5] CO=$auto$alumacc.cc:474:replace_alu$1663.C[6] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[5] I3=$auto$alumacc.cc:474:replace_alu$1663.C[5] O=$abc$9051$techmap\uu1.$2\cos_part[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1663.C[6] CO=$auto$alumacc.cc:474:replace_alu$1663.C[7] I0=$false I1=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$9051$auto$alumacc.cc:474:replace_alu$1663.BB[6] I3=$auto$alumacc.cc:474:replace_alu$1663.C[6] O=$abc$9051$techmap\uu1.$2\cos_part[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=data_in_sampled[0] I1=u1.data_cos[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1663.C[7] O=$abc$9051$techmap\uu1.$3\cos_part[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100110010011001
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1666.C[1] I0=uu1.cos_part[0] I1=uu1.sin_part[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[0] I2=uu1.sin_part[0] I3=$false O=uuu1.input_signal[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1666.C[1] CO=$auto$alumacc.cc:474:replace_alu$1666.C[2] I0=uu1.cos_part[1] I1=uu1.sin_part[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[1] I2=uu1.sin_part[1] I3=$auto$alumacc.cc:474:replace_alu$1666.C[1] O=uuu1.input_signal[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1666.C[2] CO=$auto$alumacc.cc:474:replace_alu$1666.C[3] I0=uu1.cos_part[2] I1=uu1.sin_part[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[2] I2=uu1.sin_part[2] I3=$auto$alumacc.cc:474:replace_alu$1666.C[2] O=uuu1.input_signal[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1666.C[3] CO=$auto$alumacc.cc:474:replace_alu$1666.C[4] I0=uu1.cos_part[3] I1=uu1.sin_part[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[3] I2=uu1.sin_part[3] I3=$auto$alumacc.cc:474:replace_alu$1666.C[3] O=uuu1.input_signal[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1666.C[4] CO=$auto$alumacc.cc:474:replace_alu$1666.C[5] I0=uu1.cos_part[4] I1=uu1.sin_part[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[4] I2=uu1.sin_part[4] I3=$auto$alumacc.cc:474:replace_alu$1666.C[4] O=uuu1.input_signal[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1666.C[5] CO=$auto$alumacc.cc:474:replace_alu$1666.C[6] I0=uu1.cos_part[5] I1=uu1.sin_part[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[5] I2=uu1.sin_part[5] I3=$auto$alumacc.cc:474:replace_alu$1666.C[5] O=uuu1.input_signal[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1666.C[6] CO=$auto$alumacc.cc:474:replace_alu$1666.C[7] I0=uu1.cos_part[6] I1=uu1.sin_part[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uu1.cos_part[6] I2=uu1.sin_part[6] I3=$auto$alumacc.cc:474:replace_alu$1666.C[6] O=uuu1.input_signal[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uu1.cos_part[7] I2=uu1.sin_part[7] I3=$auto$alumacc.cc:474:replace_alu$1666.C[7] O=uuu1.input_signal[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1669.C[1] I0=uuu1.mov_avg1.input_signal_queue[0][0] I1=uuu1.mov_avg1.input_signal_queue[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][0] I2=uuu1.mov_avg1.input_signal_queue[1][0] I3=$false O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[10] CO=$auto$alumacc.cc:474:replace_alu$1669.C[11] I0=uuu1.mov_avg1.input_signal_queue[0][10] I1=uuu1.mov_avg1.input_signal_queue[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][10] I2=uuu1.mov_avg1.input_signal_queue[1][10] I3=$auto$alumacc.cc:474:replace_alu$1669.C[10] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[11] CO=$auto$alumacc.cc:474:replace_alu$1669.C[12] I0=uuu1.mov_avg1.input_signal_queue[0][11] I1=uuu1.mov_avg1.input_signal_queue[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][11] I2=uuu1.mov_avg1.input_signal_queue[1][11] I3=$auto$alumacc.cc:474:replace_alu$1669.C[11] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[12] CO=$auto$alumacc.cc:474:replace_alu$1669.C[13] I0=uuu1.mov_avg1.input_signal_queue[0][12] I1=uuu1.mov_avg1.input_signal_queue[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][12] I2=uuu1.mov_avg1.input_signal_queue[1][12] I3=$auto$alumacc.cc:474:replace_alu$1669.C[12] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[13] CO=$auto$alumacc.cc:474:replace_alu$1669.C[14] I0=uuu1.mov_avg1.input_signal_queue[0][13] I1=uuu1.mov_avg1.input_signal_queue[1][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][13] I2=uuu1.mov_avg1.input_signal_queue[1][13] I3=$auto$alumacc.cc:474:replace_alu$1669.C[13] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[14] CO=$auto$alumacc.cc:474:replace_alu$1669.C[15] I0=uuu1.mov_avg1.input_signal_queue[0][14] I1=uuu1.mov_avg1.input_signal_queue[1][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][14] I2=uuu1.mov_avg1.input_signal_queue[1][14] I3=$auto$alumacc.cc:474:replace_alu$1669.C[14] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[15] CO=$auto$alumacc.cc:474:replace_alu$1669.C[16] I0=uuu1.mov_avg1.input_signal_queue[0][15] I1=uuu1.mov_avg1.input_signal_queue[1][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][15] I2=uuu1.mov_avg1.input_signal_queue[1][15] I3=$auto$alumacc.cc:474:replace_alu$1669.C[15] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][15] I2=uuu1.mov_avg1.input_signal_queue[1][15] I3=$auto$alumacc.cc:474:replace_alu$1669.C[16] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[1] CO=$auto$alumacc.cc:474:replace_alu$1669.C[2] I0=uuu1.mov_avg1.input_signal_queue[0][1] I1=uuu1.mov_avg1.input_signal_queue[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][1] I2=uuu1.mov_avg1.input_signal_queue[1][1] I3=$auto$alumacc.cc:474:replace_alu$1669.C[1] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[2] CO=$auto$alumacc.cc:474:replace_alu$1669.C[3] I0=uuu1.mov_avg1.input_signal_queue[0][2] I1=uuu1.mov_avg1.input_signal_queue[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][2] I2=uuu1.mov_avg1.input_signal_queue[1][2] I3=$auto$alumacc.cc:474:replace_alu$1669.C[2] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[3] CO=$auto$alumacc.cc:474:replace_alu$1669.C[4] I0=uuu1.mov_avg1.input_signal_queue[0][3] I1=uuu1.mov_avg1.input_signal_queue[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][3] I2=uuu1.mov_avg1.input_signal_queue[1][3] I3=$auto$alumacc.cc:474:replace_alu$1669.C[3] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[4] CO=$auto$alumacc.cc:474:replace_alu$1669.C[5] I0=uuu1.mov_avg1.input_signal_queue[0][4] I1=uuu1.mov_avg1.input_signal_queue[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][4] I2=uuu1.mov_avg1.input_signal_queue[1][4] I3=$auto$alumacc.cc:474:replace_alu$1669.C[4] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[5] CO=$auto$alumacc.cc:474:replace_alu$1669.C[6] I0=uuu1.mov_avg1.input_signal_queue[0][5] I1=uuu1.mov_avg1.input_signal_queue[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][5] I2=uuu1.mov_avg1.input_signal_queue[1][5] I3=$auto$alumacc.cc:474:replace_alu$1669.C[5] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[6] CO=$auto$alumacc.cc:474:replace_alu$1669.C[7] I0=uuu1.mov_avg1.input_signal_queue[0][6] I1=uuu1.mov_avg1.input_signal_queue[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][6] I2=uuu1.mov_avg1.input_signal_queue[1][6] I3=$auto$alumacc.cc:474:replace_alu$1669.C[6] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[7] CO=$auto$alumacc.cc:474:replace_alu$1669.C[8] I0=uuu1.mov_avg1.input_signal_queue[0][7] I1=uuu1.mov_avg1.input_signal_queue[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][7] I2=uuu1.mov_avg1.input_signal_queue[1][7] I3=$auto$alumacc.cc:474:replace_alu$1669.C[7] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[8] CO=$auto$alumacc.cc:474:replace_alu$1669.C[9] I0=uuu1.mov_avg1.input_signal_queue[0][8] I1=uuu1.mov_avg1.input_signal_queue[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][8] I2=uuu1.mov_avg1.input_signal_queue[1][8] I3=$auto$alumacc.cc:474:replace_alu$1669.C[8] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1669.C[9] CO=$auto$alumacc.cc:474:replace_alu$1669.C[10] I0=uuu1.mov_avg1.input_signal_queue[0][9] I1=uuu1.mov_avg1.input_signal_queue[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg1.input_signal_queue[0][9] I2=uuu1.mov_avg1.input_signal_queue[1][9] I3=$auto$alumacc.cc:474:replace_alu$1669.C[9] O=$abc$9051$techmap\uuu1.mov_avg1.$add$mixed_combined.v:568$1513_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1672.C[1] I0=uuu1.mov_avg2.input_signal_queue[0][0] I1=uuu1.mov_avg2.input_signal_queue[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][0] I2=uuu1.mov_avg2.input_signal_queue[1][0] I3=$false O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[10] CO=$auto$alumacc.cc:474:replace_alu$1672.C[11] I0=uuu1.mov_avg2.input_signal_queue[0][10] I1=uuu1.mov_avg2.input_signal_queue[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][10] I2=uuu1.mov_avg2.input_signal_queue[1][10] I3=$auto$alumacc.cc:474:replace_alu$1672.C[10] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[11] CO=$auto$alumacc.cc:474:replace_alu$1672.C[12] I0=uuu1.mov_avg2.input_signal_queue[0][11] I1=uuu1.mov_avg2.input_signal_queue[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][11] I2=uuu1.mov_avg2.input_signal_queue[1][11] I3=$auto$alumacc.cc:474:replace_alu$1672.C[11] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[12] CO=$auto$alumacc.cc:474:replace_alu$1672.C[13] I0=uuu1.mov_avg2.input_signal_queue[0][12] I1=uuu1.mov_avg2.input_signal_queue[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][12] I2=uuu1.mov_avg2.input_signal_queue[1][12] I3=$auto$alumacc.cc:474:replace_alu$1672.C[12] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[13] CO=$auto$alumacc.cc:474:replace_alu$1672.C[14] I0=uuu1.mov_avg2.input_signal_queue[0][13] I1=uuu1.mov_avg2.input_signal_queue[1][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][13] I2=uuu1.mov_avg2.input_signal_queue[1][13] I3=$auto$alumacc.cc:474:replace_alu$1672.C[13] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[14] CO=$auto$alumacc.cc:474:replace_alu$1672.C[15] I0=uuu1.mov_avg2.input_signal_queue[0][14] I1=uuu1.mov_avg2.input_signal_queue[1][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][14] I2=uuu1.mov_avg2.input_signal_queue[1][14] I3=$auto$alumacc.cc:474:replace_alu$1672.C[14] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[15] CO=$auto$alumacc.cc:474:replace_alu$1672.C[16] I0=uuu1.mov_avg2.input_signal_queue[0][15] I1=uuu1.mov_avg2.input_signal_queue[1][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][15] I2=uuu1.mov_avg2.input_signal_queue[1][15] I3=$auto$alumacc.cc:474:replace_alu$1672.C[15] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][15] I2=uuu1.mov_avg2.input_signal_queue[1][15] I3=$auto$alumacc.cc:474:replace_alu$1672.C[16] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[1] CO=$auto$alumacc.cc:474:replace_alu$1672.C[2] I0=uuu1.mov_avg2.input_signal_queue[0][1] I1=uuu1.mov_avg2.input_signal_queue[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][1] I2=uuu1.mov_avg2.input_signal_queue[1][1] I3=$auto$alumacc.cc:474:replace_alu$1672.C[1] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[2] CO=$auto$alumacc.cc:474:replace_alu$1672.C[3] I0=uuu1.mov_avg2.input_signal_queue[0][2] I1=uuu1.mov_avg2.input_signal_queue[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][2] I2=uuu1.mov_avg2.input_signal_queue[1][2] I3=$auto$alumacc.cc:474:replace_alu$1672.C[2] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[3] CO=$auto$alumacc.cc:474:replace_alu$1672.C[4] I0=uuu1.mov_avg2.input_signal_queue[0][3] I1=uuu1.mov_avg2.input_signal_queue[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][3] I2=uuu1.mov_avg2.input_signal_queue[1][3] I3=$auto$alumacc.cc:474:replace_alu$1672.C[3] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[4] CO=$auto$alumacc.cc:474:replace_alu$1672.C[5] I0=uuu1.mov_avg2.input_signal_queue[0][4] I1=uuu1.mov_avg2.input_signal_queue[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][4] I2=uuu1.mov_avg2.input_signal_queue[1][4] I3=$auto$alumacc.cc:474:replace_alu$1672.C[4] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[5] CO=$auto$alumacc.cc:474:replace_alu$1672.C[6] I0=uuu1.mov_avg2.input_signal_queue[0][5] I1=uuu1.mov_avg2.input_signal_queue[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][5] I2=uuu1.mov_avg2.input_signal_queue[1][5] I3=$auto$alumacc.cc:474:replace_alu$1672.C[5] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[6] CO=$auto$alumacc.cc:474:replace_alu$1672.C[7] I0=uuu1.mov_avg2.input_signal_queue[0][6] I1=uuu1.mov_avg2.input_signal_queue[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][6] I2=uuu1.mov_avg2.input_signal_queue[1][6] I3=$auto$alumacc.cc:474:replace_alu$1672.C[6] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[7] CO=$auto$alumacc.cc:474:replace_alu$1672.C[8] I0=uuu1.mov_avg2.input_signal_queue[0][7] I1=uuu1.mov_avg2.input_signal_queue[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][7] I2=uuu1.mov_avg2.input_signal_queue[1][7] I3=$auto$alumacc.cc:474:replace_alu$1672.C[7] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[8] CO=$auto$alumacc.cc:474:replace_alu$1672.C[9] I0=uuu1.mov_avg2.input_signal_queue[0][8] I1=uuu1.mov_avg2.input_signal_queue[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][8] I2=uuu1.mov_avg2.input_signal_queue[1][8] I3=$auto$alumacc.cc:474:replace_alu$1672.C[8] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1672.C[9] CO=$auto$alumacc.cc:474:replace_alu$1672.C[10] I0=uuu1.mov_avg2.input_signal_queue[0][9] I1=uuu1.mov_avg2.input_signal_queue[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=uuu1.mov_avg2.input_signal_queue[0][9] I2=uuu1.mov_avg2.input_signal_queue[1][9] I3=$auto$alumacc.cc:474:replace_alu$1672.C[9] O=$abc$9051$techmap\uuu1.mov_avg2.$add$mixed_combined.v:568$1513_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:568|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$2337.C[1] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2319[0] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[0] I2=$false I3=$false O=$auto$maccmap.cc:245:synth$2338[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[10] CO=$auto$maccmap.cc:240:synth$2337.C[11] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[10] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[10] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[9] I3=$auto$maccmap.cc:240:synth$2337.C[10] O=$auto$maccmap.cc:245:synth$2338[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[11] CO=$auto$maccmap.cc:240:synth$2337.C[12] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[11] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[11] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[10] I3=$auto$maccmap.cc:240:synth$2337.C[11] O=$auto$maccmap.cc:245:synth$2338[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[12] CO=$auto$maccmap.cc:240:synth$2337.C[13] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[12] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[12] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[11] I3=$auto$maccmap.cc:240:synth$2337.C[12] O=$auto$maccmap.cc:245:synth$2338[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[13] CO=$auto$maccmap.cc:240:synth$2337.C[14] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[13] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[13] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[12] I3=$auto$maccmap.cc:240:synth$2337.C[13] O=$auto$maccmap.cc:245:synth$2338[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[14] CO=$auto$maccmap.cc:240:synth$2337.C[15] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[14] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[14] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[13] I3=$auto$maccmap.cc:240:synth$2337.C[14] O=$auto$maccmap.cc:245:synth$2338[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[15] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[14] I3=$auto$maccmap.cc:240:synth$2337.C[15] O=$auto$maccmap.cc:245:synth$2338[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[1] CO=$auto$maccmap.cc:240:synth$2337.C[2] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2319[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2319[1] I2=$false I3=$auto$maccmap.cc:240:synth$2337.C[1] O=$auto$maccmap.cc:245:synth$2338[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[2] CO=$auto$maccmap.cc:240:synth$2337.C[3] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2331[2] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2331[2] I2=$false I3=$auto$maccmap.cc:240:synth$2337.C[2] O=$auto$maccmap.cc:245:synth$2338[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[3] CO=$auto$maccmap.cc:240:synth$2337.C[4] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[3] I2=$false I3=$auto$maccmap.cc:240:synth$2337.C[3] O=$auto$maccmap.cc:245:synth$2338[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[4] CO=$auto$maccmap.cc:240:synth$2337.C[5] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[4] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[4] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[3] I3=$auto$maccmap.cc:240:synth$2337.C[4] O=$auto$maccmap.cc:245:synth$2338[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[5] CO=$auto$maccmap.cc:240:synth$2337.C[6] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[5] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[5] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[4] I3=$auto$maccmap.cc:240:synth$2337.C[5] O=$auto$maccmap.cc:245:synth$2338[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[6] CO=$auto$maccmap.cc:240:synth$2337.C[7] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[6] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[6] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[5] I3=$auto$maccmap.cc:240:synth$2337.C[6] O=$auto$maccmap.cc:245:synth$2338[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[7] CO=$auto$maccmap.cc:240:synth$2337.C[8] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[7] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[7] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[6] I3=$auto$maccmap.cc:240:synth$2337.C[7] O=$auto$maccmap.cc:245:synth$2338[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[8] CO=$auto$maccmap.cc:240:synth$2337.C[9] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[8] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[8] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[7] I3=$auto$maccmap.cc:240:synth$2337.C[8] O=$auto$maccmap.cc:245:synth$2338[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2337.C[9] CO=$auto$maccmap.cc:240:synth$2337.C[10] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2334[9] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2335[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2334[9] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2335[8] I3=$auto$maccmap.cc:240:synth$2337.C[9] O=$auto$maccmap.cc:245:synth$2338[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$2489.C[1] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2480[0] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[10] CO=$auto$maccmap.cc:240:synth$2489.C[11] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[10] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[10] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[9] I3=$auto$maccmap.cc:240:synth$2489.C[10] O=$auto$maccmap.cc:245:synth$2490[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[11] CO=$auto$maccmap.cc:240:synth$2489.C[12] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[11] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[11] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[10] I3=$auto$maccmap.cc:240:synth$2489.C[11] O=$auto$maccmap.cc:245:synth$2490[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[12] CO=$auto$maccmap.cc:240:synth$2489.C[13] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[12] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[12] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[11] I3=$auto$maccmap.cc:240:synth$2489.C[12] O=$auto$maccmap.cc:245:synth$2490[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[13] CO=$auto$maccmap.cc:240:synth$2489.C[14] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[13] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[13] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[12] I3=$auto$maccmap.cc:240:synth$2489.C[13] O=$auto$maccmap.cc:245:synth$2490[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[14] CO=$auto$maccmap.cc:240:synth$2489.C[15] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[14] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[14] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[13] I3=$auto$maccmap.cc:240:synth$2489.C[14] O=$auto$maccmap.cc:245:synth$2490[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[15] CO=$auto$maccmap.cc:240:synth$2489.C[16] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[15] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[15] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[14] I3=$auto$maccmap.cc:240:synth$2489.C[15] O=$auto$maccmap.cc:245:synth$2490[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[16] CO=$auto$maccmap.cc:240:synth$2489.C[17] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[16] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[16] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[15] I3=$auto$maccmap.cc:240:synth$2489.C[16] O=$auto$maccmap.cc:245:synth$2490[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[17] CO=$auto$maccmap.cc:240:synth$2489.C[18] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[17] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[17] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[16] I3=$auto$maccmap.cc:240:synth$2489.C[17] O=$auto$maccmap.cc:245:synth$2490[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[18] CO=$auto$maccmap.cc:240:synth$2489.C[19] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[18] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[18] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[17] I3=$auto$maccmap.cc:240:synth$2489.C[18] O=$auto$maccmap.cc:245:synth$2490[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[19] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[18] I3=$auto$maccmap.cc:240:synth$2489.C[19] O=$auto$maccmap.cc:245:synth$2490[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[1] CO=$auto$maccmap.cc:240:synth$2489.C[2] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[2] CO=$auto$maccmap.cc:240:synth$2489.C[3] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[2] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[3] CO=$auto$maccmap.cc:240:synth$2489.C[4] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[3] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[4] CO=$auto$maccmap.cc:240:synth$2489.C[5] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[4] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[4] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[3] I3=$auto$maccmap.cc:240:synth$2489.C[4] O=$auto$maccmap.cc:245:synth$2490[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[5] CO=$auto$maccmap.cc:240:synth$2489.C[6] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[5] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[5] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[4] I3=$auto$maccmap.cc:240:synth$2489.C[5] O=$auto$maccmap.cc:245:synth$2490[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[6] CO=$auto$maccmap.cc:240:synth$2489.C[7] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[6] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[6] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[5] I3=$auto$maccmap.cc:240:synth$2489.C[6] O=$auto$maccmap.cc:245:synth$2490[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[7] CO=$auto$maccmap.cc:240:synth$2489.C[8] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[7] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[7] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[6] I3=$auto$maccmap.cc:240:synth$2489.C[7] O=$auto$maccmap.cc:245:synth$2490[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[8] CO=$auto$maccmap.cc:240:synth$2489.C[9] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[8] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[8] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[7] I3=$auto$maccmap.cc:240:synth$2489.C[8] O=$auto$maccmap.cc:245:synth$2490[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2489.C[9] CO=$auto$maccmap.cc:240:synth$2489.C[10] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2486[9] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2487[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2486[9] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2487[8] I3=$auto$maccmap.cc:240:synth$2489.C[9] O=$auto$maccmap.cc:245:synth$2490[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$2804.C[1] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2795[0] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[10] CO=$auto$maccmap.cc:240:synth$2804.C[11] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[10] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[10] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[9] I3=$auto$maccmap.cc:240:synth$2804.C[10] O=$auto$maccmap.cc:245:synth$2805[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[11] CO=$auto$maccmap.cc:240:synth$2804.C[12] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[11] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[11] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[10] I3=$auto$maccmap.cc:240:synth$2804.C[11] O=$auto$maccmap.cc:245:synth$2805[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[12] CO=$auto$maccmap.cc:240:synth$2804.C[13] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[12] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[12] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[11] I3=$auto$maccmap.cc:240:synth$2804.C[12] O=$auto$maccmap.cc:245:synth$2805[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[13] CO=$auto$maccmap.cc:240:synth$2804.C[14] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[13] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[13] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[12] I3=$auto$maccmap.cc:240:synth$2804.C[13] O=$auto$maccmap.cc:245:synth$2805[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[14] CO=$auto$maccmap.cc:240:synth$2804.C[15] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[14] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[14] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[13] I3=$auto$maccmap.cc:240:synth$2804.C[14] O=$auto$maccmap.cc:245:synth$2805[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[15] CO=$auto$maccmap.cc:240:synth$2804.C[16] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[15] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[15] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[14] I3=$auto$maccmap.cc:240:synth$2804.C[15] O=$auto$maccmap.cc:245:synth$2805[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[16] CO=$auto$maccmap.cc:240:synth$2804.C[17] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[16] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[16] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[15] I3=$auto$maccmap.cc:240:synth$2804.C[16] O=$auto$maccmap.cc:245:synth$2805[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[17] CO=$auto$maccmap.cc:240:synth$2804.C[18] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[17] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[17] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[16] I3=$auto$maccmap.cc:240:synth$2804.C[17] O=$auto$maccmap.cc:245:synth$2805[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[18] CO=$auto$maccmap.cc:240:synth$2804.C[19] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[18] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[18] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[17] I3=$auto$maccmap.cc:240:synth$2804.C[18] O=$auto$maccmap.cc:245:synth$2805[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[19] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[18] I3=$auto$maccmap.cc:240:synth$2804.C[19] O=$auto$maccmap.cc:245:synth$2805[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[1] CO=$auto$maccmap.cc:240:synth$2804.C[2] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[2] CO=$auto$maccmap.cc:240:synth$2804.C[3] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[2] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[3] CO=$auto$maccmap.cc:240:synth$2804.C[4] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[3] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[4] CO=$auto$maccmap.cc:240:synth$2804.C[5] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[4] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[4] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[3] I3=$auto$maccmap.cc:240:synth$2804.C[4] O=$auto$maccmap.cc:245:synth$2805[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[5] CO=$auto$maccmap.cc:240:synth$2804.C[6] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[5] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[5] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[4] I3=$auto$maccmap.cc:240:synth$2804.C[5] O=$auto$maccmap.cc:245:synth$2805[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[6] CO=$auto$maccmap.cc:240:synth$2804.C[7] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[6] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[6] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[5] I3=$auto$maccmap.cc:240:synth$2804.C[6] O=$auto$maccmap.cc:245:synth$2805[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[7] CO=$auto$maccmap.cc:240:synth$2804.C[8] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[7] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[7] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[6] I3=$auto$maccmap.cc:240:synth$2804.C[7] O=$auto$maccmap.cc:245:synth$2805[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[8] CO=$auto$maccmap.cc:240:synth$2804.C[9] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[8] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[8] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[7] I3=$auto$maccmap.cc:240:synth$2804.C[8] O=$auto$maccmap.cc:245:synth$2805[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2804.C[9] CO=$auto$maccmap.cc:240:synth$2804.C[10] I0=$abc$9051$auto$maccmap.cc:111:fulladd$2801[9] I1=$abc$9051$auto$maccmap.cc:112:fulladd$2802[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$2801[9] I2=$abc$9051$auto$maccmap.cc:112:fulladd$2802[8] I3=$auto$maccmap.cc:240:synth$2804.C[9] O=$auto$maccmap.cc:245:synth$2805[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$3121.C[1] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3106[0] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3106[0] I2=$false I3=$false O=$auto$maccmap.cc:245:synth$3122[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[10] CO=$auto$maccmap.cc:240:synth$3121.C[11] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[10] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[10] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[9] I3=$auto$maccmap.cc:240:synth$3121.C[10] O=$auto$maccmap.cc:245:synth$3122[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[11] CO=$auto$maccmap.cc:240:synth$3121.C[12] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[11] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[11] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[10] I3=$auto$maccmap.cc:240:synth$3121.C[11] O=$auto$maccmap.cc:245:synth$3122[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[12] CO=$auto$maccmap.cc:240:synth$3121.C[13] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[12] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[12] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[11] I3=$auto$maccmap.cc:240:synth$3121.C[12] O=$auto$maccmap.cc:245:synth$3122[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[13] CO=$auto$maccmap.cc:240:synth$3121.C[14] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[13] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[13] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[12] I3=$auto$maccmap.cc:240:synth$3121.C[13] O=$auto$maccmap.cc:245:synth$3122[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[14] CO=$auto$maccmap.cc:240:synth$3121.C[15] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[14] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[14] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[13] I3=$auto$maccmap.cc:240:synth$3121.C[14] O=$auto$maccmap.cc:245:synth$3122[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$9051$auto$maccmap.cc:112:fulladd$3113[15]_new_ I1=$abc$9051$auto$maccmap.cc:114:fulladd$3120.t1[15]_new_ I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[14] I3=$auto$maccmap.cc:240:synth$3121.C[15] O=$auto$maccmap.cc:245:synth$3122[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[1] CO=$auto$maccmap.cc:240:synth$3121.C[2] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3106[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3106[1] I2=$false I3=$auto$maccmap.cc:240:synth$3121.C[1] O=$auto$maccmap.cc:245:synth$3122[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[2] CO=$auto$maccmap.cc:240:synth$3121.C[3] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3115[2] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3115[2] I2=$false I3=$auto$maccmap.cc:240:synth$3121.C[2] O=$auto$maccmap.cc:245:synth$3122[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[3] CO=$auto$maccmap.cc:240:synth$3121.C[4] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[3] I2=$false I3=$auto$maccmap.cc:240:synth$3121.C[3] O=$auto$maccmap.cc:245:synth$3122[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[4] CO=$auto$maccmap.cc:240:synth$3121.C[5] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[4] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[4] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[3] I3=$auto$maccmap.cc:240:synth$3121.C[4] O=$auto$maccmap.cc:245:synth$3122[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[5] CO=$auto$maccmap.cc:240:synth$3121.C[6] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[5] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[5] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[4] I3=$auto$maccmap.cc:240:synth$3121.C[5] O=$auto$maccmap.cc:245:synth$3122[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[6] CO=$auto$maccmap.cc:240:synth$3121.C[7] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[6] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[6] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[5] I3=$auto$maccmap.cc:240:synth$3121.C[6] O=$auto$maccmap.cc:245:synth$3122[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[7] CO=$auto$maccmap.cc:240:synth$3121.C[8] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[7] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[7] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[6] I3=$auto$maccmap.cc:240:synth$3121.C[7] O=$auto$maccmap.cc:245:synth$3122[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[8] CO=$auto$maccmap.cc:240:synth$3121.C[9] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[8] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[8] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[7] I3=$auto$maccmap.cc:240:synth$3121.C[8] O=$auto$maccmap.cc:245:synth$3122[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$3121.C[9] CO=$auto$maccmap.cc:240:synth$3121.C[10] I0=$abc$9051$auto$maccmap.cc:111:fulladd$3118[9] I1=$abc$9051$auto$maccmap.cc:112:fulladd$3119[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$9051$auto$maccmap.cc:111:fulladd$3118[9] I2=$abc$9051$auto$maccmap.cc:112:fulladd$3119[8] I3=$auto$maccmap.cc:240:synth$3121.C[9] O=$auto$maccmap.cc:245:synth$3122[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[0] Q=data_in_counter[0] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[1] Q=data_in_counter[1] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[2] Q=data_in_counter[2] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[3] Q=data_in_counter[3] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[4] Q=data_in_counter[4] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[5] Q=data_in_counter[5] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[6] Q=data_in_counter[6] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[7] Q=data_in_counter[7] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[8] Q=data_in_counter[8] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[9] Q=data_in_counter[9] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[10] Q=data_in_counter[10] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[11] Q=data_in_counter[11] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[12] Q=data_in_counter[12] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[13] Q=data_in_counter[13] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[14] Q=data_in_counter[14] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[15] Q=data_in_counter[15] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[16] Q=data_in_counter[16] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[17] Q=data_in_counter[17] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[18] Q=data_in_counter[18] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[19] Q=data_in_counter[19] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[20] Q=data_in_counter[20] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[21] Q=data_in_counter[21] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[22] Q=data_in_counter[22] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[23] Q=data_in_counter[23] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[24] Q=data_in_counter[24] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[25] Q=data_in_counter[25] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[26] Q=data_in_counter[26] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[27] Q=data_in_counter[27] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[28] Q=data_in_counter[28] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[29] Q=data_in_counter[29] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[30] Q=data_in_counter[30] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:61$5_Y[31] Q=data_in_counter[31] R=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=data_in[0] E=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005 Q=data_in_sampled[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=data_in[1] E=$abc$9051$auto$dff2dffe.cc:158:make_patterns_logic$8005 Q=data_in_sampled[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$0\clk_qam_mixer[0:0] Q=clk_qam_mixer
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[0] Q=clk_mixer_counter[0] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[1] Q=clk_mixer_counter[1] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[2] Q=clk_mixer_counter[2] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[3] Q=clk_mixer_counter[3] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[4] Q=clk_mixer_counter[4] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[5] Q=clk_mixer_counter[5] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[6] Q=clk_mixer_counter[6] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[7] Q=clk_mixer_counter[7] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[8] Q=clk_mixer_counter[8] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[9] Q=clk_mixer_counter[9] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[10] Q=clk_mixer_counter[10] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[11] Q=clk_mixer_counter[11] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[12] Q=clk_mixer_counter[12] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[13] Q=clk_mixer_counter[13] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[14] Q=clk_mixer_counter[14] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[15] Q=clk_mixer_counter[15] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[16] Q=clk_mixer_counter[16] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[17] Q=clk_mixer_counter[17] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[18] Q=clk_mixer_counter[18] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[19] Q=clk_mixer_counter[19] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[20] Q=clk_mixer_counter[20] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[21] Q=clk_mixer_counter[21] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[22] Q=clk_mixer_counter[22] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[23] Q=clk_mixer_counter[23] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[24] Q=clk_mixer_counter[24] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[25] Q=clk_mixer_counter[25] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[26] Q=clk_mixer_counter[26] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[27] Q=clk_mixer_counter[27] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[28] Q=clk_mixer_counter[28] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[29] Q=clk_mixer_counter[29] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[30] Q=clk_mixer_counter[30] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$add$mixed_combined.v:53$2_Y[31] Q=clk_mixer_counter[31] R=$0\clk_qam_mixer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[0] Q=u1.i_sin[0] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[1] Q=u1.i_sin[1] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[2] Q=u1.i_sin[2] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[3] Q=u1.i_sin[3] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[4] Q=u1.i_sin[4] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[5] Q=u1.i_sin[5] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[6] Q=u1.i_sin[6] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[7] Q=u1.i_sin[7] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$techmap\u1.$add$mixed_combined.v:482$384_Y[8] Q=u1.i_sin[8] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[9] Q=u1.i_sin[9] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[10] Q=u1.i_sin[10] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[11] Q=u1.i_sin[11] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[12] Q=u1.i_sin[12] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[13] Q=u1.i_sin[13] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[14] Q=u1.i_sin[14] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[15] Q=u1.i_sin[15] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[16] Q=u1.i_sin[16] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[17] Q=u1.i_sin[17] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[18] Q=u1.i_sin[18] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[19] Q=u1.i_sin[19] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[20] Q=u1.i_sin[20] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[21] Q=u1.i_sin[21] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[22] Q=u1.i_sin[22] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[23] Q=u1.i_sin[23] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[24] Q=u1.i_sin[24] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[25] Q=u1.i_sin[25] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[26] Q=u1.i_sin[26] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[27] Q=u1.i_sin[27] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[28] Q=u1.i_sin[28] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[29] Q=u1.i_sin[29] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[30] Q=u1.i_sin[30] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2224[31] Q=u1.i_sin[31] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8893
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:479|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[0] Q=u1.i_cos[0] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9051$auto$ice40_ffinit.cc:140:execute$8752 Q=$abc$9051$auto$ice40_ffinit.cc:141:execute$8753
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[2] Q=u1.i_cos[2] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9051$auto$ice40_ffinit.cc:140:execute$8756 Q=$abc$9051$auto$ice40_ffinit.cc:141:execute$8757
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9051$auto$ice40_ffinit.cc:140:execute$8760 Q=$abc$9051$auto$ice40_ffinit.cc:141:execute$8761
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[5] Q=u1.i_cos[5] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9051$auto$ice40_ffinit.cc:140:execute$8764 Q=$abc$9051$auto$ice40_ffinit.cc:141:execute$8765
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[7] Q=u1.i_cos[7] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$techmap\u1.$add$mixed_combined.v:492$388_Y[8] Q=u1.i_cos[8] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[9] Q=u1.i_cos[9] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[10] Q=u1.i_cos[10] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[11] Q=u1.i_cos[11] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[12] Q=u1.i_cos[12] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[13] Q=u1.i_cos[13] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[14] Q=u1.i_cos[14] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[15] Q=u1.i_cos[15] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[16] Q=u1.i_cos[16] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[17] Q=u1.i_cos[17] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[18] Q=u1.i_cos[18] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[19] Q=u1.i_cos[19] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[20] Q=u1.i_cos[20] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[21] Q=u1.i_cos[21] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[22] Q=u1.i_cos[22] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[23] Q=u1.i_cos[23] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[24] Q=u1.i_cos[24] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[25] Q=u1.i_cos[25] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[26] Q=u1.i_cos[26] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[27] Q=u1.i_cos[27] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[28] Q=u1.i_cos[28] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[29] Q=u1.i_cos[29] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[30] Q=u1.i_cos[30] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9051$auto$simplemap.cc:250:simplemap_eqne$2147[31] Q=u1.i_cos[31] R=$abc$9051$auto$rtlil.cc:1981:NotGate$8959
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:22|mixed_combined.v:489|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\sin_part[7:0][0] Q=uu1.sin_part[0] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\sin_part[7:0][1] Q=uu1.sin_part[1] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\sin_part[7:0][2] Q=uu1.sin_part[2] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\sin_part[7:0][3] Q=uu1.sin_part[3] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\sin_part[7:0][4] Q=uu1.sin_part[4] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\sin_part[7:0][5] Q=uu1.sin_part[5] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\sin_part[7:0][6] Q=uu1.sin_part[6] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\sin_part[7:0][7] Q=uu1.sin_part[7] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\cos_part[7:0][0] Q=uu1.cos_part[0] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\cos_part[7:0][1] Q=uu1.cos_part[1] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\cos_part[7:0][2] Q=uu1.cos_part[2] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\cos_part[7:0][3] Q=uu1.cos_part[3] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\cos_part[7:0][4] Q=uu1.cos_part[4] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\cos_part[7:0][5] Q=uu1.cos_part[5] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\cos_part[7:0][6] Q=uu1.cos_part[6] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_qam_mixer D=$abc$9051$techmap\uu1.$3\cos_part[7:0][7] Q=uu1.cos_part[7] R=$abc$9051$auto$rtlil.cc:1981:NotGate$9013
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:24|mixed_combined.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[0] Q=uuu1.avg_filt_in2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[1] Q=uuu1.avg_filt_in2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[2] Q=uuu1.avg_filt_in2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[3] Q=uuu1.avg_filt_in2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[4] Q=uuu1.avg_filt_in2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[5] Q=uuu1.avg_filt_in2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[6] Q=uuu1.avg_filt_in2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[7] Q=uuu1.avg_filt_in2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[8] Q=uuu1.avg_filt_in2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[9] Q=uuu1.avg_filt_in2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[10] Q=uuu1.avg_filt_in2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[11] Q=uuu1.avg_filt_in2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[12] Q=uuu1.avg_filt_in2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[13] Q=uuu1.avg_filt_in2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[14] Q=uuu1.avg_filt_in2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$3122[15] Q=uuu1.avg_filt_in2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[0] Q=uuu1.avg_filt_in1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[1] Q=uuu1.avg_filt_in1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[2] Q=uuu1.avg_filt_in1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[3] Q=uuu1.avg_filt_in1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[4] Q=uuu1.avg_filt_in1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[5] Q=uuu1.avg_filt_in1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[6] Q=uuu1.avg_filt_in1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[7] Q=uuu1.avg_filt_in1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[8] Q=uuu1.avg_filt_in1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[9] Q=uuu1.avg_filt_in1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[10] Q=uuu1.avg_filt_in1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[11] Q=uuu1.avg_filt_in1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[12] Q=uuu1.avg_filt_in1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[13] Q=uuu1.avg_filt_in1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[14] Q=uuu1.avg_filt_in1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2338[15] Q=uuu1.avg_filt_in1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$abc$9051$auto$rtlil.cc:1876:Xor$1640 Q=uuu1.data_demod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$abc$9051$auto$rtlil.cc:1876:Xor$1647 Q=uuu1.data_demod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:525|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][0] Q=uuu1.mov_avg2.input_signal_queue[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][1] Q=uuu1.mov_avg2.input_signal_queue[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][2] Q=uuu1.mov_avg2.input_signal_queue[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][3] Q=uuu1.mov_avg2.input_signal_queue[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][4] Q=uuu1.mov_avg2.input_signal_queue[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][5] Q=uuu1.mov_avg2.input_signal_queue[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][6] Q=uuu1.mov_avg2.input_signal_queue[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][7] Q=uuu1.mov_avg2.input_signal_queue[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][8] Q=uuu1.mov_avg2.input_signal_queue[15][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][9] Q=uuu1.mov_avg2.input_signal_queue[15][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][10] Q=uuu1.mov_avg2.input_signal_queue[15][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][11] Q=uuu1.mov_avg2.input_signal_queue[15][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][12] Q=uuu1.mov_avg2.input_signal_queue[15][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][13] Q=uuu1.mov_avg2.input_signal_queue[15][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][14] Q=uuu1.mov_avg2.input_signal_queue[15][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[14][15] Q=uuu1.mov_avg2.input_signal_queue[15][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][0] Q=uuu1.mov_avg2.input_signal_queue[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][1] Q=uuu1.mov_avg2.input_signal_queue[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][2] Q=uuu1.mov_avg2.input_signal_queue[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][3] Q=uuu1.mov_avg2.input_signal_queue[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][4] Q=uuu1.mov_avg2.input_signal_queue[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][5] Q=uuu1.mov_avg2.input_signal_queue[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][6] Q=uuu1.mov_avg2.input_signal_queue[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][7] Q=uuu1.mov_avg2.input_signal_queue[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][8] Q=uuu1.mov_avg2.input_signal_queue[14][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][9] Q=uuu1.mov_avg2.input_signal_queue[14][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][10] Q=uuu1.mov_avg2.input_signal_queue[14][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][11] Q=uuu1.mov_avg2.input_signal_queue[14][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][12] Q=uuu1.mov_avg2.input_signal_queue[14][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][13] Q=uuu1.mov_avg2.input_signal_queue[14][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][14] Q=uuu1.mov_avg2.input_signal_queue[14][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[13][15] Q=uuu1.mov_avg2.input_signal_queue[14][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][0] Q=uuu1.mov_avg2.input_signal_queue[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][1] Q=uuu1.mov_avg2.input_signal_queue[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][2] Q=uuu1.mov_avg2.input_signal_queue[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][3] Q=uuu1.mov_avg2.input_signal_queue[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][4] Q=uuu1.mov_avg2.input_signal_queue[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][5] Q=uuu1.mov_avg2.input_signal_queue[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][6] Q=uuu1.mov_avg2.input_signal_queue[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][7] Q=uuu1.mov_avg2.input_signal_queue[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][8] Q=uuu1.mov_avg2.input_signal_queue[13][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][9] Q=uuu1.mov_avg2.input_signal_queue[13][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][10] Q=uuu1.mov_avg2.input_signal_queue[13][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][11] Q=uuu1.mov_avg2.input_signal_queue[13][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][12] Q=uuu1.mov_avg2.input_signal_queue[13][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][13] Q=uuu1.mov_avg2.input_signal_queue[13][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][14] Q=uuu1.mov_avg2.input_signal_queue[13][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[12][15] Q=uuu1.mov_avg2.input_signal_queue[13][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][0] Q=uuu1.mov_avg2.input_signal_queue[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][1] Q=uuu1.mov_avg2.input_signal_queue[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][2] Q=uuu1.mov_avg2.input_signal_queue[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][3] Q=uuu1.mov_avg2.input_signal_queue[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][4] Q=uuu1.mov_avg2.input_signal_queue[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][5] Q=uuu1.mov_avg2.input_signal_queue[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][6] Q=uuu1.mov_avg2.input_signal_queue[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][7] Q=uuu1.mov_avg2.input_signal_queue[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][8] Q=uuu1.mov_avg2.input_signal_queue[12][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][9] Q=uuu1.mov_avg2.input_signal_queue[12][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][10] Q=uuu1.mov_avg2.input_signal_queue[12][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][11] Q=uuu1.mov_avg2.input_signal_queue[12][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][12] Q=uuu1.mov_avg2.input_signal_queue[12][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][13] Q=uuu1.mov_avg2.input_signal_queue[12][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][14] Q=uuu1.mov_avg2.input_signal_queue[12][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[11][15] Q=uuu1.mov_avg2.input_signal_queue[12][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][0] Q=uuu1.mov_avg2.input_signal_queue[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][1] Q=uuu1.mov_avg2.input_signal_queue[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][2] Q=uuu1.mov_avg2.input_signal_queue[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][3] Q=uuu1.mov_avg2.input_signal_queue[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][4] Q=uuu1.mov_avg2.input_signal_queue[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][5] Q=uuu1.mov_avg2.input_signal_queue[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][6] Q=uuu1.mov_avg2.input_signal_queue[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][7] Q=uuu1.mov_avg2.input_signal_queue[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][8] Q=uuu1.mov_avg2.input_signal_queue[11][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][9] Q=uuu1.mov_avg2.input_signal_queue[11][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][10] Q=uuu1.mov_avg2.input_signal_queue[11][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][11] Q=uuu1.mov_avg2.input_signal_queue[11][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][12] Q=uuu1.mov_avg2.input_signal_queue[11][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][13] Q=uuu1.mov_avg2.input_signal_queue[11][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][14] Q=uuu1.mov_avg2.input_signal_queue[11][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[10][15] Q=uuu1.mov_avg2.input_signal_queue[11][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][0] Q=uuu1.mov_avg2.input_signal_queue[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][1] Q=uuu1.mov_avg2.input_signal_queue[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][2] Q=uuu1.mov_avg2.input_signal_queue[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][3] Q=uuu1.mov_avg2.input_signal_queue[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][4] Q=uuu1.mov_avg2.input_signal_queue[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][5] Q=uuu1.mov_avg2.input_signal_queue[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][6] Q=uuu1.mov_avg2.input_signal_queue[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][7] Q=uuu1.mov_avg2.input_signal_queue[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][8] Q=uuu1.mov_avg2.input_signal_queue[10][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][9] Q=uuu1.mov_avg2.input_signal_queue[10][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][10] Q=uuu1.mov_avg2.input_signal_queue[10][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][11] Q=uuu1.mov_avg2.input_signal_queue[10][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][12] Q=uuu1.mov_avg2.input_signal_queue[10][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][13] Q=uuu1.mov_avg2.input_signal_queue[10][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][14] Q=uuu1.mov_avg2.input_signal_queue[10][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[9][15] Q=uuu1.mov_avg2.input_signal_queue[10][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][0] Q=uuu1.mov_avg2.input_signal_queue[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][1] Q=uuu1.mov_avg2.input_signal_queue[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][2] Q=uuu1.mov_avg2.input_signal_queue[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][3] Q=uuu1.mov_avg2.input_signal_queue[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][4] Q=uuu1.mov_avg2.input_signal_queue[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][5] Q=uuu1.mov_avg2.input_signal_queue[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][6] Q=uuu1.mov_avg2.input_signal_queue[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][7] Q=uuu1.mov_avg2.input_signal_queue[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][8] Q=uuu1.mov_avg2.input_signal_queue[9][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][9] Q=uuu1.mov_avg2.input_signal_queue[9][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][10] Q=uuu1.mov_avg2.input_signal_queue[9][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][11] Q=uuu1.mov_avg2.input_signal_queue[9][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][12] Q=uuu1.mov_avg2.input_signal_queue[9][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][13] Q=uuu1.mov_avg2.input_signal_queue[9][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][14] Q=uuu1.mov_avg2.input_signal_queue[9][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[8][15] Q=uuu1.mov_avg2.input_signal_queue[9][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][0] Q=uuu1.mov_avg2.input_signal_queue[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][1] Q=uuu1.mov_avg2.input_signal_queue[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][2] Q=uuu1.mov_avg2.input_signal_queue[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][3] Q=uuu1.mov_avg2.input_signal_queue[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][4] Q=uuu1.mov_avg2.input_signal_queue[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][5] Q=uuu1.mov_avg2.input_signal_queue[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][6] Q=uuu1.mov_avg2.input_signal_queue[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][7] Q=uuu1.mov_avg2.input_signal_queue[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][8] Q=uuu1.mov_avg2.input_signal_queue[8][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][9] Q=uuu1.mov_avg2.input_signal_queue[8][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][10] Q=uuu1.mov_avg2.input_signal_queue[8][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][11] Q=uuu1.mov_avg2.input_signal_queue[8][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][12] Q=uuu1.mov_avg2.input_signal_queue[8][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][13] Q=uuu1.mov_avg2.input_signal_queue[8][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][14] Q=uuu1.mov_avg2.input_signal_queue[8][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[7][15] Q=uuu1.mov_avg2.input_signal_queue[8][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][0] Q=uuu1.mov_avg2.input_signal_queue[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][1] Q=uuu1.mov_avg2.input_signal_queue[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][2] Q=uuu1.mov_avg2.input_signal_queue[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][3] Q=uuu1.mov_avg2.input_signal_queue[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][4] Q=uuu1.mov_avg2.input_signal_queue[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][5] Q=uuu1.mov_avg2.input_signal_queue[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][6] Q=uuu1.mov_avg2.input_signal_queue[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][7] Q=uuu1.mov_avg2.input_signal_queue[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][8] Q=uuu1.mov_avg2.input_signal_queue[7][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][9] Q=uuu1.mov_avg2.input_signal_queue[7][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][10] Q=uuu1.mov_avg2.input_signal_queue[7][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][11] Q=uuu1.mov_avg2.input_signal_queue[7][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][12] Q=uuu1.mov_avg2.input_signal_queue[7][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][13] Q=uuu1.mov_avg2.input_signal_queue[7][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][14] Q=uuu1.mov_avg2.input_signal_queue[7][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[6][15] Q=uuu1.mov_avg2.input_signal_queue[7][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][0] Q=uuu1.mov_avg2.input_signal_queue[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][1] Q=uuu1.mov_avg2.input_signal_queue[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][2] Q=uuu1.mov_avg2.input_signal_queue[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][3] Q=uuu1.mov_avg2.input_signal_queue[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][4] Q=uuu1.mov_avg2.input_signal_queue[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][5] Q=uuu1.mov_avg2.input_signal_queue[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][6] Q=uuu1.mov_avg2.input_signal_queue[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][7] Q=uuu1.mov_avg2.input_signal_queue[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][8] Q=uuu1.mov_avg2.input_signal_queue[6][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][9] Q=uuu1.mov_avg2.input_signal_queue[6][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][10] Q=uuu1.mov_avg2.input_signal_queue[6][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][11] Q=uuu1.mov_avg2.input_signal_queue[6][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][12] Q=uuu1.mov_avg2.input_signal_queue[6][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][13] Q=uuu1.mov_avg2.input_signal_queue[6][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][14] Q=uuu1.mov_avg2.input_signal_queue[6][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[5][15] Q=uuu1.mov_avg2.input_signal_queue[6][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][0] Q=uuu1.mov_avg2.input_signal_queue[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][1] Q=uuu1.mov_avg2.input_signal_queue[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][2] Q=uuu1.mov_avg2.input_signal_queue[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][3] Q=uuu1.mov_avg2.input_signal_queue[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][4] Q=uuu1.mov_avg2.input_signal_queue[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][5] Q=uuu1.mov_avg2.input_signal_queue[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][6] Q=uuu1.mov_avg2.input_signal_queue[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][7] Q=uuu1.mov_avg2.input_signal_queue[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][8] Q=uuu1.mov_avg2.input_signal_queue[5][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][9] Q=uuu1.mov_avg2.input_signal_queue[5][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][10] Q=uuu1.mov_avg2.input_signal_queue[5][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][11] Q=uuu1.mov_avg2.input_signal_queue[5][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][12] Q=uuu1.mov_avg2.input_signal_queue[5][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][13] Q=uuu1.mov_avg2.input_signal_queue[5][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][14] Q=uuu1.mov_avg2.input_signal_queue[5][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[4][15] Q=uuu1.mov_avg2.input_signal_queue[5][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][0] Q=uuu1.mov_avg2.input_signal_queue[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][1] Q=uuu1.mov_avg2.input_signal_queue[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][2] Q=uuu1.mov_avg2.input_signal_queue[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][3] Q=uuu1.mov_avg2.input_signal_queue[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][4] Q=uuu1.mov_avg2.input_signal_queue[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][5] Q=uuu1.mov_avg2.input_signal_queue[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][6] Q=uuu1.mov_avg2.input_signal_queue[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][7] Q=uuu1.mov_avg2.input_signal_queue[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][8] Q=uuu1.mov_avg2.input_signal_queue[4][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][9] Q=uuu1.mov_avg2.input_signal_queue[4][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][10] Q=uuu1.mov_avg2.input_signal_queue[4][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][11] Q=uuu1.mov_avg2.input_signal_queue[4][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][12] Q=uuu1.mov_avg2.input_signal_queue[4][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][13] Q=uuu1.mov_avg2.input_signal_queue[4][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][14] Q=uuu1.mov_avg2.input_signal_queue[4][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[3][15] Q=uuu1.mov_avg2.input_signal_queue[4][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][0] Q=uuu1.mov_avg2.input_signal_queue[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][1] Q=uuu1.mov_avg2.input_signal_queue[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][2] Q=uuu1.mov_avg2.input_signal_queue[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][3] Q=uuu1.mov_avg2.input_signal_queue[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][4] Q=uuu1.mov_avg2.input_signal_queue[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][5] Q=uuu1.mov_avg2.input_signal_queue[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][6] Q=uuu1.mov_avg2.input_signal_queue[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][7] Q=uuu1.mov_avg2.input_signal_queue[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][8] Q=uuu1.mov_avg2.input_signal_queue[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][9] Q=uuu1.mov_avg2.input_signal_queue[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][10] Q=uuu1.mov_avg2.input_signal_queue[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][11] Q=uuu1.mov_avg2.input_signal_queue[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][12] Q=uuu1.mov_avg2.input_signal_queue[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][13] Q=uuu1.mov_avg2.input_signal_queue[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][14] Q=uuu1.mov_avg2.input_signal_queue[3][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[2][15] Q=uuu1.mov_avg2.input_signal_queue[3][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][0] Q=uuu1.mov_avg2.input_signal_queue[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][1] Q=uuu1.mov_avg2.input_signal_queue[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][2] Q=uuu1.mov_avg2.input_signal_queue[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][3] Q=uuu1.mov_avg2.input_signal_queue[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][4] Q=uuu1.mov_avg2.input_signal_queue[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][5] Q=uuu1.mov_avg2.input_signal_queue[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][6] Q=uuu1.mov_avg2.input_signal_queue[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][7] Q=uuu1.mov_avg2.input_signal_queue[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][8] Q=uuu1.mov_avg2.input_signal_queue[2][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][9] Q=uuu1.mov_avg2.input_signal_queue[2][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][10] Q=uuu1.mov_avg2.input_signal_queue[2][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][11] Q=uuu1.mov_avg2.input_signal_queue[2][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][12] Q=uuu1.mov_avg2.input_signal_queue[2][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][13] Q=uuu1.mov_avg2.input_signal_queue[2][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][14] Q=uuu1.mov_avg2.input_signal_queue[2][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[1][15] Q=uuu1.mov_avg2.input_signal_queue[2][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][0] Q=uuu1.mov_avg2.input_signal_queue[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][1] Q=uuu1.mov_avg2.input_signal_queue[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][2] Q=uuu1.mov_avg2.input_signal_queue[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][3] Q=uuu1.mov_avg2.input_signal_queue[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][4] Q=uuu1.mov_avg2.input_signal_queue[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][5] Q=uuu1.mov_avg2.input_signal_queue[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][6] Q=uuu1.mov_avg2.input_signal_queue[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][7] Q=uuu1.mov_avg2.input_signal_queue[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][8] Q=uuu1.mov_avg2.input_signal_queue[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][9] Q=uuu1.mov_avg2.input_signal_queue[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][10] Q=uuu1.mov_avg2.input_signal_queue[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][11] Q=uuu1.mov_avg2.input_signal_queue[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][12] Q=uuu1.mov_avg2.input_signal_queue[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][13] Q=uuu1.mov_avg2.input_signal_queue[1][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][14] Q=uuu1.mov_avg2.input_signal_queue[1][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg2.input_signal_queue[0][15] Q=uuu1.mov_avg2.input_signal_queue[1][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[0] Q=uuu1.mov_avg2.input_signal_queue[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[1] Q=uuu1.mov_avg2.input_signal_queue[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[2] Q=uuu1.mov_avg2.input_signal_queue[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[3] Q=uuu1.mov_avg2.input_signal_queue[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[4] Q=uuu1.mov_avg2.input_signal_queue[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[5] Q=uuu1.mov_avg2.input_signal_queue[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[6] Q=uuu1.mov_avg2.input_signal_queue[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[7] Q=uuu1.mov_avg2.input_signal_queue[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[8] Q=uuu1.mov_avg2.input_signal_queue[0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[9] Q=uuu1.mov_avg2.input_signal_queue[0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[10] Q=uuu1.mov_avg2.input_signal_queue[0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[11] Q=uuu1.mov_avg2.input_signal_queue[0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[12] Q=uuu1.mov_avg2.input_signal_queue[0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[13] Q=uuu1.mov_avg2.input_signal_queue[0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[14] Q=uuu1.mov_avg2.input_signal_queue[0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in2[15] Q=uuu1.mov_avg2.input_signal_queue[0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[4] Q=uuu1.mov_avg2.signal_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[5] Q=uuu1.mov_avg2.signal_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[6] Q=uuu1.mov_avg2.signal_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[7] Q=uuu1.mov_avg2.signal_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[8] Q=uuu1.mov_avg2.signal_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[9] Q=uuu1.mov_avg2.signal_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[10] Q=uuu1.mov_avg2.signal_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[11] Q=uuu1.mov_avg2.signal_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[12] Q=uuu1.mov_avg2.signal_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[13] Q=uuu1.mov_avg2.signal_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[14] Q=uuu1.mov_avg2.signal_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[15] Q=uuu1.mov_avg2.signal_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[16] Q=uuu1.mov_avg2.signal_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[17] Q=uuu1.mov_avg2.signal_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[18] Q=uuu1.mov_avg2.signal_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2490[19] Q=uuu1.mov_avg2.signal_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:519|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][0] Q=uuu1.mov_avg1.input_signal_queue[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][1] Q=uuu1.mov_avg1.input_signal_queue[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][2] Q=uuu1.mov_avg1.input_signal_queue[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][3] Q=uuu1.mov_avg1.input_signal_queue[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][4] Q=uuu1.mov_avg1.input_signal_queue[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][5] Q=uuu1.mov_avg1.input_signal_queue[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][6] Q=uuu1.mov_avg1.input_signal_queue[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][7] Q=uuu1.mov_avg1.input_signal_queue[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][8] Q=uuu1.mov_avg1.input_signal_queue[15][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][9] Q=uuu1.mov_avg1.input_signal_queue[15][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][10] Q=uuu1.mov_avg1.input_signal_queue[15][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][11] Q=uuu1.mov_avg1.input_signal_queue[15][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][12] Q=uuu1.mov_avg1.input_signal_queue[15][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][13] Q=uuu1.mov_avg1.input_signal_queue[15][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][14] Q=uuu1.mov_avg1.input_signal_queue[15][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[14][15] Q=uuu1.mov_avg1.input_signal_queue[15][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][0] Q=uuu1.mov_avg1.input_signal_queue[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][1] Q=uuu1.mov_avg1.input_signal_queue[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][2] Q=uuu1.mov_avg1.input_signal_queue[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][3] Q=uuu1.mov_avg1.input_signal_queue[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][4] Q=uuu1.mov_avg1.input_signal_queue[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][5] Q=uuu1.mov_avg1.input_signal_queue[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][6] Q=uuu1.mov_avg1.input_signal_queue[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][7] Q=uuu1.mov_avg1.input_signal_queue[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][8] Q=uuu1.mov_avg1.input_signal_queue[14][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][9] Q=uuu1.mov_avg1.input_signal_queue[14][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][10] Q=uuu1.mov_avg1.input_signal_queue[14][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][11] Q=uuu1.mov_avg1.input_signal_queue[14][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][12] Q=uuu1.mov_avg1.input_signal_queue[14][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][13] Q=uuu1.mov_avg1.input_signal_queue[14][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][14] Q=uuu1.mov_avg1.input_signal_queue[14][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[13][15] Q=uuu1.mov_avg1.input_signal_queue[14][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][0] Q=uuu1.mov_avg1.input_signal_queue[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][1] Q=uuu1.mov_avg1.input_signal_queue[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][2] Q=uuu1.mov_avg1.input_signal_queue[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][3] Q=uuu1.mov_avg1.input_signal_queue[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][4] Q=uuu1.mov_avg1.input_signal_queue[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][5] Q=uuu1.mov_avg1.input_signal_queue[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][6] Q=uuu1.mov_avg1.input_signal_queue[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][7] Q=uuu1.mov_avg1.input_signal_queue[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][8] Q=uuu1.mov_avg1.input_signal_queue[13][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][9] Q=uuu1.mov_avg1.input_signal_queue[13][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][10] Q=uuu1.mov_avg1.input_signal_queue[13][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][11] Q=uuu1.mov_avg1.input_signal_queue[13][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][12] Q=uuu1.mov_avg1.input_signal_queue[13][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][13] Q=uuu1.mov_avg1.input_signal_queue[13][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][14] Q=uuu1.mov_avg1.input_signal_queue[13][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[12][15] Q=uuu1.mov_avg1.input_signal_queue[13][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][0] Q=uuu1.mov_avg1.input_signal_queue[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][1] Q=uuu1.mov_avg1.input_signal_queue[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][2] Q=uuu1.mov_avg1.input_signal_queue[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][3] Q=uuu1.mov_avg1.input_signal_queue[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][4] Q=uuu1.mov_avg1.input_signal_queue[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][5] Q=uuu1.mov_avg1.input_signal_queue[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][6] Q=uuu1.mov_avg1.input_signal_queue[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][7] Q=uuu1.mov_avg1.input_signal_queue[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][8] Q=uuu1.mov_avg1.input_signal_queue[12][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][9] Q=uuu1.mov_avg1.input_signal_queue[12][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][10] Q=uuu1.mov_avg1.input_signal_queue[12][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][11] Q=uuu1.mov_avg1.input_signal_queue[12][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][12] Q=uuu1.mov_avg1.input_signal_queue[12][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][13] Q=uuu1.mov_avg1.input_signal_queue[12][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][14] Q=uuu1.mov_avg1.input_signal_queue[12][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[11][15] Q=uuu1.mov_avg1.input_signal_queue[12][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][0] Q=uuu1.mov_avg1.input_signal_queue[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][1] Q=uuu1.mov_avg1.input_signal_queue[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][2] Q=uuu1.mov_avg1.input_signal_queue[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][3] Q=uuu1.mov_avg1.input_signal_queue[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][4] Q=uuu1.mov_avg1.input_signal_queue[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][5] Q=uuu1.mov_avg1.input_signal_queue[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][6] Q=uuu1.mov_avg1.input_signal_queue[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][7] Q=uuu1.mov_avg1.input_signal_queue[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][8] Q=uuu1.mov_avg1.input_signal_queue[11][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][9] Q=uuu1.mov_avg1.input_signal_queue[11][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][10] Q=uuu1.mov_avg1.input_signal_queue[11][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][11] Q=uuu1.mov_avg1.input_signal_queue[11][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][12] Q=uuu1.mov_avg1.input_signal_queue[11][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][13] Q=uuu1.mov_avg1.input_signal_queue[11][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][14] Q=uuu1.mov_avg1.input_signal_queue[11][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[10][15] Q=uuu1.mov_avg1.input_signal_queue[11][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][0] Q=uuu1.mov_avg1.input_signal_queue[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][1] Q=uuu1.mov_avg1.input_signal_queue[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][2] Q=uuu1.mov_avg1.input_signal_queue[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][3] Q=uuu1.mov_avg1.input_signal_queue[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][4] Q=uuu1.mov_avg1.input_signal_queue[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][5] Q=uuu1.mov_avg1.input_signal_queue[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][6] Q=uuu1.mov_avg1.input_signal_queue[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][7] Q=uuu1.mov_avg1.input_signal_queue[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][8] Q=uuu1.mov_avg1.input_signal_queue[10][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][9] Q=uuu1.mov_avg1.input_signal_queue[10][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][10] Q=uuu1.mov_avg1.input_signal_queue[10][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][11] Q=uuu1.mov_avg1.input_signal_queue[10][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][12] Q=uuu1.mov_avg1.input_signal_queue[10][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][13] Q=uuu1.mov_avg1.input_signal_queue[10][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][14] Q=uuu1.mov_avg1.input_signal_queue[10][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[9][15] Q=uuu1.mov_avg1.input_signal_queue[10][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][0] Q=uuu1.mov_avg1.input_signal_queue[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][1] Q=uuu1.mov_avg1.input_signal_queue[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][2] Q=uuu1.mov_avg1.input_signal_queue[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][3] Q=uuu1.mov_avg1.input_signal_queue[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][4] Q=uuu1.mov_avg1.input_signal_queue[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][5] Q=uuu1.mov_avg1.input_signal_queue[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][6] Q=uuu1.mov_avg1.input_signal_queue[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][7] Q=uuu1.mov_avg1.input_signal_queue[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][8] Q=uuu1.mov_avg1.input_signal_queue[9][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][9] Q=uuu1.mov_avg1.input_signal_queue[9][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][10] Q=uuu1.mov_avg1.input_signal_queue[9][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][11] Q=uuu1.mov_avg1.input_signal_queue[9][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][12] Q=uuu1.mov_avg1.input_signal_queue[9][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][13] Q=uuu1.mov_avg1.input_signal_queue[9][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][14] Q=uuu1.mov_avg1.input_signal_queue[9][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[8][15] Q=uuu1.mov_avg1.input_signal_queue[9][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][0] Q=uuu1.mov_avg1.input_signal_queue[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][1] Q=uuu1.mov_avg1.input_signal_queue[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][2] Q=uuu1.mov_avg1.input_signal_queue[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][3] Q=uuu1.mov_avg1.input_signal_queue[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][4] Q=uuu1.mov_avg1.input_signal_queue[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][5] Q=uuu1.mov_avg1.input_signal_queue[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][6] Q=uuu1.mov_avg1.input_signal_queue[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][7] Q=uuu1.mov_avg1.input_signal_queue[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][8] Q=uuu1.mov_avg1.input_signal_queue[8][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][9] Q=uuu1.mov_avg1.input_signal_queue[8][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][10] Q=uuu1.mov_avg1.input_signal_queue[8][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][11] Q=uuu1.mov_avg1.input_signal_queue[8][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][12] Q=uuu1.mov_avg1.input_signal_queue[8][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][13] Q=uuu1.mov_avg1.input_signal_queue[8][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][14] Q=uuu1.mov_avg1.input_signal_queue[8][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[7][15] Q=uuu1.mov_avg1.input_signal_queue[8][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][0] Q=uuu1.mov_avg1.input_signal_queue[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][1] Q=uuu1.mov_avg1.input_signal_queue[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][2] Q=uuu1.mov_avg1.input_signal_queue[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][3] Q=uuu1.mov_avg1.input_signal_queue[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][4] Q=uuu1.mov_avg1.input_signal_queue[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][5] Q=uuu1.mov_avg1.input_signal_queue[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][6] Q=uuu1.mov_avg1.input_signal_queue[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][7] Q=uuu1.mov_avg1.input_signal_queue[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][8] Q=uuu1.mov_avg1.input_signal_queue[7][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][9] Q=uuu1.mov_avg1.input_signal_queue[7][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][10] Q=uuu1.mov_avg1.input_signal_queue[7][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][11] Q=uuu1.mov_avg1.input_signal_queue[7][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][12] Q=uuu1.mov_avg1.input_signal_queue[7][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][13] Q=uuu1.mov_avg1.input_signal_queue[7][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][14] Q=uuu1.mov_avg1.input_signal_queue[7][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[6][15] Q=uuu1.mov_avg1.input_signal_queue[7][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][0] Q=uuu1.mov_avg1.input_signal_queue[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][1] Q=uuu1.mov_avg1.input_signal_queue[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][2] Q=uuu1.mov_avg1.input_signal_queue[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][3] Q=uuu1.mov_avg1.input_signal_queue[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][4] Q=uuu1.mov_avg1.input_signal_queue[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][5] Q=uuu1.mov_avg1.input_signal_queue[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][6] Q=uuu1.mov_avg1.input_signal_queue[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][7] Q=uuu1.mov_avg1.input_signal_queue[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][8] Q=uuu1.mov_avg1.input_signal_queue[6][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][9] Q=uuu1.mov_avg1.input_signal_queue[6][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][10] Q=uuu1.mov_avg1.input_signal_queue[6][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][11] Q=uuu1.mov_avg1.input_signal_queue[6][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][12] Q=uuu1.mov_avg1.input_signal_queue[6][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][13] Q=uuu1.mov_avg1.input_signal_queue[6][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][14] Q=uuu1.mov_avg1.input_signal_queue[6][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[5][15] Q=uuu1.mov_avg1.input_signal_queue[6][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][0] Q=uuu1.mov_avg1.input_signal_queue[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][1] Q=uuu1.mov_avg1.input_signal_queue[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][2] Q=uuu1.mov_avg1.input_signal_queue[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][3] Q=uuu1.mov_avg1.input_signal_queue[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][4] Q=uuu1.mov_avg1.input_signal_queue[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][5] Q=uuu1.mov_avg1.input_signal_queue[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][6] Q=uuu1.mov_avg1.input_signal_queue[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][7] Q=uuu1.mov_avg1.input_signal_queue[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][8] Q=uuu1.mov_avg1.input_signal_queue[5][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][9] Q=uuu1.mov_avg1.input_signal_queue[5][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][10] Q=uuu1.mov_avg1.input_signal_queue[5][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][11] Q=uuu1.mov_avg1.input_signal_queue[5][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][12] Q=uuu1.mov_avg1.input_signal_queue[5][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][13] Q=uuu1.mov_avg1.input_signal_queue[5][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][14] Q=uuu1.mov_avg1.input_signal_queue[5][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[4][15] Q=uuu1.mov_avg1.input_signal_queue[5][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][0] Q=uuu1.mov_avg1.input_signal_queue[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][1] Q=uuu1.mov_avg1.input_signal_queue[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][2] Q=uuu1.mov_avg1.input_signal_queue[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][3] Q=uuu1.mov_avg1.input_signal_queue[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][4] Q=uuu1.mov_avg1.input_signal_queue[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][5] Q=uuu1.mov_avg1.input_signal_queue[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][6] Q=uuu1.mov_avg1.input_signal_queue[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][7] Q=uuu1.mov_avg1.input_signal_queue[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][8] Q=uuu1.mov_avg1.input_signal_queue[4][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][9] Q=uuu1.mov_avg1.input_signal_queue[4][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][10] Q=uuu1.mov_avg1.input_signal_queue[4][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][11] Q=uuu1.mov_avg1.input_signal_queue[4][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][12] Q=uuu1.mov_avg1.input_signal_queue[4][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][13] Q=uuu1.mov_avg1.input_signal_queue[4][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][14] Q=uuu1.mov_avg1.input_signal_queue[4][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[3][15] Q=uuu1.mov_avg1.input_signal_queue[4][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][0] Q=uuu1.mov_avg1.input_signal_queue[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][1] Q=uuu1.mov_avg1.input_signal_queue[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][2] Q=uuu1.mov_avg1.input_signal_queue[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][3] Q=uuu1.mov_avg1.input_signal_queue[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][4] Q=uuu1.mov_avg1.input_signal_queue[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][5] Q=uuu1.mov_avg1.input_signal_queue[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][6] Q=uuu1.mov_avg1.input_signal_queue[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][7] Q=uuu1.mov_avg1.input_signal_queue[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][8] Q=uuu1.mov_avg1.input_signal_queue[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][9] Q=uuu1.mov_avg1.input_signal_queue[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][10] Q=uuu1.mov_avg1.input_signal_queue[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][11] Q=uuu1.mov_avg1.input_signal_queue[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][12] Q=uuu1.mov_avg1.input_signal_queue[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][13] Q=uuu1.mov_avg1.input_signal_queue[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][14] Q=uuu1.mov_avg1.input_signal_queue[3][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[2][15] Q=uuu1.mov_avg1.input_signal_queue[3][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][0] Q=uuu1.mov_avg1.input_signal_queue[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][1] Q=uuu1.mov_avg1.input_signal_queue[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][2] Q=uuu1.mov_avg1.input_signal_queue[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][3] Q=uuu1.mov_avg1.input_signal_queue[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][4] Q=uuu1.mov_avg1.input_signal_queue[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][5] Q=uuu1.mov_avg1.input_signal_queue[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][6] Q=uuu1.mov_avg1.input_signal_queue[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][7] Q=uuu1.mov_avg1.input_signal_queue[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][8] Q=uuu1.mov_avg1.input_signal_queue[2][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][9] Q=uuu1.mov_avg1.input_signal_queue[2][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][10] Q=uuu1.mov_avg1.input_signal_queue[2][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][11] Q=uuu1.mov_avg1.input_signal_queue[2][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][12] Q=uuu1.mov_avg1.input_signal_queue[2][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][13] Q=uuu1.mov_avg1.input_signal_queue[2][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][14] Q=uuu1.mov_avg1.input_signal_queue[2][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[1][15] Q=uuu1.mov_avg1.input_signal_queue[2][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][0] Q=uuu1.mov_avg1.input_signal_queue[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][1] Q=uuu1.mov_avg1.input_signal_queue[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][2] Q=uuu1.mov_avg1.input_signal_queue[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][3] Q=uuu1.mov_avg1.input_signal_queue[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][4] Q=uuu1.mov_avg1.input_signal_queue[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][5] Q=uuu1.mov_avg1.input_signal_queue[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][6] Q=uuu1.mov_avg1.input_signal_queue[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][7] Q=uuu1.mov_avg1.input_signal_queue[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][8] Q=uuu1.mov_avg1.input_signal_queue[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][9] Q=uuu1.mov_avg1.input_signal_queue[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][10] Q=uuu1.mov_avg1.input_signal_queue[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][11] Q=uuu1.mov_avg1.input_signal_queue[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][12] Q=uuu1.mov_avg1.input_signal_queue[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][13] Q=uuu1.mov_avg1.input_signal_queue[1][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][14] Q=uuu1.mov_avg1.input_signal_queue[1][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.mov_avg1.input_signal_queue[0][15] Q=uuu1.mov_avg1.input_signal_queue[1][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[0] Q=uuu1.mov_avg1.input_signal_queue[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[1] Q=uuu1.mov_avg1.input_signal_queue[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[2] Q=uuu1.mov_avg1.input_signal_queue[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[3] Q=uuu1.mov_avg1.input_signal_queue[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[4] Q=uuu1.mov_avg1.input_signal_queue[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[5] Q=uuu1.mov_avg1.input_signal_queue[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[6] Q=uuu1.mov_avg1.input_signal_queue[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[7] Q=uuu1.mov_avg1.input_signal_queue[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[8] Q=uuu1.mov_avg1.input_signal_queue[0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[9] Q=uuu1.mov_avg1.input_signal_queue[0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[10] Q=uuu1.mov_avg1.input_signal_queue[0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[11] Q=uuu1.mov_avg1.input_signal_queue[0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[12] Q=uuu1.mov_avg1.input_signal_queue[0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[13] Q=uuu1.mov_avg1.input_signal_queue[0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[14] Q=uuu1.mov_avg1.input_signal_queue[0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=uuu1.avg_filt_in1[15] Q=uuu1.mov_avg1.input_signal_queue[0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:558|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[4] Q=uuu1.mov_avg1.signal_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[5] Q=uuu1.mov_avg1.signal_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[6] Q=uuu1.mov_avg1.signal_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[7] Q=uuu1.mov_avg1.signal_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[8] Q=uuu1.mov_avg1.signal_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[9] Q=uuu1.mov_avg1.signal_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[10] Q=uuu1.mov_avg1.signal_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[11] Q=uuu1.mov_avg1.signal_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[12] Q=uuu1.mov_avg1.signal_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[13] Q=uuu1.mov_avg1.signal_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[14] Q=uuu1.mov_avg1.signal_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[15] Q=uuu1.mov_avg1.signal_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[16] Q=uuu1.mov_avg1.signal_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[17] Q=uuu1.mov_avg1.signal_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[18] Q=uuu1.mov_avg1.signal_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_qam_mixer D=$auto$maccmap.cc:245:synth$2805[19] Q=uuu1.mov_avg1.signal_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "mixed_combined.v:33|mixed_combined.v:513|mixed_combined.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=u1.i_cos[0] RADDR[1]=u1.i_cos[1] RADDR[2]=u1.i_cos[2] RADDR[3]=u1.i_cos[3] RADDR[4]=u1.i_cos[4] RADDR[5]=u1.i_cos[5] RADDR[6]=u1.i_cos[6] RADDR[7]=u1.i_cos[7] RADDR[8]=u1.i_cos[8] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=u1.data_cos[0] RDATA[1]=$techmap1684\u1.sine.0.0.0.A1DATA_16[1] RDATA[2]=u1.data_cos[1] RDATA[3]=$techmap1684\u1.sine.0.0.0.A1DATA_16[3] RDATA[4]=u1.data_cos[2] RDATA[5]=$techmap1684\u1.sine.0.0.0.A1DATA_16[5] RDATA[6]=u1.data_cos[3] RDATA[7]=$techmap1684\u1.sine.0.0.0.A1DATA_16[7] RDATA[8]=u1.data_cos[4] RDATA[9]=$techmap1684\u1.sine.0.0.0.A1DATA_16[9] RDATA[10]=u1.data_cos[5] RDATA[11]=$techmap1684\u1.sine.0.0.0.A1DATA_16[11] RDATA[12]=u1.data_cos[6] RDATA[13]=$techmap1684\u1.sine.0.0.0.A1DATA_16[13] RDATA[14]=u1.data_cos[7] RDATA[15]=$techmap1684\u1.sine.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1010000100000010101000000101011110100000010101101010000001010011101000000101001010100000010001111010000001000110101000000100001010100000000101111010000000010110101000000001001110100000000100101010000000001101101000000000110010100000000010011010000000001000
.param INIT_1 1010010000001010101000010101111110100001010111111010000101011100101000010101100110100001010110001010000101001101101000010100011010100001010000111010000100010111101000010001011010100001000100111010000100010010101000010000011110100001000001101010000100000011
.param INIT_2 1010010011011110101001001101110010100100110110011010010011010010101001001100011110100100110001001010010001101011101001000110101110100100011010001010010000111101101001000011110010100100001100111010010000110010101001000010010110100100001001001010010000100001
.param INIT_3 1010011101101011101001110110100010100111001101111010011100110101101001110001111010100111000111001010011100011001101001110001001110100111000100001010010110101111101001011010111110100101101011001010010110100011101001011010001110100101101000001010010011011111
.param INIT_4 1010110101110110101011010111010010101101010111101010110101011100101011010101001110101101010100011010110101010001101001111111101010100111111110001010011111110010101001111110010110100111110011111010011111001100101001111100011010100111110001001010011101101011
.param INIT_5 1010111101111101101011110111011110101111011101011010111101011111101011110101110110101111010101111010111101010101101011011111111110101101111111011010110111110111101011011111010110101101110111111010110111011101101011011101011110101101011111111010110101111101
.param INIT_6 x0x0x1x1x1x0x1x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x0x1x1x1x1x1x010101111111111101010111111111100101011111111011010101111111101011010111111011111101011111101110110101111110101111010111111010101
.param INIT_7 x0x0x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x1x0x0x0x0x1x1x0x1x0x1x0x0x1x1x0x1x0x1x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x0x0x0x0x0x1x1x1x0x0x1x0x0x1x1x1x0x0x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x1
.param INIT_8 x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x1x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x1x0x0x0x1x0x1x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x1x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x1x0
.param INIT_9 x0x0x0x1x0x1x1x0x0x0x0x1x0x1x1x1x0x0x0x1x1x0x0x1x0x0x0x1x1x0x1x0x0x0x0x1x1x0x1x1x0x0x0x1x1x1x0x0x0x0x0x1x1x1x0x1x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x1x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x1x0x0x1x0x0x0x1x0x0x0x1x0x0x0x1x1x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x1
.param INIT_A x0x0x0x0x0x1x0x1x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x1x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x1x0x0x0x0x1x1x1x0x0x0x0x0x1x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x1x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x1x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x1
.param INIT_B x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x1x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x1x0x0x0x0x0x1x0x0
.param INIT_C x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x0x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x1x0x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x1x0x1x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1
.param INIT_D x1x1x0x1x0x1x0x1x1x1x0x1x0x1x1x0x1x1x0x1x0x1x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x1x1x1x0x1x1x0x1x0x1x1x0x1x1x0x1x1x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x1x1x0x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x0x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x0
.param INIT_E x1x1x0x0x1x0x1x0x1x1x0x0x1x0x1x0x1x1x0x0x1x0x1x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x0x1x1x0x0x1x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x0x0x0x0x1x1x0x1x0x0x0x1x1x1x0x1x0x0x1x0x1x1x0x1x0x0x1x0x1x1x0x1x0x0x1x1x1x1x0x1x0x1x0x0
.param INIT_F x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x0x0x1x1x0x0x1x0x0x1x1x1x0x0x1x0x0x1
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=u1.i_sin[0] RADDR[1]=u1.i_sin[1] RADDR[2]=u1.i_sin[2] RADDR[3]=u1.i_sin[3] RADDR[4]=u1.i_sin[4] RADDR[5]=u1.i_sin[5] RADDR[6]=u1.i_sin[6] RADDR[7]=u1.i_sin[7] RADDR[8]=u1.i_sin[8] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=u1.data_sin[0] RDATA[1]=$techmap1685\u1.sine.0.0.1.A1DATA_16[1] RDATA[2]=u1.data_sin[1] RDATA[3]=$techmap1685\u1.sine.0.0.1.A1DATA_16[3] RDATA[4]=u1.data_sin[2] RDATA[5]=$techmap1685\u1.sine.0.0.1.A1DATA_16[5] RDATA[6]=u1.data_sin[3] RDATA[7]=$techmap1685\u1.sine.0.0.1.A1DATA_16[7] RDATA[8]=u1.data_sin[4] RDATA[9]=$techmap1685\u1.sine.0.0.1.A1DATA_16[9] RDATA[10]=u1.data_sin[5] RDATA[11]=$techmap1685\u1.sine.0.0.1.A1DATA_16[11] RDATA[12]=u1.data_sin[6] RDATA[13]=$techmap1685\u1.sine.0.0.1.A1DATA_16[13] RDATA[14]=u1.data_sin[7] RDATA[15]=$techmap1685\u1.sine.0.0.1.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1010000100000010101000000101011110100000010101101010000001010011101000000101001010100000010001111010000001000110101000000100001010100000000101111010000000010110101000000001001110100000000100101010000000001101101000000000110010100000000010011010000000001000
.param INIT_1 1010010000001010101000010101111110100001010111111010000101011100101000010101100110100001010110001010000101001101101000010100011010100001010000111010000100010111101000010001011010100001000100111010000100010010101000010000011110100001000001101010000100000011
.param INIT_2 1010010011011110101001001101110010100100110110011010010011010010101001001100011110100100110001001010010001101011101001000110101110100100011010001010010000111101101001000011110010100100001100111010010000110010101001000010010110100100001001001010010000100001
.param INIT_3 1010011101101011101001110110100010100111001101111010011100110101101001110001111010100111000111001010011100011001101001110001001110100111000100001010010110101111101001011010111110100101101011001010010110100011101001011010001110100101101000001010010011011111
.param INIT_4 1010110101110110101011010111010010101101010111101010110101011100101011010101001110101101010100011010110101010001101001111111101010100111111110001010011111110010101001111110010110100111110011111010011111001100101001111100011010100111110001001010011101101011
.param INIT_5 1010111101111101101011110111011110101111011101011010111101011111101011110101110110101111010101111010111101010101101011011111111110101101111111011010110111110111101011011111010110101101110111111010110111011101101011011101011110101101011111111010110101111101
.param INIT_6 x0x0x1x1x1x0x1x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x0x1x1x1x1x1x010101111111111101010111111111100101011111111011010101111111101011010111111011111101011111101110110101111110101111010111111010101
.param INIT_7 x0x0x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x1x0x0x0x0x1x1x0x1x0x1x0x0x1x1x0x1x0x1x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x0x0x0x0x0x1x1x1x0x0x1x0x0x1x1x1x0x0x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x1
.param INIT_8 x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x1x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x1x0x0x0x1x0x1x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x1x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x1x0
.param INIT_9 x0x0x0x1x0x1x1x0x0x0x0x1x0x1x1x1x0x0x0x1x1x0x0x1x0x0x0x1x1x0x1x0x0x0x0x1x1x0x1x1x0x0x0x1x1x1x0x0x0x0x0x1x1x1x0x1x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x1x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x1x0x0x1x0x0x0x1x0x0x0x1x0x0x0x1x1x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x1
.param INIT_A x0x0x0x0x0x1x0x1x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x1x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x1x0x0x0x0x1x1x1x0x0x0x0x0x1x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x1x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x1x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x1
.param INIT_B x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x1x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x1x0x0x0x0x0x1x0x0
.param INIT_C x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x0x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x1x1x1x0x1x0x0x1x1x1x1x0x1x0x1x0x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x1x0x1x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1
.param INIT_D x1x1x0x1x0x1x0x1x1x1x0x1x0x1x1x0x1x1x0x1x0x1x1x1x1x1x0x1x0x1x1x1x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x1x1x1x0x1x1x0x1x0x1x1x0x1x1x0x1x1x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x1x1x0x1x1x0x1x1x1x1x1x1x1x1x0x0x0x0x0x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x0
.param INIT_E x1x1x0x0x1x0x1x0x1x1x0x0x1x0x1x0x1x1x0x0x1x0x1x1x1x1x0x0x1x0x1x1x1x1x0x0x1x1x0x0x1x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x1x1x1x0x1x1x0x0x1x1x1x1x1x1x0x0x1x1x1x1x1x1x0x1x0x0x0x0x1x1x0x1x0x0x0x1x1x1x0x1x0x0x1x0x1x1x0x1x0x0x1x0x1x1x0x1x0x0x1x1x1x1x0x1x0x1x0x0
.param INIT_F x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x0x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x0x0x0x1x1x1x1x1x0x0x0x1x1x1x1x1x0x0x1x0x0x0x1x1x0x0x1x0x0x1x1x1x0x0x1x0x0x1
.param READ_MODE 01
.param WRITE_MODE 01
.names $true $auto$alumacc.cc:474:replace_alu$1634.C[0]
1 1
.names $abc$9051$auto$alumacc.cc:474:replace_alu$1634.C[15] $auto$alumacc.cc:474:replace_alu$1634.C[15]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1641.C[0]
1 1
.names $abc$9051$auto$alumacc.cc:474:replace_alu$1641.C[15] $auto$alumacc.cc:474:replace_alu$1641.C[15]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1648.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1651.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1654.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1657.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1660.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1663.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1666.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1669.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1672.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$2337.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$2489.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$2804.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$3121.C[0]
1 1
.names u1.data_cos[0] $techmap1684\u1.sine.0.0.0.A1DATA_16[0]
1 1
.names u1.data_cos[1] $techmap1684\u1.sine.0.0.0.A1DATA_16[2]
1 1
.names u1.data_cos[2] $techmap1684\u1.sine.0.0.0.A1DATA_16[4]
1 1
.names u1.data_cos[3] $techmap1684\u1.sine.0.0.0.A1DATA_16[6]
1 1
.names u1.data_cos[4] $techmap1684\u1.sine.0.0.0.A1DATA_16[8]
1 1
.names u1.data_cos[5] $techmap1684\u1.sine.0.0.0.A1DATA_16[10]
1 1
.names u1.data_cos[6] $techmap1684\u1.sine.0.0.0.A1DATA_16[12]
1 1
.names u1.data_cos[7] $techmap1684\u1.sine.0.0.0.A1DATA_16[14]
1 1
.names u1.data_sin[0] $techmap1685\u1.sine.0.0.1.A1DATA_16[0]
1 1
.names u1.data_sin[1] $techmap1685\u1.sine.0.0.1.A1DATA_16[2]
1 1
.names u1.data_sin[2] $techmap1685\u1.sine.0.0.1.A1DATA_16[4]
1 1
.names u1.data_sin[3] $techmap1685\u1.sine.0.0.1.A1DATA_16[6]
1 1
.names u1.data_sin[4] $techmap1685\u1.sine.0.0.1.A1DATA_16[8]
1 1
.names u1.data_sin[5] $techmap1685\u1.sine.0.0.1.A1DATA_16[10]
1 1
.names u1.data_sin[6] $techmap1685\u1.sine.0.0.1.A1DATA_16[12]
1 1
.names u1.data_sin[7] $techmap1685\u1.sine.0.0.1.A1DATA_16[14]
1 1
.names $false clk_mixer_count[0]
1 1
.names $false clk_mixer_count[1]
1 1
.names $false clk_mixer_count[2]
1 1
.names $true clk_mixer_count[3]
1 1
.names $false clk_mixer_count[4]
1 1
.names $false clk_mixer_count[5]
1 1
.names $false clk_mixer_count[6]
1 1
.names $false clk_mixer_count[7]
1 1
.names $false clk_mixer_count[8]
1 1
.names $false clk_mixer_count[9]
1 1
.names $false clk_mixer_count[10]
1 1
.names $false clk_mixer_count[11]
1 1
.names $false clk_mixer_count[12]
1 1
.names $false clk_mixer_count[13]
1 1
.names $false clk_mixer_count[14]
1 1
.names $false clk_mixer_count[15]
1 1
.names $false clk_mixer_count[16]
1 1
.names $false clk_mixer_count[17]
1 1
.names $false clk_mixer_count[18]
1 1
.names $false clk_mixer_count[19]
1 1
.names $false clk_mixer_count[20]
1 1
.names $false clk_mixer_count[21]
1 1
.names $false clk_mixer_count[22]
1 1
.names $false clk_mixer_count[23]
1 1
.names $false clk_mixer_count[24]
1 1
.names $false clk_mixer_count[25]
1 1
.names $false clk_mixer_count[26]
1 1
.names $false clk_mixer_count[27]
1 1
.names $false clk_mixer_count[28]
1 1
.names $false clk_mixer_count[29]
1 1
.names $false clk_mixer_count[30]
1 1
.names $false clk_mixer_count[31]
1 1
.names u1.data_cos[0] cos_out_sampled[0]
1 1
.names u1.data_cos[1] cos_out_sampled[1]
1 1
.names u1.data_cos[2] cos_out_sampled[2]
1 1
.names u1.data_cos[3] cos_out_sampled[3]
1 1
.names u1.data_cos[4] cos_out_sampled[4]
1 1
.names u1.data_cos[5] cos_out_sampled[5]
1 1
.names u1.data_cos[6] cos_out_sampled[6]
1 1
.names u1.data_cos[7] cos_out_sampled[7]
1 1
.names uuu1.data_demod[0] data_demod_out[0]
1 1
.names uuu1.data_demod[1] data_demod_out[1]
1 1
.names $false data_in_count[0]
1 1
.names $false data_in_count[1]
1 1
.names $false data_in_count[2]
1 1
.names $true data_in_count[3]
1 1
.names $false data_in_count[4]
1 1
.names $true data_in_count[5]
1 1
.names $true data_in_count[6]
1 1
.names $true data_in_count[7]
1 1
.names $true data_in_count[8]
1 1
.names $true data_in_count[9]
1 1
.names $false data_in_count[10]
1 1
.names $false data_in_count[11]
1 1
.names $false data_in_count[12]
1 1
.names $false data_in_count[13]
1 1
.names $false data_in_count[14]
1 1
.names $false data_in_count[15]
1 1
.names $false data_in_count[16]
1 1
.names $false data_in_count[17]
1 1
.names $false data_in_count[18]
1 1
.names $false data_in_count[19]
1 1
.names $false data_in_count[20]
1 1
.names $false data_in_count[21]
1 1
.names $false data_in_count[22]
1 1
.names $false data_in_count[23]
1 1
.names $false data_in_count[24]
1 1
.names $false data_in_count[25]
1 1
.names $false data_in_count[26]
1 1
.names $false data_in_count[27]
1 1
.names $false data_in_count[28]
1 1
.names $false data_in_count[29]
1 1
.names $false data_in_count[30]
1 1
.names $false data_in_count[31]
1 1
.names uuu1.input_signal[0] signal_out_qam_mixer[0]
1 1
.names uuu1.input_signal[1] signal_out_qam_mixer[1]
1 1
.names uuu1.input_signal[2] signal_out_qam_mixer[2]
1 1
.names uuu1.input_signal[3] signal_out_qam_mixer[3]
1 1
.names uuu1.input_signal[4] signal_out_qam_mixer[4]
1 1
.names uuu1.input_signal[5] signal_out_qam_mixer[5]
1 1
.names uuu1.input_signal[6] signal_out_qam_mixer[6]
1 1
.names uuu1.input_signal[7] signal_out_qam_mixer[7]
1 1
.names u1.data_sin[0] sin_out_sampled[0]
1 1
.names u1.data_sin[1] sin_out_sampled[1]
1 1
.names u1.data_sin[2] sin_out_sampled[2]
1 1
.names u1.data_sin[3] sin_out_sampled[3]
1 1
.names u1.data_sin[4] sin_out_sampled[4]
1 1
.names u1.data_sin[5] sin_out_sampled[5]
1 1
.names u1.data_sin[6] sin_out_sampled[6]
1 1
.names u1.data_sin[7] sin_out_sampled[7]
1 1
.names clk u1.Clk
1 1
.names clk_qam_mixer uu1.clk
1 1
.names u1.data_cos[0] uu1.cos_in[0]
1 1
.names u1.data_cos[1] uu1.cos_in[1]
1 1
.names u1.data_cos[2] uu1.cos_in[2]
1 1
.names u1.data_cos[3] uu1.cos_in[3]
1 1
.names u1.data_cos[4] uu1.cos_in[4]
1 1
.names u1.data_cos[5] uu1.cos_in[5]
1 1
.names u1.data_cos[6] uu1.cos_in[6]
1 1
.names u1.data_cos[7] uu1.cos_in[7]
1 1
.names data_in_sampled[0] uu1.data_in[0]
1 1
.names data_in_sampled[1] uu1.data_in[1]
1 1
.names rst uu1.rst
1 1
.names uuu1.input_signal[0] uu1.signal_out[0]
1 1
.names uuu1.input_signal[1] uu1.signal_out[1]
1 1
.names uuu1.input_signal[2] uu1.signal_out[2]
1 1
.names uuu1.input_signal[3] uu1.signal_out[3]
1 1
.names uuu1.input_signal[4] uu1.signal_out[4]
1 1
.names uuu1.input_signal[5] uu1.signal_out[5]
1 1
.names uuu1.input_signal[6] uu1.signal_out[6]
1 1
.names uuu1.input_signal[7] uu1.signal_out[7]
1 1
.names u1.data_sin[0] uu1.sin_in[0]
1 1
.names u1.data_sin[1] uu1.sin_in[1]
1 1
.names u1.data_sin[2] uu1.sin_in[2]
1 1
.names u1.data_sin[3] uu1.sin_in[3]
1 1
.names u1.data_sin[4] uu1.sin_in[4]
1 1
.names u1.data_sin[5] uu1.sin_in[5]
1 1
.names u1.data_sin[6] uu1.sin_in[6]
1 1
.names u1.data_sin[7] uu1.sin_in[7]
1 1
.names uuu1.mov_avg1.signal_out[0] uuu1.avg_filt_out1[0]
1 1
.names uuu1.mov_avg1.signal_out[1] uuu1.avg_filt_out1[1]
1 1
.names uuu1.mov_avg1.signal_out[2] uuu1.avg_filt_out1[2]
1 1
.names uuu1.mov_avg1.signal_out[3] uuu1.avg_filt_out1[3]
1 1
.names uuu1.mov_avg1.signal_out[4] uuu1.avg_filt_out1[4]
1 1
.names uuu1.mov_avg1.signal_out[5] uuu1.avg_filt_out1[5]
1 1
.names uuu1.mov_avg1.signal_out[6] uuu1.avg_filt_out1[6]
1 1
.names uuu1.mov_avg1.signal_out[7] uuu1.avg_filt_out1[7]
1 1
.names uuu1.mov_avg1.signal_out[8] uuu1.avg_filt_out1[8]
1 1
.names uuu1.mov_avg1.signal_out[9] uuu1.avg_filt_out1[9]
1 1
.names uuu1.mov_avg1.signal_out[10] uuu1.avg_filt_out1[10]
1 1
.names uuu1.mov_avg1.signal_out[11] uuu1.avg_filt_out1[11]
1 1
.names uuu1.mov_avg1.signal_out[12] uuu1.avg_filt_out1[12]
1 1
.names uuu1.mov_avg1.signal_out[13] uuu1.avg_filt_out1[13]
1 1
.names uuu1.mov_avg1.signal_out[14] uuu1.avg_filt_out1[14]
1 1
.names uuu1.mov_avg1.signal_out[15] uuu1.avg_filt_out1[15]
1 1
.names uuu1.mov_avg2.signal_out[0] uuu1.avg_filt_out2[0]
1 1
.names uuu1.mov_avg2.signal_out[1] uuu1.avg_filt_out2[1]
1 1
.names uuu1.mov_avg2.signal_out[2] uuu1.avg_filt_out2[2]
1 1
.names uuu1.mov_avg2.signal_out[3] uuu1.avg_filt_out2[3]
1 1
.names uuu1.mov_avg2.signal_out[4] uuu1.avg_filt_out2[4]
1 1
.names uuu1.mov_avg2.signal_out[5] uuu1.avg_filt_out2[5]
1 1
.names uuu1.mov_avg2.signal_out[6] uuu1.avg_filt_out2[6]
1 1
.names uuu1.mov_avg2.signal_out[7] uuu1.avg_filt_out2[7]
1 1
.names uuu1.mov_avg2.signal_out[8] uuu1.avg_filt_out2[8]
1 1
.names uuu1.mov_avg2.signal_out[9] uuu1.avg_filt_out2[9]
1 1
.names uuu1.mov_avg2.signal_out[10] uuu1.avg_filt_out2[10]
1 1
.names uuu1.mov_avg2.signal_out[11] uuu1.avg_filt_out2[11]
1 1
.names uuu1.mov_avg2.signal_out[12] uuu1.avg_filt_out2[12]
1 1
.names uuu1.mov_avg2.signal_out[13] uuu1.avg_filt_out2[13]
1 1
.names uuu1.mov_avg2.signal_out[14] uuu1.avg_filt_out2[14]
1 1
.names uuu1.mov_avg2.signal_out[15] uuu1.avg_filt_out2[15]
1 1
.names clk_qam_mixer uuu1.clk
1 1
.names u1.data_cos[0] uuu1.cos_in[0]
1 1
.names u1.data_cos[1] uuu1.cos_in[1]
1 1
.names u1.data_cos[2] uuu1.cos_in[2]
1 1
.names u1.data_cos[3] uuu1.cos_in[3]
1 1
.names u1.data_cos[4] uuu1.cos_in[4]
1 1
.names u1.data_cos[5] uuu1.cos_in[5]
1 1
.names u1.data_cos[6] uuu1.cos_in[6]
1 1
.names u1.data_cos[7] uuu1.cos_in[7]
1 1
.names clk_qam_mixer uuu1.mov_avg1.clk
1 1
.names uuu1.avg_filt_in1[0] uuu1.mov_avg1.signal_in[0]
1 1
.names uuu1.avg_filt_in1[1] uuu1.mov_avg1.signal_in[1]
1 1
.names uuu1.avg_filt_in1[2] uuu1.mov_avg1.signal_in[2]
1 1
.names uuu1.avg_filt_in1[3] uuu1.mov_avg1.signal_in[3]
1 1
.names uuu1.avg_filt_in1[4] uuu1.mov_avg1.signal_in[4]
1 1
.names uuu1.avg_filt_in1[5] uuu1.mov_avg1.signal_in[5]
1 1
.names uuu1.avg_filt_in1[6] uuu1.mov_avg1.signal_in[6]
1 1
.names uuu1.avg_filt_in1[7] uuu1.mov_avg1.signal_in[7]
1 1
.names uuu1.avg_filt_in1[8] uuu1.mov_avg1.signal_in[8]
1 1
.names uuu1.avg_filt_in1[9] uuu1.mov_avg1.signal_in[9]
1 1
.names uuu1.avg_filt_in1[10] uuu1.mov_avg1.signal_in[10]
1 1
.names uuu1.avg_filt_in1[11] uuu1.mov_avg1.signal_in[11]
1 1
.names uuu1.avg_filt_in1[12] uuu1.mov_avg1.signal_in[12]
1 1
.names uuu1.avg_filt_in1[13] uuu1.mov_avg1.signal_in[13]
1 1
.names uuu1.avg_filt_in1[14] uuu1.mov_avg1.signal_in[14]
1 1
.names uuu1.avg_filt_in1[15] uuu1.mov_avg1.signal_in[15]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[0]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[1]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[2]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[3]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[4]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[5]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[6]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[7]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[8]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[9]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[10]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[11]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[12]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[13]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[14]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[15]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[16]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[17]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[18]
1 1
.names $false uuu1.mov_avg1.signal_in_sum[19]
1 1
.names clk_qam_mixer uuu1.mov_avg2.clk
1 1
.names uuu1.avg_filt_in2[0] uuu1.mov_avg2.signal_in[0]
1 1
.names uuu1.avg_filt_in2[1] uuu1.mov_avg2.signal_in[1]
1 1
.names uuu1.avg_filt_in2[2] uuu1.mov_avg2.signal_in[2]
1 1
.names uuu1.avg_filt_in2[3] uuu1.mov_avg2.signal_in[3]
1 1
.names uuu1.avg_filt_in2[4] uuu1.mov_avg2.signal_in[4]
1 1
.names uuu1.avg_filt_in2[5] uuu1.mov_avg2.signal_in[5]
1 1
.names uuu1.avg_filt_in2[6] uuu1.mov_avg2.signal_in[6]
1 1
.names uuu1.avg_filt_in2[7] uuu1.mov_avg2.signal_in[7]
1 1
.names uuu1.avg_filt_in2[8] uuu1.mov_avg2.signal_in[8]
1 1
.names uuu1.avg_filt_in2[9] uuu1.mov_avg2.signal_in[9]
1 1
.names uuu1.avg_filt_in2[10] uuu1.mov_avg2.signal_in[10]
1 1
.names uuu1.avg_filt_in2[11] uuu1.mov_avg2.signal_in[11]
1 1
.names uuu1.avg_filt_in2[12] uuu1.mov_avg2.signal_in[12]
1 1
.names uuu1.avg_filt_in2[13] uuu1.mov_avg2.signal_in[13]
1 1
.names uuu1.avg_filt_in2[14] uuu1.mov_avg2.signal_in[14]
1 1
.names uuu1.avg_filt_in2[15] uuu1.mov_avg2.signal_in[15]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[0]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[1]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[2]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[3]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[4]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[5]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[6]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[7]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[8]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[9]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[10]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[11]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[12]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[13]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[14]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[15]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[16]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[17]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[18]
1 1
.names $false uuu1.mov_avg2.signal_in_sum[19]
1 1
.names u1.data_sin[0] uuu1.sin_in[0]
1 1
.names u1.data_sin[1] uuu1.sin_in[1]
1 1
.names u1.data_sin[2] uuu1.sin_in[2]
1 1
.names u1.data_sin[3] uuu1.sin_in[3]
1 1
.names u1.data_sin[4] uuu1.sin_in[4]
1 1
.names u1.data_sin[5] uuu1.sin_in[5]
1 1
.names u1.data_sin[6] uuu1.sin_in[6]
1 1
.names u1.data_sin[7] uuu1.sin_in[7]
1 1
.end
