$date
	Mon Jun 23 15:03:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_NotGate $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module uut $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0"
1!
$end
#10000
0!
1"
#20000
