INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 3/Question4/Question4.srcs/sources_1/new/seq_detector_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detector_mealy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 3/Question4/Question4.srcs/sources_1/new/seq_detector_mealy_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_detector_mealy_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 3/Question4/Question4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
