library ieee;
use ieee.std_logic_1164.all;
--use ieee.numeric_std.all;    -- Biblioteca IEEE para funções aritméticas

entity ULA1Bit is
    generic
    (
        larguraDados : natural := 8
    );
    port
    (
      entradaA, entradaB, CarryIn:  in STD_LOGIC;
      seletor:  in STD_LOGIC;
      saida, CarryOut:    out STD_LOGIC
    );
end entity;

architecture comportamento of ULA1Bit is
  constant zero : std_logic_vector(larguraDados-1 downto 0) := (others => '0');

   signal op_and  	  : STD_LOGIC;
   signal op_or  		  : STD_LOGIC;
	signal op_soma  	  : STD_LOGIC;
	signal op_carryOut  : STD_LOGIC;


    begin
      op_and    	 <= entradaA and entradaB;
      op_or     	 <= entradaA or entradaB;
		op_soma      <= not(CarryIn or (not(entradaA or entradaB)));
		op_carryOut  <= (CarryIn and (not(entradaA or entradaB))) or (entradaA and entradaB);


      saida <= op_and  when (seletor = "000") else
					op_or   when (seletor = "001") else
					op_soma when (seletor = "010") else
					entradaA;      -- outra opcao: saida = entradaA
		CarryOut <= op_carryOut;

end architecture;