\chapter{Implementation}\label{C:impl}

\section{Suitable Development FPGA Board}
\subsection{Required Accompanying Hardware}
\subsubsection{FLASH Memory}
\subsubsection{Random Access Memory (RAM)}
\subsubsection{Universal Asynchronous Reciever/Transmitter (UART)}
\subsubsection{Ethernet Physical Transceiever (Ethernet Phy)}
\section{PicoZed FPGA Development Board}
\subsection{PicoZed System on a Module (SOM)}
\subsection{PicoZed FMC Carrier V1}
\section{Zedboard FPGA Development Board}
\subsection{Ethernet FMC Card}
\section{Xilinx Software Suite}
\subsection{Vivado 2017.2}
\subsection{Xilinx Software Development Kit}
\section{Hardware Descriptor Language (HDL)}
\subsection{VHDL}
\subsection{Verilog}
\section{Xilinx University Program (XUP)}
\subsection{FPGA Design Flow}
\subsection{Linux}
\subsection{Embedded}
\subsection{Advanced Embedded}
\section{Block Design}
\subsection{Zynq Processing System (PS)}
\subsection{Zynq Programmable Logic (PS)}
\subsection{Advanced Microcontroller Bus Architecture (AMBA)}
\subsection{Advanced eXtensible Interface (AXI)}
\subsection{Clock Generation}
\subsubsection{Phased Locked Loop}
\subsection{Packet Generator}
\subsubsection{RGMII Signal Processing}
\subsection{Packet Detector}
\section{Software Development Kit}
\subsection{Reading AXI Registers}
\subsection{SD Card}
\subsection{Retrieving Test Results}
