
nucleo-f303k8-16x2-lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a78  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002c00  08002c00  00003c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c40  08002c40  0000403c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002c40  08002c40  0000403c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002c40  08002c40  0000403c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c40  08002c40  00003c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002c44  08002c44  00003c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000003c  20000000  08002c48  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000403c  2**0
                  CONTENTS
 10 .bss          000000a8  2000003c  2000003c  0000403c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000e4  200000e4  0000403c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008538  00000000  00000000  0000406c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001453  00000000  00000000  0000c5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000668  00000000  00000000  0000d9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004e6  00000000  00000000  0000e060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019956  00000000  00000000  0000e546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008ae6  00000000  00000000  00027e9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096ec1  00000000  00000000  00030982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c7843  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000018e0  00000000  00000000  000c7888  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  000c9168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000003c 	.word	0x2000003c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002be8 	.word	0x08002be8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000040 	.word	0x20000040
 80001c4:	08002be8 	.word	0x08002be8

080001c8 <delay>:
GPIO D6 = { LCD_D6_GPIO_Port, LCD_D6_Pin };
GPIO D7 = { LCD_D7_GPIO_Port, LCD_D7_Pin };

#define LCD_DELAY_CONST 500

static void delay(uint32_t delayInMicroSeconds) {
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	float compensation = (float)SystemCoreClock / (float)16e6;
 80001d0:	4b15      	ldr	r3, [pc, #84]	@ (8000228 <delay+0x60>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	ee07 3a90 	vmov	s15, r3
 80001d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80001dc:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800022c <delay+0x64>
 80001e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80001e4:	edc7 7a03 	vstr	s15, [r7, #12]
	volatile unsigned long x = (unsigned long)(compensation * (36 * delayInMicroSeconds >> 4));
 80001e8:	687a      	ldr	r2, [r7, #4]
 80001ea:	4613      	mov	r3, r2
 80001ec:	00db      	lsls	r3, r3, #3
 80001ee:	4413      	add	r3, r2
 80001f0:	009b      	lsls	r3, r3, #2
 80001f2:	091b      	lsrs	r3, r3, #4
 80001f4:	ee07 3a90 	vmov	s15, r3
 80001f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80001fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8000200:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000204:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000208:	ee17 3a90 	vmov	r3, s15
 800020c:	60bb      	str	r3, [r7, #8]
	while (x-- > 0);
 800020e:	bf00      	nop
 8000210:	68bb      	ldr	r3, [r7, #8]
 8000212:	1e5a      	subs	r2, r3, #1
 8000214:	60ba      	str	r2, [r7, #8]
 8000216:	2b00      	cmp	r3, #0
 8000218:	d1fa      	bne.n	8000210 <delay+0x48>
}
 800021a:	bf00      	nop
 800021c:	bf00      	nop
 800021e:	3714      	adds	r7, #20
 8000220:	46bd      	mov	sp, r7
 8000222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000226:	4770      	bx	lr
 8000228:	20000030 	.word	0x20000030
 800022c:	4b742400 	.word	0x4b742400

08000230 <isbusy>:

static int isbusy() {
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
	delay(1000);
 8000234:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000238:	f7ff ffc6 	bl	80001c8 <delay>
	return 0;
 800023c:	2300      	movs	r3, #0
}
 800023e:	4618      	mov	r0, r3
 8000240:	bd80      	pop	{r7, pc}

08000242 <set_gpio>:

static void set_gpio(GPIO gpio, uint8_t data) {
 8000242:	b480      	push	{r7}
 8000244:	b085      	sub	sp, #20
 8000246:	af00      	add	r7, sp, #0
 8000248:	f107 0308 	add.w	r3, r7, #8
 800024c:	e883 0003 	stmia.w	r3, {r0, r1}
 8000250:	4613      	mov	r3, r2
 8000252:	71fb      	strb	r3, [r7, #7]
	gpio.port->BSRR = data ? gpio.pin : gpio.pin << 16;
 8000254:	79fb      	ldrb	r3, [r7, #7]
 8000256:	2b00      	cmp	r3, #0
 8000258:	d001      	beq.n	800025e <set_gpio+0x1c>
 800025a:	89bb      	ldrh	r3, [r7, #12]
 800025c:	e001      	b.n	8000262 <set_gpio+0x20>
 800025e:	89bb      	ldrh	r3, [r7, #12]
 8000260:	041b      	lsls	r3, r3, #16
 8000262:	68ba      	ldr	r2, [r7, #8]
 8000264:	6193      	str	r3, [r2, #24]
}
 8000266:	bf00      	nop
 8000268:	3714      	adds	r7, #20
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr

08000272 <set_lcd_data>:

static void set_lcd_data(GPIO D4, GPIO D5, GPIO D6, GPIO D7, uint8_t data) {
 8000272:	b490      	push	{r4, r7}
 8000274:	b084      	sub	sp, #16
 8000276:	af00      	add	r7, sp, #0
 8000278:	f107 0408 	add.w	r4, r7, #8
 800027c:	e884 0003 	stmia.w	r4, {r0, r1}
 8000280:	4639      	mov	r1, r7
 8000282:	e881 000c 	stmia.w	r1, {r2, r3}
    D4.port->BSRR = (data & 0x1) ? D4.pin : D4.pin << 16;
 8000286:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800028a:	f003 0301 	and.w	r3, r3, #1
 800028e:	2b00      	cmp	r3, #0
 8000290:	d001      	beq.n	8000296 <set_lcd_data+0x24>
 8000292:	89bb      	ldrh	r3, [r7, #12]
 8000294:	e001      	b.n	800029a <set_lcd_data+0x28>
 8000296:	89bb      	ldrh	r3, [r7, #12]
 8000298:	041b      	lsls	r3, r3, #16
 800029a:	68ba      	ldr	r2, [r7, #8]
 800029c:	6193      	str	r3, [r2, #24]
    D5.port->BSRR = (data & 0x2) ? D5.pin : D5.pin << 16;
 800029e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80002a2:	f003 0302 	and.w	r3, r3, #2
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d001      	beq.n	80002ae <set_lcd_data+0x3c>
 80002aa:	88bb      	ldrh	r3, [r7, #4]
 80002ac:	e001      	b.n	80002b2 <set_lcd_data+0x40>
 80002ae:	88bb      	ldrh	r3, [r7, #4]
 80002b0:	041b      	lsls	r3, r3, #16
 80002b2:	683a      	ldr	r2, [r7, #0]
 80002b4:	6193      	str	r3, [r2, #24]
    D6.port->BSRR = (data & 0x4) ? D6.pin : D6.pin << 16;
 80002b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80002ba:	f003 0304 	and.w	r3, r3, #4
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <set_lcd_data+0x54>
 80002c2:	8bbb      	ldrh	r3, [r7, #28]
 80002c4:	e001      	b.n	80002ca <set_lcd_data+0x58>
 80002c6:	8bbb      	ldrh	r3, [r7, #28]
 80002c8:	041b      	lsls	r3, r3, #16
 80002ca:	69ba      	ldr	r2, [r7, #24]
 80002cc:	6193      	str	r3, [r2, #24]
    D7.port->BSRR = (data & 0x8) ? D7.pin : D7.pin << 16;
 80002ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80002d2:	f003 0308 	and.w	r3, r3, #8
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <set_lcd_data+0x6c>
 80002da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80002dc:	e001      	b.n	80002e2 <set_lcd_data+0x70>
 80002de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80002e0:	041b      	lsls	r3, r3, #16
 80002e2:	6a3a      	ldr	r2, [r7, #32]
 80002e4:	6193      	str	r3, [r2, #24]
}
 80002e6:	bf00      	nop
 80002e8:	3710      	adds	r7, #16
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc90      	pop	{r4, r7}
 80002ee:	4770      	bx	lr

080002f0 <write_lcd_byte>:


enum eLCD_OP { READ_INSTRUCTION, WRITE_INSTRUCTION, READ_DATA, WRITE_DATA };

static void write_lcd_byte (GPIO RS, GPIO E, GPIO D4, GPIO D5, GPIO D6, GPIO D7, enum eLCD_OP op, uint8_t data) {
 80002f0:	b590      	push	{r4, r7, lr}
 80002f2:	b08d      	sub	sp, #52	@ 0x34
 80002f4:	af06      	add	r7, sp, #24
 80002f6:	f107 0408 	add.w	r4, r7, #8
 80002fa:	e884 0003 	stmia.w	r4, {r0, r1}
 80002fe:	4639      	mov	r1, r7
 8000300:	e881 000c 	stmia.w	r1, {r2, r3}
	if (op == WRITE_DATA) set_gpio(RS, 1);
 8000304:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000308:	2b03      	cmp	r3, #3
 800030a:	d107      	bne.n	800031c <write_lcd_byte+0x2c>
 800030c:	2201      	movs	r2, #1
 800030e:	f107 0308 	add.w	r3, r7, #8
 8000312:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000316:	f7ff ff94 	bl	8000242 <set_gpio>
 800031a:	e00a      	b.n	8000332 <write_lcd_byte+0x42>
	else if (op == WRITE_INSTRUCTION) set_gpio(RS, 0);
 800031c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000320:	2b01      	cmp	r3, #1
 8000322:	d16d      	bne.n	8000400 <write_lcd_byte+0x110>
 8000324:	2200      	movs	r2, #0
 8000326:	f107 0308 	add.w	r3, r7, #8
 800032a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800032e:	f7ff ff88 	bl	8000242 <set_gpio>
	else return;

	unsigned int toWrite_High = (data >> 4) & 0x0f;
 8000332:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000336:	091b      	lsrs	r3, r3, #4
 8000338:	b2db      	uxtb	r3, r3
 800033a:	f003 030f 	and.w	r3, r3, #15
 800033e:	617b      	str	r3, [r7, #20]
	unsigned int toWrite_Low = data & 0x0f;
 8000340:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000344:	f003 030f 	and.w	r3, r3, #15
 8000348:	613b      	str	r3, [r7, #16]

	set_lcd_data(D4, D5, D6, D7, toWrite_High);
 800034a:	697b      	ldr	r3, [r7, #20]
 800034c:	b2db      	uxtb	r3, r3
 800034e:	9304      	str	r3, [sp, #16]
 8000350:	aa02      	add	r2, sp, #8
 8000352:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000356:	e893 0003 	ldmia.w	r3, {r0, r1}
 800035a:	e882 0003 	stmia.w	r2, {r0, r1}
 800035e:	466a      	mov	r2, sp
 8000360:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000364:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000368:	e882 0003 	stmia.w	r2, {r0, r1}
 800036c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000370:	cb0c      	ldmia	r3, {r2, r3}
 8000372:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000376:	c903      	ldmia	r1, {r0, r1}
 8000378:	f7ff ff7b 	bl	8000272 <set_lcd_data>
	delay(500);
 800037c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000380:	f7ff ff22 	bl	80001c8 <delay>
	set_gpio(E, 1);
 8000384:	2201      	movs	r2, #1
 8000386:	463b      	mov	r3, r7
 8000388:	e893 0003 	ldmia.w	r3, {r0, r1}
 800038c:	f7ff ff59 	bl	8000242 <set_gpio>
	delay(500);
 8000390:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000394:	f7ff ff18 	bl	80001c8 <delay>
	set_gpio(E, 0);
 8000398:	2200      	movs	r2, #0
 800039a:	463b      	mov	r3, r7
 800039c:	e893 0003 	ldmia.w	r3, {r0, r1}
 80003a0:	f7ff ff4f 	bl	8000242 <set_gpio>
	set_lcd_data(D4, D5, D6, D7, toWrite_Low);
 80003a4:	693b      	ldr	r3, [r7, #16]
 80003a6:	b2db      	uxtb	r3, r3
 80003a8:	9304      	str	r3, [sp, #16]
 80003aa:	aa02      	add	r2, sp, #8
 80003ac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80003b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80003b4:	e882 0003 	stmia.w	r2, {r0, r1}
 80003b8:	466a      	mov	r2, sp
 80003ba:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80003be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80003c2:	e882 0003 	stmia.w	r2, {r0, r1}
 80003c6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80003ca:	cb0c      	ldmia	r3, {r2, r3}
 80003cc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80003d0:	c903      	ldmia	r1, {r0, r1}
 80003d2:	f7ff ff4e 	bl	8000272 <set_lcd_data>
	delay(500);
 80003d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80003da:	f7ff fef5 	bl	80001c8 <delay>
	set_gpio(E, 1);
 80003de:	2201      	movs	r2, #1
 80003e0:	463b      	mov	r3, r7
 80003e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80003e6:	f7ff ff2c 	bl	8000242 <set_gpio>
	delay(500);
 80003ea:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80003ee:	f7ff feeb 	bl	80001c8 <delay>
	set_gpio(E, 0);
 80003f2:	2200      	movs	r2, #0
 80003f4:	463b      	mov	r3, r7
 80003f6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80003fa:	f7ff ff22 	bl	8000242 <set_gpio>
 80003fe:	e000      	b.n	8000402 <write_lcd_byte+0x112>
	else return;
 8000400:	bf00      	nop
}
 8000402:	371c      	adds	r7, #28
 8000404:	46bd      	mov	sp, r7
 8000406:	bd90      	pop	{r4, r7, pc}

08000408 <lcd_write_string>:

void lcd_write_string(char *string) {
 8000408:	b590      	push	{r4, r7, lr}
 800040a:	b08d      	sub	sp, #52	@ 0x34
 800040c:	af0a      	add	r7, sp, #40	@ 0x28
 800040e:	6078      	str	r0, [r7, #4]
    while (*string) {
 8000410:	e027      	b.n	8000462 <lcd_write_string+0x5a>
        while (isbusy());
 8000412:	bf00      	nop
 8000414:	f7ff ff0c 	bl	8000230 <isbusy>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d1fa      	bne.n	8000414 <lcd_write_string+0xc>
        write_lcd_byte(RS, E, D4, D5, D6, D7, WRITE_DATA, *string++);
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	1c5a      	adds	r2, r3, #1
 8000422:	607a      	str	r2, [r7, #4]
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	4a13      	ldr	r2, [pc, #76]	@ (8000474 <lcd_write_string+0x6c>)
 8000428:	4c13      	ldr	r4, [pc, #76]	@ (8000478 <lcd_write_string+0x70>)
 800042a:	9309      	str	r3, [sp, #36]	@ 0x24
 800042c:	2303      	movs	r3, #3
 800042e:	9308      	str	r3, [sp, #32]
 8000430:	4912      	ldr	r1, [pc, #72]	@ (800047c <lcd_write_string+0x74>)
 8000432:	ab06      	add	r3, sp, #24
 8000434:	c903      	ldmia	r1, {r0, r1}
 8000436:	e883 0003 	stmia.w	r3, {r0, r1}
 800043a:	4911      	ldr	r1, [pc, #68]	@ (8000480 <lcd_write_string+0x78>)
 800043c:	ab04      	add	r3, sp, #16
 800043e:	c903      	ldmia	r1, {r0, r1}
 8000440:	e883 0003 	stmia.w	r3, {r0, r1}
 8000444:	490f      	ldr	r1, [pc, #60]	@ (8000484 <lcd_write_string+0x7c>)
 8000446:	ab02      	add	r3, sp, #8
 8000448:	c903      	ldmia	r1, {r0, r1}
 800044a:	e883 0003 	stmia.w	r3, {r0, r1}
 800044e:	490e      	ldr	r1, [pc, #56]	@ (8000488 <lcd_write_string+0x80>)
 8000450:	466b      	mov	r3, sp
 8000452:	c903      	ldmia	r1, {r0, r1}
 8000454:	e883 0003 	stmia.w	r3, {r0, r1}
 8000458:	ca0c      	ldmia	r2, {r2, r3}
 800045a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800045e:	f7ff ff47 	bl	80002f0 <write_lcd_byte>
    while (*string) {
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d1d3      	bne.n	8000412 <lcd_write_string+0xa>
    }
}
 800046a:	bf00      	nop
 800046c:	bf00      	nop
 800046e:	370c      	adds	r7, #12
 8000470:	46bd      	mov	sp, r7
 8000472:	bd90      	pop	{r4, r7, pc}
 8000474:	20000008 	.word	0x20000008
 8000478:	20000000 	.word	0x20000000
 800047c:	20000028 	.word	0x20000028
 8000480:	20000020 	.word	0x20000020
 8000484:	20000018 	.word	0x20000018
 8000488:	20000010 	.word	0x20000010

0800048c <lcd_init>:
    while(isbusy());
    uint8_t data = (y == 0) ? (0x80 | (x & 0x3F)) : (0xC0 | (x & 0x3F));
    write_lcd_byte(RS, E, D4, D5, D6, D7, WRITE_INSTRUCTION, data);
}

void lcd_init() {
 800048c:	b590      	push	{r4, r7, lr}
 800048e:	b08b      	sub	sp, #44	@ 0x2c
 8000490:	af0a      	add	r7, sp, #40	@ 0x28
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOBEN | RCC_AHBENR_GPIOFEN;
 8000492:	4b8f      	ldr	r3, [pc, #572]	@ (80006d0 <lcd_init+0x244>)
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	4a8e      	ldr	r2, [pc, #568]	@ (80006d0 <lcd_init+0x244>)
 8000498:	f443 038c 	orr.w	r3, r3, #4587520	@ 0x460000
 800049c:	6153      	str	r3, [r2, #20]

	delay(15000);
 800049e:	f643 2098 	movw	r0, #15000	@ 0x3a98
 80004a2:	f7ff fe91 	bl	80001c8 <delay>
	set_gpio(RS, 0);
 80004a6:	4b8b      	ldr	r3, [pc, #556]	@ (80006d4 <lcd_init+0x248>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004ae:	f7ff fec8 	bl	8000242 <set_gpio>

	set_lcd_data(D4, D5, D6, D7, 3);
 80004b2:	4a89      	ldr	r2, [pc, #548]	@ (80006d8 <lcd_init+0x24c>)
 80004b4:	4c89      	ldr	r4, [pc, #548]	@ (80006dc <lcd_init+0x250>)
 80004b6:	2303      	movs	r3, #3
 80004b8:	9304      	str	r3, [sp, #16]
 80004ba:	4989      	ldr	r1, [pc, #548]	@ (80006e0 <lcd_init+0x254>)
 80004bc:	ab02      	add	r3, sp, #8
 80004be:	c903      	ldmia	r1, {r0, r1}
 80004c0:	e883 0003 	stmia.w	r3, {r0, r1}
 80004c4:	4987      	ldr	r1, [pc, #540]	@ (80006e4 <lcd_init+0x258>)
 80004c6:	466b      	mov	r3, sp
 80004c8:	c903      	ldmia	r1, {r0, r1}
 80004ca:	e883 0003 	stmia.w	r3, {r0, r1}
 80004ce:	ca0c      	ldmia	r2, {r2, r3}
 80004d0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80004d4:	f7ff fecd 	bl	8000272 <set_lcd_data>
	delay(5000);
 80004d8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80004dc:	f7ff fe74 	bl	80001c8 <delay>

	set_gpio(E, 1);
 80004e0:	4b81      	ldr	r3, [pc, #516]	@ (80006e8 <lcd_init+0x25c>)
 80004e2:	2201      	movs	r2, #1
 80004e4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004e8:	f7ff feab 	bl	8000242 <set_gpio>
	delay(5000);
 80004ec:	f241 3088 	movw	r0, #5000	@ 0x1388
 80004f0:	f7ff fe6a 	bl	80001c8 <delay>
	set_gpio(E, 0);
 80004f4:	4b7c      	ldr	r3, [pc, #496]	@ (80006e8 <lcd_init+0x25c>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004fc:	f7ff fea1 	bl	8000242 <set_gpio>
	delay(5000);
 8000500:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000504:	f7ff fe60 	bl	80001c8 <delay>
	set_gpio(E, 1);
 8000508:	4b77      	ldr	r3, [pc, #476]	@ (80006e8 <lcd_init+0x25c>)
 800050a:	2201      	movs	r2, #1
 800050c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000510:	f7ff fe97 	bl	8000242 <set_gpio>
	delay(5000);
 8000514:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000518:	f7ff fe56 	bl	80001c8 <delay>
	set_gpio(E, 0);
 800051c:	4b72      	ldr	r3, [pc, #456]	@ (80006e8 <lcd_init+0x25c>)
 800051e:	2200      	movs	r2, #0
 8000520:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000524:	f7ff fe8d 	bl	8000242 <set_gpio>
	delay(5000);
 8000528:	f241 3088 	movw	r0, #5000	@ 0x1388
 800052c:	f7ff fe4c 	bl	80001c8 <delay>
	set_gpio(E, 1);
 8000530:	4b6d      	ldr	r3, [pc, #436]	@ (80006e8 <lcd_init+0x25c>)
 8000532:	2201      	movs	r2, #1
 8000534:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000538:	f7ff fe83 	bl	8000242 <set_gpio>
	delay(5000);
 800053c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000540:	f7ff fe42 	bl	80001c8 <delay>
	set_gpio(E, 0);
 8000544:	4b68      	ldr	r3, [pc, #416]	@ (80006e8 <lcd_init+0x25c>)
 8000546:	2200      	movs	r2, #0
 8000548:	e893 0003 	ldmia.w	r3, {r0, r1}
 800054c:	f7ff fe79 	bl	8000242 <set_gpio>

	set_lcd_data(D4, D5, D6, D7, 2);
 8000550:	4a61      	ldr	r2, [pc, #388]	@ (80006d8 <lcd_init+0x24c>)
 8000552:	4c62      	ldr	r4, [pc, #392]	@ (80006dc <lcd_init+0x250>)
 8000554:	2302      	movs	r3, #2
 8000556:	9304      	str	r3, [sp, #16]
 8000558:	4961      	ldr	r1, [pc, #388]	@ (80006e0 <lcd_init+0x254>)
 800055a:	ab02      	add	r3, sp, #8
 800055c:	c903      	ldmia	r1, {r0, r1}
 800055e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000562:	4960      	ldr	r1, [pc, #384]	@ (80006e4 <lcd_init+0x258>)
 8000564:	466b      	mov	r3, sp
 8000566:	c903      	ldmia	r1, {r0, r1}
 8000568:	e883 0003 	stmia.w	r3, {r0, r1}
 800056c:	ca0c      	ldmia	r2, {r2, r3}
 800056e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000572:	f7ff fe7e 	bl	8000272 <set_lcd_data>
	delay(5000);
 8000576:	f241 3088 	movw	r0, #5000	@ 0x1388
 800057a:	f7ff fe25 	bl	80001c8 <delay>
	set_gpio(E, 1);
 800057e:	4b5a      	ldr	r3, [pc, #360]	@ (80006e8 <lcd_init+0x25c>)
 8000580:	2201      	movs	r2, #1
 8000582:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000586:	f7ff fe5c 	bl	8000242 <set_gpio>
	delay(5000);
 800058a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800058e:	f7ff fe1b 	bl	80001c8 <delay>
	set_gpio(E, 0);
 8000592:	4b55      	ldr	r3, [pc, #340]	@ (80006e8 <lcd_init+0x25c>)
 8000594:	2200      	movs	r2, #0
 8000596:	e893 0003 	ldmia.w	r3, {r0, r1}
 800059a:	f7ff fe52 	bl	8000242 <set_gpio>

	while(isbusy());
 800059e:	bf00      	nop
 80005a0:	f7ff fe46 	bl	8000230 <isbusy>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d1fa      	bne.n	80005a0 <lcd_init+0x114>
	write_lcd_byte(RS, E, D4, D5, D6, D7, WRITE_INSTRUCTION, 0x28);
 80005aa:	4a4f      	ldr	r2, [pc, #316]	@ (80006e8 <lcd_init+0x25c>)
 80005ac:	4c49      	ldr	r4, [pc, #292]	@ (80006d4 <lcd_init+0x248>)
 80005ae:	2328      	movs	r3, #40	@ 0x28
 80005b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80005b2:	2301      	movs	r3, #1
 80005b4:	9308      	str	r3, [sp, #32]
 80005b6:	494a      	ldr	r1, [pc, #296]	@ (80006e0 <lcd_init+0x254>)
 80005b8:	ab06      	add	r3, sp, #24
 80005ba:	c903      	ldmia	r1, {r0, r1}
 80005bc:	e883 0003 	stmia.w	r3, {r0, r1}
 80005c0:	4948      	ldr	r1, [pc, #288]	@ (80006e4 <lcd_init+0x258>)
 80005c2:	ab04      	add	r3, sp, #16
 80005c4:	c903      	ldmia	r1, {r0, r1}
 80005c6:	e883 0003 	stmia.w	r3, {r0, r1}
 80005ca:	4943      	ldr	r1, [pc, #268]	@ (80006d8 <lcd_init+0x24c>)
 80005cc:	ab02      	add	r3, sp, #8
 80005ce:	c903      	ldmia	r1, {r0, r1}
 80005d0:	e883 0003 	stmia.w	r3, {r0, r1}
 80005d4:	4941      	ldr	r1, [pc, #260]	@ (80006dc <lcd_init+0x250>)
 80005d6:	466b      	mov	r3, sp
 80005d8:	c903      	ldmia	r1, {r0, r1}
 80005da:	e883 0003 	stmia.w	r3, {r0, r1}
 80005de:	ca0c      	ldmia	r2, {r2, r3}
 80005e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80005e4:	f7ff fe84 	bl	80002f0 <write_lcd_byte>

	// Display ON/OFF Control: ON, no cursor
	while(isbusy());
 80005e8:	bf00      	nop
 80005ea:	f7ff fe21 	bl	8000230 <isbusy>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d1fa      	bne.n	80005ea <lcd_init+0x15e>
	write_lcd_byte(RS, E, D4, D5, D6, D7, WRITE_INSTRUCTION, 0x0c);
 80005f4:	4a3c      	ldr	r2, [pc, #240]	@ (80006e8 <lcd_init+0x25c>)
 80005f6:	4c37      	ldr	r4, [pc, #220]	@ (80006d4 <lcd_init+0x248>)
 80005f8:	230c      	movs	r3, #12
 80005fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80005fc:	2301      	movs	r3, #1
 80005fe:	9308      	str	r3, [sp, #32]
 8000600:	4937      	ldr	r1, [pc, #220]	@ (80006e0 <lcd_init+0x254>)
 8000602:	ab06      	add	r3, sp, #24
 8000604:	c903      	ldmia	r1, {r0, r1}
 8000606:	e883 0003 	stmia.w	r3, {r0, r1}
 800060a:	4936      	ldr	r1, [pc, #216]	@ (80006e4 <lcd_init+0x258>)
 800060c:	ab04      	add	r3, sp, #16
 800060e:	c903      	ldmia	r1, {r0, r1}
 8000610:	e883 0003 	stmia.w	r3, {r0, r1}
 8000614:	4930      	ldr	r1, [pc, #192]	@ (80006d8 <lcd_init+0x24c>)
 8000616:	ab02      	add	r3, sp, #8
 8000618:	c903      	ldmia	r1, {r0, r1}
 800061a:	e883 0003 	stmia.w	r3, {r0, r1}
 800061e:	492f      	ldr	r1, [pc, #188]	@ (80006dc <lcd_init+0x250>)
 8000620:	466b      	mov	r3, sp
 8000622:	c903      	ldmia	r1, {r0, r1}
 8000624:	e883 0003 	stmia.w	r3, {r0, r1}
 8000628:	ca0c      	ldmia	r2, {r2, r3}
 800062a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800062e:	f7ff fe5f 	bl	80002f0 <write_lcd_byte>

	// Clear the display
	while(isbusy());
 8000632:	bf00      	nop
 8000634:	f7ff fdfc 	bl	8000230 <isbusy>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d1fa      	bne.n	8000634 <lcd_init+0x1a8>
	write_lcd_byte(RS, E, D4, D5, D6, D7, WRITE_INSTRUCTION, 0x01);
 800063e:	4a2a      	ldr	r2, [pc, #168]	@ (80006e8 <lcd_init+0x25c>)
 8000640:	4c24      	ldr	r4, [pc, #144]	@ (80006d4 <lcd_init+0x248>)
 8000642:	2301      	movs	r3, #1
 8000644:	9309      	str	r3, [sp, #36]	@ 0x24
 8000646:	2301      	movs	r3, #1
 8000648:	9308      	str	r3, [sp, #32]
 800064a:	4925      	ldr	r1, [pc, #148]	@ (80006e0 <lcd_init+0x254>)
 800064c:	ab06      	add	r3, sp, #24
 800064e:	c903      	ldmia	r1, {r0, r1}
 8000650:	e883 0003 	stmia.w	r3, {r0, r1}
 8000654:	4923      	ldr	r1, [pc, #140]	@ (80006e4 <lcd_init+0x258>)
 8000656:	ab04      	add	r3, sp, #16
 8000658:	c903      	ldmia	r1, {r0, r1}
 800065a:	e883 0003 	stmia.w	r3, {r0, r1}
 800065e:	491e      	ldr	r1, [pc, #120]	@ (80006d8 <lcd_init+0x24c>)
 8000660:	ab02      	add	r3, sp, #8
 8000662:	c903      	ldmia	r1, {r0, r1}
 8000664:	e883 0003 	stmia.w	r3, {r0, r1}
 8000668:	491c      	ldr	r1, [pc, #112]	@ (80006dc <lcd_init+0x250>)
 800066a:	466b      	mov	r3, sp
 800066c:	c903      	ldmia	r1, {r0, r1}
 800066e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000672:	ca0c      	ldmia	r2, {r2, r3}
 8000674:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000678:	f7ff fe3a 	bl	80002f0 <write_lcd_byte>

	// Entry Mode Set: increment address (move right)
	while(isbusy());
 800067c:	bf00      	nop
 800067e:	f7ff fdd7 	bl	8000230 <isbusy>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d1fa      	bne.n	800067e <lcd_init+0x1f2>
	write_lcd_byte(RS, E, D4, D5, D6, D7, WRITE_INSTRUCTION, 0x06);
 8000688:	4a17      	ldr	r2, [pc, #92]	@ (80006e8 <lcd_init+0x25c>)
 800068a:	4c12      	ldr	r4, [pc, #72]	@ (80006d4 <lcd_init+0x248>)
 800068c:	2306      	movs	r3, #6
 800068e:	9309      	str	r3, [sp, #36]	@ 0x24
 8000690:	2301      	movs	r3, #1
 8000692:	9308      	str	r3, [sp, #32]
 8000694:	4912      	ldr	r1, [pc, #72]	@ (80006e0 <lcd_init+0x254>)
 8000696:	ab06      	add	r3, sp, #24
 8000698:	c903      	ldmia	r1, {r0, r1}
 800069a:	e883 0003 	stmia.w	r3, {r0, r1}
 800069e:	4911      	ldr	r1, [pc, #68]	@ (80006e4 <lcd_init+0x258>)
 80006a0:	ab04      	add	r3, sp, #16
 80006a2:	c903      	ldmia	r1, {r0, r1}
 80006a4:	e883 0003 	stmia.w	r3, {r0, r1}
 80006a8:	490b      	ldr	r1, [pc, #44]	@ (80006d8 <lcd_init+0x24c>)
 80006aa:	ab02      	add	r3, sp, #8
 80006ac:	c903      	ldmia	r1, {r0, r1}
 80006ae:	e883 0003 	stmia.w	r3, {r0, r1}
 80006b2:	490a      	ldr	r1, [pc, #40]	@ (80006dc <lcd_init+0x250>)
 80006b4:	466b      	mov	r3, sp
 80006b6:	c903      	ldmia	r1, {r0, r1}
 80006b8:	e883 0003 	stmia.w	r3, {r0, r1}
 80006bc:	ca0c      	ldmia	r2, {r2, r3}
 80006be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80006c2:	f7ff fe15 	bl	80002f0 <write_lcd_byte>
}
 80006c6:	bf00      	nop
 80006c8:	3704      	adds	r7, #4
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd90      	pop	{r4, r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40021000 	.word	0x40021000
 80006d4:	20000000 	.word	0x20000000
 80006d8:	20000018 	.word	0x20000018
 80006dc:	20000010 	.word	0x20000010
 80006e0:	20000028 	.word	0x20000028
 80006e4:	20000020 	.word	0x20000020
 80006e8:	20000008 	.word	0x20000008

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f0:	f000 f9b8 	bl	8000a64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f4:	f000 f80e 	bl	8000714 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006f8:	f000 f878 	bl	80007ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006fc:	f000 f846 	bl	800078c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	lcd_init();
 8000700:	f7ff fec4 	bl	800048c <lcd_init>
//	lcd_set_cursor(0, 0);
	lcd_write_string("lucki 2");
 8000704:	4802      	ldr	r0, [pc, #8]	@ (8000710 <main+0x24>)
 8000706:	f7ff fe7f 	bl	8000408 <lcd_write_string>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800070a:	bf00      	nop
 800070c:	e7fd      	b.n	800070a <main+0x1e>
 800070e:	bf00      	nop
 8000710:	08002c00 	.word	0x08002c00

08000714 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b090      	sub	sp, #64	@ 0x40
 8000718:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071a:	f107 0318 	add.w	r3, r7, #24
 800071e:	2228      	movs	r2, #40	@ 0x28
 8000720:	2100      	movs	r1, #0
 8000722:	4618      	mov	r0, r3
 8000724:	f002 fa33 	bl	8002b8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	605a      	str	r2, [r3, #4]
 8000730:	609a      	str	r2, [r3, #8]
 8000732:	60da      	str	r2, [r3, #12]
 8000734:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000736:	2302      	movs	r3, #2
 8000738:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800073a:	2301      	movs	r3, #1
 800073c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800073e:	2310      	movs	r3, #16
 8000740:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000742:	2300      	movs	r3, #0
 8000744:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000746:	f107 0318 	add.w	r3, r7, #24
 800074a:	4618      	mov	r0, r3
 800074c:	f000 fc60 	bl	8001010 <HAL_RCC_OscConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000756:	f000 f8ab 	bl	80008b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075a:	230f      	movs	r3, #15
 800075c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800075e:	2300      	movs	r3, #0
 8000760:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000762:	2300      	movs	r3, #0
 8000764:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f001 fc5a 	bl	800202c <HAL_RCC_ClockConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800077e:	f000 f897 	bl	80008b0 <Error_Handler>
  }
}
 8000782:	bf00      	nop
 8000784:	3740      	adds	r7, #64	@ 0x40
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
	...

0800078c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000790:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 8000792:	4a15      	ldr	r2, [pc, #84]	@ (80007e8 <MX_USART2_UART_Init+0x5c>)
 8000794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000796:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 8000798:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800079c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079e:	4b11      	ldr	r3, [pc, #68]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007aa:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b0:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007b2:	220c      	movs	r2, #12
 80007b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b6:	4b0b      	ldr	r3, [pc, #44]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007bc:	4b09      	ldr	r3, [pc, #36]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007c8:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ce:	4805      	ldr	r0, [pc, #20]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007d0:	f001 fe3e 	bl	8002450 <HAL_UART_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007da:	f000 f869 	bl	80008b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	20000058 	.word	0x20000058
 80007e8:	40004400 	.word	0x40004400

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b088      	sub	sp, #32
 80007f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f2:	f107 030c 	add.w	r3, r7, #12
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
 8000800:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000802:	4b29      	ldr	r3, [pc, #164]	@ (80008a8 <MX_GPIO_Init+0xbc>)
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	4a28      	ldr	r2, [pc, #160]	@ (80008a8 <MX_GPIO_Init+0xbc>)
 8000808:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800080c:	6153      	str	r3, [r2, #20]
 800080e:	4b26      	ldr	r3, [pc, #152]	@ (80008a8 <MX_GPIO_Init+0xbc>)
 8000810:	695b      	ldr	r3, [r3, #20]
 8000812:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000816:	60bb      	str	r3, [r7, #8]
 8000818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	4b23      	ldr	r3, [pc, #140]	@ (80008a8 <MX_GPIO_Init+0xbc>)
 800081c:	695b      	ldr	r3, [r3, #20]
 800081e:	4a22      	ldr	r2, [pc, #136]	@ (80008a8 <MX_GPIO_Init+0xbc>)
 8000820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000824:	6153      	str	r3, [r2, #20]
 8000826:	4b20      	ldr	r3, [pc, #128]	@ (80008a8 <MX_GPIO_Init+0xbc>)
 8000828:	695b      	ldr	r3, [r3, #20]
 800082a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000832:	4b1d      	ldr	r3, [pc, #116]	@ (80008a8 <MX_GPIO_Init+0xbc>)
 8000834:	695b      	ldr	r3, [r3, #20]
 8000836:	4a1c      	ldr	r2, [pc, #112]	@ (80008a8 <MX_GPIO_Init+0xbc>)
 8000838:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800083c:	6153      	str	r3, [r2, #20]
 800083e:	4b1a      	ldr	r3, [pc, #104]	@ (80008a8 <MX_GPIO_Init+0xbc>)
 8000840:	695b      	ldr	r3, [r3, #20]
 8000842:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_D5_Pin|LCD_D7_Pin|LCD_D6_Pin, GPIO_PIN_RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	21c1      	movs	r1, #193	@ 0xc1
 800084e:	4817      	ldr	r0, [pc, #92]	@ (80008ac <MX_GPIO_Init+0xc0>)
 8000850:	f000 fbc6 	bl	8000fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin|LCD_E_Pin|LCD_D4_Pin, GPIO_PIN_RESET);
 8000854:	2200      	movs	r2, #0
 8000856:	f44f 51b0 	mov.w	r1, #5632	@ 0x1600
 800085a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800085e:	f000 fbbf 	bl	8000fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_D5_Pin LCD_D7_Pin LCD_D6_Pin */
  GPIO_InitStruct.Pin = LCD_D5_Pin|LCD_D7_Pin|LCD_D6_Pin;
 8000862:	23c1      	movs	r3, #193	@ 0xc1
 8000864:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000866:	2301      	movs	r3, #1
 8000868:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086e:	2300      	movs	r3, #0
 8000870:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000872:	f107 030c 	add.w	r3, r7, #12
 8000876:	4619      	mov	r1, r3
 8000878:	480c      	ldr	r0, [pc, #48]	@ (80008ac <MX_GPIO_Init+0xc0>)
 800087a:	f000 fa3f 	bl	8000cfc <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_E_Pin LCD_D4_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_E_Pin|LCD_D4_Pin;
 800087e:	f44f 53b0 	mov.w	r3, #5632	@ 0x1600
 8000882:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000884:	2301      	movs	r3, #1
 8000886:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088c:	2300      	movs	r3, #0
 800088e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000890:	f107 030c 	add.w	r3, r7, #12
 8000894:	4619      	mov	r1, r3
 8000896:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800089a:	f000 fa2f 	bl	8000cfc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800089e:	bf00      	nop
 80008a0:	3720      	adds	r7, #32
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40021000 	.word	0x40021000
 80008ac:	48000400 	.word	0x48000400

080008b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b4:	b672      	cpsid	i
}
 80008b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <Error_Handler+0x8>

080008bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000900 <HAL_MspInit+0x44>)
 80008c4:	699b      	ldr	r3, [r3, #24]
 80008c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000900 <HAL_MspInit+0x44>)
 80008c8:	f043 0301 	orr.w	r3, r3, #1
 80008cc:	6193      	str	r3, [r2, #24]
 80008ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000900 <HAL_MspInit+0x44>)
 80008d0:	699b      	ldr	r3, [r3, #24]
 80008d2:	f003 0301 	and.w	r3, r3, #1
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008da:	4b09      	ldr	r3, [pc, #36]	@ (8000900 <HAL_MspInit+0x44>)
 80008dc:	69db      	ldr	r3, [r3, #28]
 80008de:	4a08      	ldr	r2, [pc, #32]	@ (8000900 <HAL_MspInit+0x44>)
 80008e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008e4:	61d3      	str	r3, [r2, #28]
 80008e6:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <HAL_MspInit+0x44>)
 80008e8:	69db      	ldr	r3, [r3, #28]
 80008ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ee:	603b      	str	r3, [r7, #0]
 80008f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f2:	bf00      	nop
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	40021000 	.word	0x40021000

08000904 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	@ 0x28
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a18      	ldr	r2, [pc, #96]	@ (8000984 <HAL_UART_MspInit+0x80>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d129      	bne.n	800097a <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000926:	4b18      	ldr	r3, [pc, #96]	@ (8000988 <HAL_UART_MspInit+0x84>)
 8000928:	69db      	ldr	r3, [r3, #28]
 800092a:	4a17      	ldr	r2, [pc, #92]	@ (8000988 <HAL_UART_MspInit+0x84>)
 800092c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000930:	61d3      	str	r3, [r2, #28]
 8000932:	4b15      	ldr	r3, [pc, #84]	@ (8000988 <HAL_UART_MspInit+0x84>)
 8000934:	69db      	ldr	r3, [r3, #28]
 8000936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800093a:	613b      	str	r3, [r7, #16]
 800093c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	4b12      	ldr	r3, [pc, #72]	@ (8000988 <HAL_UART_MspInit+0x84>)
 8000940:	695b      	ldr	r3, [r3, #20]
 8000942:	4a11      	ldr	r2, [pc, #68]	@ (8000988 <HAL_UART_MspInit+0x84>)
 8000944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000948:	6153      	str	r3, [r2, #20]
 800094a:	4b0f      	ldr	r3, [pc, #60]	@ (8000988 <HAL_UART_MspInit+0x84>)
 800094c:	695b      	ldr	r3, [r3, #20]
 800094e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000956:	f248 0304 	movw	r3, #32772	@ 0x8004
 800095a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095c:	2302      	movs	r3, #2
 800095e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000964:	2303      	movs	r3, #3
 8000966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000968:	2307      	movs	r3, #7
 800096a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096c:	f107 0314 	add.w	r3, r7, #20
 8000970:	4619      	mov	r1, r3
 8000972:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000976:	f000 f9c1 	bl	8000cfc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800097a:	bf00      	nop
 800097c:	3728      	adds	r7, #40	@ 0x28
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40004400 	.word	0x40004400
 8000988:	40021000 	.word	0x40021000

0800098c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000990:	bf00      	nop
 8000992:	e7fd      	b.n	8000990 <NMI_Handler+0x4>

08000994 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <HardFault_Handler+0x4>

0800099c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <MemManage_Handler+0x4>

080009a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <BusFault_Handler+0x4>

080009ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b0:	bf00      	nop
 80009b2:	e7fd      	b.n	80009b0 <UsageFault_Handler+0x4>

080009b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009c2:	b480      	push	{r7}
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009e2:	f000 f885 	bl	8000af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
	...

080009ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009f0:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <SystemInit+0x20>)
 80009f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009f6:	4a05      	ldr	r2, [pc, #20]	@ (8000a0c <SystemInit+0x20>)
 80009f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a00:	bf00      	nop
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a48 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a14:	f7ff ffea 	bl	80009ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a18:	480c      	ldr	r0, [pc, #48]	@ (8000a4c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a1a:	490d      	ldr	r1, [pc, #52]	@ (8000a50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a54 <LoopForever+0xe>)
  movs r3, #0
 8000a1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a20:	e002      	b.n	8000a28 <LoopCopyDataInit>

08000a22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a26:	3304      	adds	r3, #4

08000a28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a2c:	d3f9      	bcc.n	8000a22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a30:	4c0a      	ldr	r4, [pc, #40]	@ (8000a5c <LoopForever+0x16>)
  movs r3, #0
 8000a32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a34:	e001      	b.n	8000a3a <LoopFillZerobss>

08000a36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a38:	3204      	adds	r2, #4

08000a3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a3c:	d3fb      	bcc.n	8000a36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a3e:	f002 f8af 	bl	8002ba0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a42:	f7ff fe53 	bl	80006ec <main>

08000a46 <LoopForever>:

LoopForever:
    b LoopForever
 8000a46:	e7fe      	b.n	8000a46 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a48:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000a4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a50:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8000a54:	08002c48 	.word	0x08002c48
  ldr r2, =_sbss
 8000a58:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 8000a5c:	200000e4 	.word	0x200000e4

08000a60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a60:	e7fe      	b.n	8000a60 <ADC1_2_IRQHandler>
	...

08000a64 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a68:	4b08      	ldr	r3, [pc, #32]	@ (8000a8c <HAL_Init+0x28>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a07      	ldr	r2, [pc, #28]	@ (8000a8c <HAL_Init+0x28>)
 8000a6e:	f043 0310 	orr.w	r3, r3, #16
 8000a72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a74:	2003      	movs	r0, #3
 8000a76:	f000 f90d 	bl	8000c94 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a7a:	2000      	movs	r0, #0
 8000a7c:	f000 f808 	bl	8000a90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a80:	f7ff ff1c 	bl	80008bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40022000 	.word	0x40022000

08000a90 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a98:	4b12      	ldr	r3, [pc, #72]	@ (8000ae4 <HAL_InitTick+0x54>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ae8 <HAL_InitTick+0x58>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f917 	bl	8000ce2 <HAL_SYSTICK_Config>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aba:	2301      	movs	r3, #1
 8000abc:	e00e      	b.n	8000adc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2b0f      	cmp	r3, #15
 8000ac2:	d80a      	bhi.n	8000ada <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	6879      	ldr	r1, [r7, #4]
 8000ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8000acc:	f000 f8ed 	bl	8000caa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ad0:	4a06      	ldr	r2, [pc, #24]	@ (8000aec <HAL_InitTick+0x5c>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	e000      	b.n	8000adc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ada:	2301      	movs	r3, #1
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3708      	adds	r7, #8
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	20000030 	.word	0x20000030
 8000ae8:	20000038 	.word	0x20000038
 8000aec:	20000034 	.word	0x20000034

08000af0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af4:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <HAL_IncTick+0x20>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	461a      	mov	r2, r3
 8000afa:	4b06      	ldr	r3, [pc, #24]	@ (8000b14 <HAL_IncTick+0x24>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4413      	add	r3, r2
 8000b00:	4a04      	ldr	r2, [pc, #16]	@ (8000b14 <HAL_IncTick+0x24>)
 8000b02:	6013      	str	r3, [r2, #0]
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	20000038 	.word	0x20000038
 8000b14:	200000e0 	.word	0x200000e0

08000b18 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b1c:	4b03      	ldr	r3, [pc, #12]	@ (8000b2c <HAL_GetTick+0x14>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	200000e0 	.word	0x200000e0

08000b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b40:	4b0c      	ldr	r3, [pc, #48]	@ (8000b74 <__NVIC_SetPriorityGrouping+0x44>)
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b46:	68ba      	ldr	r2, [r7, #8]
 8000b48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b62:	4a04      	ldr	r2, [pc, #16]	@ (8000b74 <__NVIC_SetPriorityGrouping+0x44>)
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	60d3      	str	r3, [r2, #12]
}
 8000b68:	bf00      	nop
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	e000ed00 	.word	0xe000ed00

08000b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b7c:	4b04      	ldr	r3, [pc, #16]	@ (8000b90 <__NVIC_GetPriorityGrouping+0x18>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	0a1b      	lsrs	r3, r3, #8
 8000b82:	f003 0307 	and.w	r3, r3, #7
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	6039      	str	r1, [r7, #0]
 8000b9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	db0a      	blt.n	8000bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	b2da      	uxtb	r2, r3
 8000bac:	490c      	ldr	r1, [pc, #48]	@ (8000be0 <__NVIC_SetPriority+0x4c>)
 8000bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb2:	0112      	lsls	r2, r2, #4
 8000bb4:	b2d2      	uxtb	r2, r2
 8000bb6:	440b      	add	r3, r1
 8000bb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bbc:	e00a      	b.n	8000bd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	4908      	ldr	r1, [pc, #32]	@ (8000be4 <__NVIC_SetPriority+0x50>)
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	f003 030f 	and.w	r3, r3, #15
 8000bca:	3b04      	subs	r3, #4
 8000bcc:	0112      	lsls	r2, r2, #4
 8000bce:	b2d2      	uxtb	r2, r2
 8000bd0:	440b      	add	r3, r1
 8000bd2:	761a      	strb	r2, [r3, #24]
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	e000e100 	.word	0xe000e100
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b089      	sub	sp, #36	@ 0x24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	f003 0307 	and.w	r3, r3, #7
 8000bfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	f1c3 0307 	rsb	r3, r3, #7
 8000c02:	2b04      	cmp	r3, #4
 8000c04:	bf28      	it	cs
 8000c06:	2304      	movcs	r3, #4
 8000c08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c0a:	69fb      	ldr	r3, [r7, #28]
 8000c0c:	3304      	adds	r3, #4
 8000c0e:	2b06      	cmp	r3, #6
 8000c10:	d902      	bls.n	8000c18 <NVIC_EncodePriority+0x30>
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	3b03      	subs	r3, #3
 8000c16:	e000      	b.n	8000c1a <NVIC_EncodePriority+0x32>
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c20:	69bb      	ldr	r3, [r7, #24]
 8000c22:	fa02 f303 	lsl.w	r3, r2, r3
 8000c26:	43da      	mvns	r2, r3
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c30:	f04f 31ff 	mov.w	r1, #4294967295
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3a:	43d9      	mvns	r1, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c40:	4313      	orrs	r3, r2
         );
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3724      	adds	r7, #36	@ 0x24
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
	...

08000c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	3b01      	subs	r3, #1
 8000c5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c60:	d301      	bcc.n	8000c66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c62:	2301      	movs	r3, #1
 8000c64:	e00f      	b.n	8000c86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c66:	4a0a      	ldr	r2, [pc, #40]	@ (8000c90 <SysTick_Config+0x40>)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	3b01      	subs	r3, #1
 8000c6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c6e:	210f      	movs	r1, #15
 8000c70:	f04f 30ff 	mov.w	r0, #4294967295
 8000c74:	f7ff ff8e 	bl	8000b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c78:	4b05      	ldr	r3, [pc, #20]	@ (8000c90 <SysTick_Config+0x40>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c7e:	4b04      	ldr	r3, [pc, #16]	@ (8000c90 <SysTick_Config+0x40>)
 8000c80:	2207      	movs	r2, #7
 8000c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	e000e010 	.word	0xe000e010

08000c94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff ff47 	bl	8000b30 <__NVIC_SetPriorityGrouping>
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b086      	sub	sp, #24
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	60b9      	str	r1, [r7, #8]
 8000cb4:	607a      	str	r2, [r7, #4]
 8000cb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cbc:	f7ff ff5c 	bl	8000b78 <__NVIC_GetPriorityGrouping>
 8000cc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	68b9      	ldr	r1, [r7, #8]
 8000cc6:	6978      	ldr	r0, [r7, #20]
 8000cc8:	f7ff ff8e 	bl	8000be8 <NVIC_EncodePriority>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cd2:	4611      	mov	r1, r2
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff ff5d 	bl	8000b94 <__NVIC_SetPriority>
}
 8000cda:	bf00      	nop
 8000cdc:	3718      	adds	r7, #24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b082      	sub	sp, #8
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cea:	6878      	ldr	r0, [r7, #4]
 8000cec:	f7ff ffb0 	bl	8000c50 <SysTick_Config>
 8000cf0:	4603      	mov	r3, r0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
	...

08000cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b087      	sub	sp, #28
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d0a:	e14e      	b.n	8000faa <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	2101      	movs	r1, #1
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	fa01 f303 	lsl.w	r3, r1, r3
 8000d18:	4013      	ands	r3, r2
 8000d1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	f000 8140 	beq.w	8000fa4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f003 0303 	and.w	r3, r3, #3
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d005      	beq.n	8000d3c <HAL_GPIO_Init+0x40>
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	f003 0303 	and.w	r3, r3, #3
 8000d38:	2b02      	cmp	r3, #2
 8000d3a:	d130      	bne.n	8000d9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	2203      	movs	r2, #3
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	4013      	ands	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	68da      	ldr	r2, [r3, #12]
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	005b      	lsls	r3, r3, #1
 8000d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	4313      	orrs	r3, r2
 8000d64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d72:	2201      	movs	r2, #1
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7a:	43db      	mvns	r3, r3
 8000d7c:	693a      	ldr	r2, [r7, #16]
 8000d7e:	4013      	ands	r3, r2
 8000d80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	091b      	lsrs	r3, r3, #4
 8000d88:	f003 0201 	and.w	r2, r3, #1
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f003 0303 	and.w	r3, r3, #3
 8000da6:	2b03      	cmp	r3, #3
 8000da8:	d017      	beq.n	8000dda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	2203      	movs	r2, #3
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	43db      	mvns	r3, r3
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	689a      	ldr	r2, [r3, #8]
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	f003 0303 	and.w	r3, r3, #3
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d123      	bne.n	8000e2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	08da      	lsrs	r2, r3, #3
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	3208      	adds	r2, #8
 8000dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000df2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	f003 0307 	and.w	r3, r3, #7
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	220f      	movs	r2, #15
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43db      	mvns	r3, r3
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	4013      	ands	r3, r2
 8000e08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	691a      	ldr	r2, [r3, #16]
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	f003 0307 	and.w	r3, r3, #7
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	08da      	lsrs	r2, r3, #3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	3208      	adds	r2, #8
 8000e28:	6939      	ldr	r1, [r7, #16]
 8000e2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	2203      	movs	r2, #3
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4013      	ands	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f003 0203 	and.w	r2, r3, #3
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	f000 809a 	beq.w	8000fa4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e70:	4b55      	ldr	r3, [pc, #340]	@ (8000fc8 <HAL_GPIO_Init+0x2cc>)
 8000e72:	699b      	ldr	r3, [r3, #24]
 8000e74:	4a54      	ldr	r2, [pc, #336]	@ (8000fc8 <HAL_GPIO_Init+0x2cc>)
 8000e76:	f043 0301 	orr.w	r3, r3, #1
 8000e7a:	6193      	str	r3, [r2, #24]
 8000e7c:	4b52      	ldr	r3, [pc, #328]	@ (8000fc8 <HAL_GPIO_Init+0x2cc>)
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e88:	4a50      	ldr	r2, [pc, #320]	@ (8000fcc <HAL_GPIO_Init+0x2d0>)
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	089b      	lsrs	r3, r3, #2
 8000e8e:	3302      	adds	r3, #2
 8000e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	f003 0303 	and.w	r3, r3, #3
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	220f      	movs	r2, #15
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000eb2:	d013      	beq.n	8000edc <HAL_GPIO_Init+0x1e0>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4a46      	ldr	r2, [pc, #280]	@ (8000fd0 <HAL_GPIO_Init+0x2d4>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d00d      	beq.n	8000ed8 <HAL_GPIO_Init+0x1dc>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	4a45      	ldr	r2, [pc, #276]	@ (8000fd4 <HAL_GPIO_Init+0x2d8>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d007      	beq.n	8000ed4 <HAL_GPIO_Init+0x1d8>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4a44      	ldr	r2, [pc, #272]	@ (8000fd8 <HAL_GPIO_Init+0x2dc>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d101      	bne.n	8000ed0 <HAL_GPIO_Init+0x1d4>
 8000ecc:	2303      	movs	r3, #3
 8000ece:	e006      	b.n	8000ede <HAL_GPIO_Init+0x1e2>
 8000ed0:	2305      	movs	r3, #5
 8000ed2:	e004      	b.n	8000ede <HAL_GPIO_Init+0x1e2>
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	e002      	b.n	8000ede <HAL_GPIO_Init+0x1e2>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e000      	b.n	8000ede <HAL_GPIO_Init+0x1e2>
 8000edc:	2300      	movs	r3, #0
 8000ede:	697a      	ldr	r2, [r7, #20]
 8000ee0:	f002 0203 	and.w	r2, r2, #3
 8000ee4:	0092      	lsls	r2, r2, #2
 8000ee6:	4093      	lsls	r3, r2
 8000ee8:	693a      	ldr	r2, [r7, #16]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000eee:	4937      	ldr	r1, [pc, #220]	@ (8000fcc <HAL_GPIO_Init+0x2d0>)
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	089b      	lsrs	r3, r3, #2
 8000ef4:	3302      	adds	r3, #2
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000efc:	4b37      	ldr	r3, [pc, #220]	@ (8000fdc <HAL_GPIO_Init+0x2e0>)
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	43db      	mvns	r3, r3
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d003      	beq.n	8000f20 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f20:	4a2e      	ldr	r2, [pc, #184]	@ (8000fdc <HAL_GPIO_Init+0x2e0>)
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f26:	4b2d      	ldr	r3, [pc, #180]	@ (8000fdc <HAL_GPIO_Init+0x2e0>)
 8000f28:	68db      	ldr	r3, [r3, #12]
 8000f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	4013      	ands	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d003      	beq.n	8000f4a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f4a:	4a24      	ldr	r2, [pc, #144]	@ (8000fdc <HAL_GPIO_Init+0x2e0>)
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f50:	4b22      	ldr	r3, [pc, #136]	@ (8000fdc <HAL_GPIO_Init+0x2e0>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f74:	4a19      	ldr	r2, [pc, #100]	@ (8000fdc <HAL_GPIO_Init+0x2e0>)
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f7a:	4b18      	ldr	r3, [pc, #96]	@ (8000fdc <HAL_GPIO_Init+0x2e0>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	43db      	mvns	r3, r3
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4013      	ands	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d003      	beq.n	8000f9e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f9e:	4a0f      	ldr	r2, [pc, #60]	@ (8000fdc <HAL_GPIO_Init+0x2e0>)
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f47f aea9 	bne.w	8000d0c <HAL_GPIO_Init+0x10>
  }
}
 8000fba:	bf00      	nop
 8000fbc:	bf00      	nop
 8000fbe:	371c      	adds	r7, #28
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	40010000 	.word	0x40010000
 8000fd0:	48000400 	.word	0x48000400
 8000fd4:	48000800 	.word	0x48000800
 8000fd8:	48000c00 	.word	0x48000c00
 8000fdc:	40010400 	.word	0x40010400

08000fe0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	807b      	strh	r3, [r7, #2]
 8000fec:	4613      	mov	r3, r2
 8000fee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ff0:	787b      	ldrb	r3, [r7, #1]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d003      	beq.n	8000ffe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ff6:	887a      	ldrh	r2, [r7, #2]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ffc:	e002      	b.n	8001004 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ffe:	887a      	ldrh	r2, [r7, #2]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001016:	af00      	add	r7, sp, #0
 8001018:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800101c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001020:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001022:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001026:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d102      	bne.n	8001036 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001030:	2301      	movs	r3, #1
 8001032:	f000 bff4 	b.w	800201e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001036:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800103a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	2b00      	cmp	r3, #0
 8001048:	f000 816d 	beq.w	8001326 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800104c:	4bb4      	ldr	r3, [pc, #720]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 030c 	and.w	r3, r3, #12
 8001054:	2b04      	cmp	r3, #4
 8001056:	d00c      	beq.n	8001072 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001058:	4bb1      	ldr	r3, [pc, #708]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 030c 	and.w	r3, r3, #12
 8001060:	2b08      	cmp	r3, #8
 8001062:	d157      	bne.n	8001114 <HAL_RCC_OscConfig+0x104>
 8001064:	4bae      	ldr	r3, [pc, #696]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800106c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001070:	d150      	bne.n	8001114 <HAL_RCC_OscConfig+0x104>
 8001072:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001076:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800107a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800107e:	fa93 f3a3 	rbit	r3, r3
 8001082:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001086:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800108a:	fab3 f383 	clz	r3, r3
 800108e:	b2db      	uxtb	r3, r3
 8001090:	2b3f      	cmp	r3, #63	@ 0x3f
 8001092:	d802      	bhi.n	800109a <HAL_RCC_OscConfig+0x8a>
 8001094:	4ba2      	ldr	r3, [pc, #648]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	e015      	b.n	80010c6 <HAL_RCC_OscConfig+0xb6>
 800109a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800109e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80010a6:	fa93 f3a3 	rbit	r3, r3
 80010aa:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80010ae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010b2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80010b6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80010ba:	fa93 f3a3 	rbit	r3, r3
 80010be:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80010c2:	4b97      	ldr	r3, [pc, #604]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 80010c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80010ca:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80010ce:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80010d2:	fa92 f2a2 	rbit	r2, r2
 80010d6:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80010da:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80010de:	fab2 f282 	clz	r2, r2
 80010e2:	b2d2      	uxtb	r2, r2
 80010e4:	f042 0220 	orr.w	r2, r2, #32
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	f002 021f 	and.w	r2, r2, #31
 80010ee:	2101      	movs	r1, #1
 80010f0:	fa01 f202 	lsl.w	r2, r1, r2
 80010f4:	4013      	ands	r3, r2
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	f000 8114 	beq.w	8001324 <HAL_RCC_OscConfig+0x314>
 80010fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001100:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	f040 810b 	bne.w	8001324 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	f000 bf85 	b.w	800201e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001114:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001118:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001124:	d106      	bne.n	8001134 <HAL_RCC_OscConfig+0x124>
 8001126:	4b7e      	ldr	r3, [pc, #504]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a7d      	ldr	r2, [pc, #500]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 800112c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001130:	6013      	str	r3, [r2, #0]
 8001132:	e036      	b.n	80011a2 <HAL_RCC_OscConfig+0x192>
 8001134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001138:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d10c      	bne.n	800115e <HAL_RCC_OscConfig+0x14e>
 8001144:	4b76      	ldr	r3, [pc, #472]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a75      	ldr	r2, [pc, #468]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 800114a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800114e:	6013      	str	r3, [r2, #0]
 8001150:	4b73      	ldr	r3, [pc, #460]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a72      	ldr	r2, [pc, #456]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800115a:	6013      	str	r3, [r2, #0]
 800115c:	e021      	b.n	80011a2 <HAL_RCC_OscConfig+0x192>
 800115e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001162:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800116e:	d10c      	bne.n	800118a <HAL_RCC_OscConfig+0x17a>
 8001170:	4b6b      	ldr	r3, [pc, #428]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a6a      	ldr	r2, [pc, #424]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001176:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800117a:	6013      	str	r3, [r2, #0]
 800117c:	4b68      	ldr	r3, [pc, #416]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a67      	ldr	r2, [pc, #412]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001182:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001186:	6013      	str	r3, [r2, #0]
 8001188:	e00b      	b.n	80011a2 <HAL_RCC_OscConfig+0x192>
 800118a:	4b65      	ldr	r3, [pc, #404]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a64      	ldr	r2, [pc, #400]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001190:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001194:	6013      	str	r3, [r2, #0]
 8001196:	4b62      	ldr	r3, [pc, #392]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a61      	ldr	r2, [pc, #388]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 800119c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011a0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011a2:	4b5f      	ldr	r3, [pc, #380]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 80011a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011a6:	f023 020f 	bic.w	r2, r3, #15
 80011aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	495a      	ldr	r1, [pc, #360]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 80011b8:	4313      	orrs	r3, r2
 80011ba:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d054      	beq.n	8001276 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011cc:	f7ff fca4 	bl	8000b18 <HAL_GetTick>
 80011d0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011d4:	e00a      	b.n	80011ec <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011d6:	f7ff fc9f 	bl	8000b18 <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	2b64      	cmp	r3, #100	@ 0x64
 80011e4:	d902      	bls.n	80011ec <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	f000 bf19 	b.w	800201e <HAL_RCC_OscConfig+0x100e>
 80011ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80011f0:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011f4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80011f8:	fa93 f3a3 	rbit	r3, r3
 80011fc:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001200:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001204:	fab3 f383 	clz	r3, r3
 8001208:	b2db      	uxtb	r3, r3
 800120a:	2b3f      	cmp	r3, #63	@ 0x3f
 800120c:	d802      	bhi.n	8001214 <HAL_RCC_OscConfig+0x204>
 800120e:	4b44      	ldr	r3, [pc, #272]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	e015      	b.n	8001240 <HAL_RCC_OscConfig+0x230>
 8001214:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001218:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800121c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001220:	fa93 f3a3 	rbit	r3, r3
 8001224:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001228:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800122c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001230:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001234:	fa93 f3a3 	rbit	r3, r3
 8001238:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 800123c:	4b38      	ldr	r3, [pc, #224]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 800123e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001240:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001244:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001248:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800124c:	fa92 f2a2 	rbit	r2, r2
 8001250:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001254:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001258:	fab2 f282 	clz	r2, r2
 800125c:	b2d2      	uxtb	r2, r2
 800125e:	f042 0220 	orr.w	r2, r2, #32
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	f002 021f 	and.w	r2, r2, #31
 8001268:	2101      	movs	r1, #1
 800126a:	fa01 f202 	lsl.w	r2, r1, r2
 800126e:	4013      	ands	r3, r2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d0b0      	beq.n	80011d6 <HAL_RCC_OscConfig+0x1c6>
 8001274:	e057      	b.n	8001326 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001276:	f7ff fc4f 	bl	8000b18 <HAL_GetTick>
 800127a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800127e:	e00a      	b.n	8001296 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001280:	f7ff fc4a 	bl	8000b18 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	2b64      	cmp	r3, #100	@ 0x64
 800128e:	d902      	bls.n	8001296 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	f000 bec4 	b.w	800201e <HAL_RCC_OscConfig+0x100e>
 8001296:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800129a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80012a2:	fa93 f3a3 	rbit	r3, r3
 80012a6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80012aa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ae:	fab3 f383 	clz	r3, r3
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80012b6:	d802      	bhi.n	80012be <HAL_RCC_OscConfig+0x2ae>
 80012b8:	4b19      	ldr	r3, [pc, #100]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	e015      	b.n	80012ea <HAL_RCC_OscConfig+0x2da>
 80012be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012c2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80012ca:	fa93 f3a3 	rbit	r3, r3
 80012ce:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80012d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012d6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80012da:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80012de:	fa93 f3a3 	rbit	r3, r3
 80012e2:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80012e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <HAL_RCC_OscConfig+0x310>)
 80012e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80012ee:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80012f2:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80012f6:	fa92 f2a2 	rbit	r2, r2
 80012fa:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80012fe:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001302:	fab2 f282 	clz	r2, r2
 8001306:	b2d2      	uxtb	r2, r2
 8001308:	f042 0220 	orr.w	r2, r2, #32
 800130c:	b2d2      	uxtb	r2, r2
 800130e:	f002 021f 	and.w	r2, r2, #31
 8001312:	2101      	movs	r1, #1
 8001314:	fa01 f202 	lsl.w	r2, r1, r2
 8001318:	4013      	ands	r3, r2
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1b0      	bne.n	8001280 <HAL_RCC_OscConfig+0x270>
 800131e:	e002      	b.n	8001326 <HAL_RCC_OscConfig+0x316>
 8001320:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001324:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001326:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800132a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	f000 816c 	beq.w	8001614 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800133c:	4bcc      	ldr	r3, [pc, #816]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f003 030c 	and.w	r3, r3, #12
 8001344:	2b00      	cmp	r3, #0
 8001346:	d00b      	beq.n	8001360 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001348:	4bc9      	ldr	r3, [pc, #804]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f003 030c 	and.w	r3, r3, #12
 8001350:	2b08      	cmp	r3, #8
 8001352:	d16d      	bne.n	8001430 <HAL_RCC_OscConfig+0x420>
 8001354:	4bc6      	ldr	r3, [pc, #792]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d167      	bne.n	8001430 <HAL_RCC_OscConfig+0x420>
 8001360:	2302      	movs	r3, #2
 8001362:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001366:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800136a:	fa93 f3a3 	rbit	r3, r3
 800136e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001372:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001376:	fab3 f383 	clz	r3, r3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2b3f      	cmp	r3, #63	@ 0x3f
 800137e:	d802      	bhi.n	8001386 <HAL_RCC_OscConfig+0x376>
 8001380:	4bbb      	ldr	r3, [pc, #748]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	e013      	b.n	80013ae <HAL_RCC_OscConfig+0x39e>
 8001386:	2302      	movs	r3, #2
 8001388:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800138c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001390:	fa93 f3a3 	rbit	r3, r3
 8001394:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001398:	2302      	movs	r3, #2
 800139a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800139e:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80013a2:	fa93 f3a3 	rbit	r3, r3
 80013a6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80013aa:	4bb1      	ldr	r3, [pc, #708]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 80013ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ae:	2202      	movs	r2, #2
 80013b0:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80013b4:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80013b8:	fa92 f2a2 	rbit	r2, r2
 80013bc:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80013c0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80013c4:	fab2 f282 	clz	r2, r2
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	f042 0220 	orr.w	r2, r2, #32
 80013ce:	b2d2      	uxtb	r2, r2
 80013d0:	f002 021f 	and.w	r2, r2, #31
 80013d4:	2101      	movs	r1, #1
 80013d6:	fa01 f202 	lsl.w	r2, r1, r2
 80013da:	4013      	ands	r3, r2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d00a      	beq.n	80013f6 <HAL_RCC_OscConfig+0x3e6>
 80013e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d002      	beq.n	80013f6 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	f000 be14 	b.w	800201e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f6:	4b9e      	ldr	r3, [pc, #632]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001402:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	21f8      	movs	r1, #248	@ 0xf8
 800140c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001410:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001414:	fa91 f1a1 	rbit	r1, r1
 8001418:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800141c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001420:	fab1 f181 	clz	r1, r1
 8001424:	b2c9      	uxtb	r1, r1
 8001426:	408b      	lsls	r3, r1
 8001428:	4991      	ldr	r1, [pc, #580]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 800142a:	4313      	orrs	r3, r2
 800142c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800142e:	e0f1      	b.n	8001614 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001434:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	691b      	ldr	r3, [r3, #16]
 800143c:	2b00      	cmp	r3, #0
 800143e:	f000 8083 	beq.w	8001548 <HAL_RCC_OscConfig+0x538>
 8001442:	2301      	movs	r3, #1
 8001444:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001448:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800144c:	fa93 f3a3 	rbit	r3, r3
 8001450:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001454:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001458:	fab3 f383 	clz	r3, r3
 800145c:	b2db      	uxtb	r3, r3
 800145e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001462:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	461a      	mov	r2, r3
 800146a:	2301      	movs	r3, #1
 800146c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146e:	f7ff fb53 	bl	8000b18 <HAL_GetTick>
 8001472:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001476:	e00a      	b.n	800148e <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001478:	f7ff fb4e 	bl	8000b18 <HAL_GetTick>
 800147c:	4602      	mov	r2, r0
 800147e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	2b02      	cmp	r3, #2
 8001486:	d902      	bls.n	800148e <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	f000 bdc8 	b.w	800201e <HAL_RCC_OscConfig+0x100e>
 800148e:	2302      	movs	r3, #2
 8001490:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001494:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001498:	fa93 f3a3 	rbit	r3, r3
 800149c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80014a0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a4:	fab3 f383 	clz	r3, r3
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80014ac:	d802      	bhi.n	80014b4 <HAL_RCC_OscConfig+0x4a4>
 80014ae:	4b70      	ldr	r3, [pc, #448]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	e013      	b.n	80014dc <HAL_RCC_OscConfig+0x4cc>
 80014b4:	2302      	movs	r3, #2
 80014b6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ba:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80014be:	fa93 f3a3 	rbit	r3, r3
 80014c2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80014c6:	2302      	movs	r3, #2
 80014c8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80014cc:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80014d0:	fa93 f3a3 	rbit	r3, r3
 80014d4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80014d8:	4b65      	ldr	r3, [pc, #404]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 80014da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014dc:	2202      	movs	r2, #2
 80014de:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80014e2:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80014e6:	fa92 f2a2 	rbit	r2, r2
 80014ea:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80014ee:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80014f2:	fab2 f282 	clz	r2, r2
 80014f6:	b2d2      	uxtb	r2, r2
 80014f8:	f042 0220 	orr.w	r2, r2, #32
 80014fc:	b2d2      	uxtb	r2, r2
 80014fe:	f002 021f 	and.w	r2, r2, #31
 8001502:	2101      	movs	r1, #1
 8001504:	fa01 f202 	lsl.w	r2, r1, r2
 8001508:	4013      	ands	r3, r2
 800150a:	2b00      	cmp	r3, #0
 800150c:	d0b4      	beq.n	8001478 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800150e:	4b58      	ldr	r3, [pc, #352]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800151a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	695b      	ldr	r3, [r3, #20]
 8001522:	21f8      	movs	r1, #248	@ 0xf8
 8001524:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001528:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800152c:	fa91 f1a1 	rbit	r1, r1
 8001530:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001534:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001538:	fab1 f181 	clz	r1, r1
 800153c:	b2c9      	uxtb	r1, r1
 800153e:	408b      	lsls	r3, r1
 8001540:	494b      	ldr	r1, [pc, #300]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 8001542:	4313      	orrs	r3, r2
 8001544:	600b      	str	r3, [r1, #0]
 8001546:	e065      	b.n	8001614 <HAL_RCC_OscConfig+0x604>
 8001548:	2301      	movs	r3, #1
 800154a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001552:	fa93 f3a3 	rbit	r3, r3
 8001556:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800155a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800155e:	fab3 f383 	clz	r3, r3
 8001562:	b2db      	uxtb	r3, r3
 8001564:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001568:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	461a      	mov	r2, r3
 8001570:	2300      	movs	r3, #0
 8001572:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001574:	f7ff fad0 	bl	8000b18 <HAL_GetTick>
 8001578:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800157c:	e00a      	b.n	8001594 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800157e:	f7ff facb 	bl	8000b18 <HAL_GetTick>
 8001582:	4602      	mov	r2, r0
 8001584:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d902      	bls.n	8001594 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	f000 bd45 	b.w	800201e <HAL_RCC_OscConfig+0x100e>
 8001594:	2302      	movs	r3, #2
 8001596:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800159a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800159e:	fa93 f3a3 	rbit	r3, r3
 80015a2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80015a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015aa:	fab3 f383 	clz	r3, r3
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80015b2:	d802      	bhi.n	80015ba <HAL_RCC_OscConfig+0x5aa>
 80015b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	e013      	b.n	80015e2 <HAL_RCC_OscConfig+0x5d2>
 80015ba:	2302      	movs	r3, #2
 80015bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015c4:	fa93 f3a3 	rbit	r3, r3
 80015c8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80015cc:	2302      	movs	r3, #2
 80015ce:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80015d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80015d6:	fa93 f3a3 	rbit	r3, r3
 80015da:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80015de:	4b24      	ldr	r3, [pc, #144]	@ (8001670 <HAL_RCC_OscConfig+0x660>)
 80015e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e2:	2202      	movs	r2, #2
 80015e4:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80015e8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80015ec:	fa92 f2a2 	rbit	r2, r2
 80015f0:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80015f4:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80015f8:	fab2 f282 	clz	r2, r2
 80015fc:	b2d2      	uxtb	r2, r2
 80015fe:	f042 0220 	orr.w	r2, r2, #32
 8001602:	b2d2      	uxtb	r2, r2
 8001604:	f002 021f 	and.w	r2, r2, #31
 8001608:	2101      	movs	r1, #1
 800160a:	fa01 f202 	lsl.w	r2, r1, r2
 800160e:	4013      	ands	r3, r2
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1b4      	bne.n	800157e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001614:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001618:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0308 	and.w	r3, r3, #8
 8001624:	2b00      	cmp	r3, #0
 8001626:	f000 8115 	beq.w	8001854 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800162a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800162e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	699b      	ldr	r3, [r3, #24]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d07e      	beq.n	8001738 <HAL_RCC_OscConfig+0x728>
 800163a:	2301      	movs	r3, #1
 800163c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001640:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001644:	fa93 f3a3 	rbit	r3, r3
 8001648:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800164c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001650:	fab3 f383 	clz	r3, r3
 8001654:	b2db      	uxtb	r3, r3
 8001656:	461a      	mov	r2, r3
 8001658:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <HAL_RCC_OscConfig+0x664>)
 800165a:	4413      	add	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	461a      	mov	r2, r3
 8001660:	2301      	movs	r3, #1
 8001662:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001664:	f7ff fa58 	bl	8000b18 <HAL_GetTick>
 8001668:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800166c:	e00f      	b.n	800168e <HAL_RCC_OscConfig+0x67e>
 800166e:	bf00      	nop
 8001670:	40021000 	.word	0x40021000
 8001674:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001678:	f7ff fa4e 	bl	8000b18 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d902      	bls.n	800168e <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8001688:	2303      	movs	r3, #3
 800168a:	f000 bcc8 	b.w	800201e <HAL_RCC_OscConfig+0x100e>
 800168e:	2302      	movs	r3, #2
 8001690:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001694:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001698:	fa93 f3a3 	rbit	r3, r3
 800169c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80016a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80016a8:	2202      	movs	r2, #2
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016b0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	fa93 f2a3 	rbit	r2, r3
 80016ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80016cc:	2202      	movs	r2, #2
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	fa93 f2a3 	rbit	r2, r3
 80016de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016e2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80016e6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016e8:	4bb0      	ldr	r3, [pc, #704]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 80016ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80016f4:	2102      	movs	r1, #2
 80016f6:	6019      	str	r1, [r3, #0]
 80016f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016fc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	fa93 f1a3 	rbit	r1, r3
 8001706:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800170a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800170e:	6019      	str	r1, [r3, #0]
  return result;
 8001710:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001714:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	fab3 f383 	clz	r3, r3
 800171e:	b2db      	uxtb	r3, r3
 8001720:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001724:	b2db      	uxtb	r3, r3
 8001726:	f003 031f 	and.w	r3, r3, #31
 800172a:	2101      	movs	r1, #1
 800172c:	fa01 f303 	lsl.w	r3, r1, r3
 8001730:	4013      	ands	r3, r2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d0a0      	beq.n	8001678 <HAL_RCC_OscConfig+0x668>
 8001736:	e08d      	b.n	8001854 <HAL_RCC_OscConfig+0x844>
 8001738:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800173c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001740:	2201      	movs	r2, #1
 8001742:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001744:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001748:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	fa93 f2a3 	rbit	r2, r3
 8001752:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001756:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800175a:	601a      	str	r2, [r3, #0]
  return result;
 800175c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001760:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001764:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001766:	fab3 f383 	clz	r3, r3
 800176a:	b2db      	uxtb	r3, r3
 800176c:	461a      	mov	r2, r3
 800176e:	4b90      	ldr	r3, [pc, #576]	@ (80019b0 <HAL_RCC_OscConfig+0x9a0>)
 8001770:	4413      	add	r3, r2
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	461a      	mov	r2, r3
 8001776:	2300      	movs	r3, #0
 8001778:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800177a:	f7ff f9cd 	bl	8000b18 <HAL_GetTick>
 800177e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001782:	e00a      	b.n	800179a <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001784:	f7ff f9c8 	bl	8000b18 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	2b02      	cmp	r3, #2
 8001792:	d902      	bls.n	800179a <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	f000 bc42 	b.w	800201e <HAL_RCC_OscConfig+0x100e>
 800179a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800179e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80017a2:	2202      	movs	r2, #2
 80017a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017aa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	fa93 f2a3 	rbit	r2, r3
 80017b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017b8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80017c6:	2202      	movs	r2, #2
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ce:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	fa93 f2a3 	rbit	r2, r3
 80017d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017dc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80017ea:	2202      	movs	r2, #2
 80017ec:	601a      	str	r2, [r3, #0]
 80017ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	fa93 f2a3 	rbit	r2, r3
 80017fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001800:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001804:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001806:	4b69      	ldr	r3, [pc, #420]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001808:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800180a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800180e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001812:	2102      	movs	r1, #2
 8001814:	6019      	str	r1, [r3, #0]
 8001816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800181a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	fa93 f1a3 	rbit	r1, r3
 8001824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001828:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800182c:	6019      	str	r1, [r3, #0]
  return result;
 800182e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001832:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	fab3 f383 	clz	r3, r3
 800183c:	b2db      	uxtb	r3, r3
 800183e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001842:	b2db      	uxtb	r3, r3
 8001844:	f003 031f 	and.w	r3, r3, #31
 8001848:	2101      	movs	r1, #1
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	4013      	ands	r3, r2
 8001850:	2b00      	cmp	r3, #0
 8001852:	d197      	bne.n	8001784 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001854:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001858:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	2b00      	cmp	r3, #0
 8001866:	f000 819e 	beq.w	8001ba6 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800186a:	2300      	movs	r3, #0
 800186c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001870:	4b4e      	ldr	r3, [pc, #312]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d116      	bne.n	80018aa <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800187c:	4b4b      	ldr	r3, [pc, #300]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 800187e:	69db      	ldr	r3, [r3, #28]
 8001880:	4a4a      	ldr	r2, [pc, #296]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001882:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001886:	61d3      	str	r3, [r2, #28]
 8001888:	4b48      	ldr	r3, [pc, #288]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 800188a:	69db      	ldr	r3, [r3, #28]
 800188c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001894:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800189e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80018a2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80018a4:	2301      	movs	r3, #1
 80018a6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018aa:	4b42      	ldr	r3, [pc, #264]	@ (80019b4 <HAL_RCC_OscConfig+0x9a4>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d11a      	bne.n	80018ec <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018b6:	4b3f      	ldr	r3, [pc, #252]	@ (80019b4 <HAL_RCC_OscConfig+0x9a4>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a3e      	ldr	r2, [pc, #248]	@ (80019b4 <HAL_RCC_OscConfig+0x9a4>)
 80018bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018c0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018c2:	f7ff f929 	bl	8000b18 <HAL_GetTick>
 80018c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ca:	e009      	b.n	80018e0 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018cc:	f7ff f924 	bl	8000b18 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b64      	cmp	r3, #100	@ 0x64
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e39e      	b.n	800201e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e0:	4b34      	ldr	r3, [pc, #208]	@ (80019b4 <HAL_RCC_OscConfig+0x9a4>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0ef      	beq.n	80018cc <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d106      	bne.n	800190a <HAL_RCC_OscConfig+0x8fa>
 80018fc:	4b2b      	ldr	r3, [pc, #172]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 80018fe:	6a1b      	ldr	r3, [r3, #32]
 8001900:	4a2a      	ldr	r2, [pc, #168]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001902:	f043 0301 	orr.w	r3, r3, #1
 8001906:	6213      	str	r3, [r2, #32]
 8001908:	e035      	b.n	8001976 <HAL_RCC_OscConfig+0x966>
 800190a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800190e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d10c      	bne.n	8001934 <HAL_RCC_OscConfig+0x924>
 800191a:	4b24      	ldr	r3, [pc, #144]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 800191c:	6a1b      	ldr	r3, [r3, #32]
 800191e:	4a23      	ldr	r2, [pc, #140]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001920:	f023 0301 	bic.w	r3, r3, #1
 8001924:	6213      	str	r3, [r2, #32]
 8001926:	4b21      	ldr	r3, [pc, #132]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001928:	6a1b      	ldr	r3, [r3, #32]
 800192a:	4a20      	ldr	r2, [pc, #128]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 800192c:	f023 0304 	bic.w	r3, r3, #4
 8001930:	6213      	str	r3, [r2, #32]
 8001932:	e020      	b.n	8001976 <HAL_RCC_OscConfig+0x966>
 8001934:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001938:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	2b05      	cmp	r3, #5
 8001942:	d10c      	bne.n	800195e <HAL_RCC_OscConfig+0x94e>
 8001944:	4b19      	ldr	r3, [pc, #100]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	4a18      	ldr	r2, [pc, #96]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 800194a:	f043 0304 	orr.w	r3, r3, #4
 800194e:	6213      	str	r3, [r2, #32]
 8001950:	4b16      	ldr	r3, [pc, #88]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	4a15      	ldr	r2, [pc, #84]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	6213      	str	r3, [r2, #32]
 800195c:	e00b      	b.n	8001976 <HAL_RCC_OscConfig+0x966>
 800195e:	4b13      	ldr	r3, [pc, #76]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	4a12      	ldr	r2, [pc, #72]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001964:	f023 0301 	bic.w	r3, r3, #1
 8001968:	6213      	str	r3, [r2, #32]
 800196a:	4b10      	ldr	r3, [pc, #64]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 800196c:	6a1b      	ldr	r3, [r3, #32]
 800196e:	4a0f      	ldr	r2, [pc, #60]	@ (80019ac <HAL_RCC_OscConfig+0x99c>)
 8001970:	f023 0304 	bic.w	r3, r3, #4
 8001974:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001976:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800197a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	2b00      	cmp	r3, #0
 8001984:	f000 8087 	beq.w	8001a96 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001988:	f7ff f8c6 	bl	8000b18 <HAL_GetTick>
 800198c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001990:	e012      	b.n	80019b8 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001992:	f7ff f8c1 	bl	8000b18 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d908      	bls.n	80019b8 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e339      	b.n	800201e <HAL_RCC_OscConfig+0x100e>
 80019aa:	bf00      	nop
 80019ac:	40021000 	.word	0x40021000
 80019b0:	10908120 	.word	0x10908120
 80019b4:	40007000 	.word	0x40007000
 80019b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019bc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80019c0:	2202      	movs	r2, #2
 80019c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019c8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	fa93 f2a3 	rbit	r2, r3
 80019d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019d6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019e0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80019e4:	2202      	movs	r2, #2
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ec:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	fa93 f2a3 	rbit	r2, r3
 80019f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019fa:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80019fe:	601a      	str	r2, [r3, #0]
  return result;
 8001a00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a04:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001a08:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a0a:	fab3 f383 	clz	r3, r3
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d102      	bne.n	8001a20 <HAL_RCC_OscConfig+0xa10>
 8001a1a:	4b98      	ldr	r3, [pc, #608]	@ (8001c7c <HAL_RCC_OscConfig+0xc6c>)
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
 8001a1e:	e013      	b.n	8001a48 <HAL_RCC_OscConfig+0xa38>
 8001a20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a24:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001a28:	2202      	movs	r2, #2
 8001a2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a30:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	fa93 f2a3 	rbit	r2, r3
 8001a3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a3e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	4b8d      	ldr	r3, [pc, #564]	@ (8001c7c <HAL_RCC_OscConfig+0xc6c>)
 8001a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a4c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001a50:	2102      	movs	r1, #2
 8001a52:	6011      	str	r1, [r2, #0]
 8001a54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a58:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001a5c:	6812      	ldr	r2, [r2, #0]
 8001a5e:	fa92 f1a2 	rbit	r1, r2
 8001a62:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a66:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001a6a:	6011      	str	r1, [r2, #0]
  return result;
 8001a6c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a70:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001a74:	6812      	ldr	r2, [r2, #0]
 8001a76:	fab2 f282 	clz	r2, r2
 8001a7a:	b2d2      	uxtb	r2, r2
 8001a7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a80:	b2d2      	uxtb	r2, r2
 8001a82:	f002 021f 	and.w	r2, r2, #31
 8001a86:	2101      	movs	r1, #1
 8001a88:	fa01 f202 	lsl.w	r2, r1, r2
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f43f af7f 	beq.w	8001992 <HAL_RCC_OscConfig+0x982>
 8001a94:	e07d      	b.n	8001b92 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a96:	f7ff f83f 	bl	8000b18 <HAL_GetTick>
 8001a9a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a9e:	e00b      	b.n	8001ab8 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aa0:	f7ff f83a 	bl	8000b18 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e2b2      	b.n	800201e <HAL_RCC_OscConfig+0x100e>
 8001ab8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001abc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ac8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	fa93 f2a3 	rbit	r2, r3
 8001ad2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ae0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001ae4:	2202      	movs	r2, #2
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aec:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	fa93 f2a3 	rbit	r2, r3
 8001af6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001afa:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001afe:	601a      	str	r2, [r3, #0]
  return result;
 8001b00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b04:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001b08:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b0a:	fab3 f383 	clz	r3, r3
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d102      	bne.n	8001b20 <HAL_RCC_OscConfig+0xb10>
 8001b1a:	4b58      	ldr	r3, [pc, #352]	@ (8001c7c <HAL_RCC_OscConfig+0xc6c>)
 8001b1c:	6a1b      	ldr	r3, [r3, #32]
 8001b1e:	e013      	b.n	8001b48 <HAL_RCC_OscConfig+0xb38>
 8001b20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b24:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001b28:	2202      	movs	r2, #2
 8001b2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b30:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	fa93 f2a3 	rbit	r2, r3
 8001b3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b3e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	4b4d      	ldr	r3, [pc, #308]	@ (8001c7c <HAL_RCC_OscConfig+0xc6c>)
 8001b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b4c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001b50:	2102      	movs	r1, #2
 8001b52:	6011      	str	r1, [r2, #0]
 8001b54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b58:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001b5c:	6812      	ldr	r2, [r2, #0]
 8001b5e:	fa92 f1a2 	rbit	r1, r2
 8001b62:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b66:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001b6a:	6011      	str	r1, [r2, #0]
  return result;
 8001b6c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b70:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001b74:	6812      	ldr	r2, [r2, #0]
 8001b76:	fab2 f282 	clz	r2, r2
 8001b7a:	b2d2      	uxtb	r2, r2
 8001b7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	f002 021f 	and.w	r2, r2, #31
 8001b86:	2101      	movs	r1, #1
 8001b88:	fa01 f202 	lsl.w	r2, r1, r2
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d186      	bne.n	8001aa0 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b92:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d105      	bne.n	8001ba6 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b9a:	4b38      	ldr	r3, [pc, #224]	@ (8001c7c <HAL_RCC_OscConfig+0xc6c>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	4a37      	ldr	r2, [pc, #220]	@ (8001c7c <HAL_RCC_OscConfig+0xc6c>)
 8001ba0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ba4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001baa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f000 8232 	beq.w	800201c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bb8:	4b30      	ldr	r3, [pc, #192]	@ (8001c7c <HAL_RCC_OscConfig+0xc6c>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 030c 	and.w	r3, r3, #12
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	f000 8201 	beq.w	8001fc8 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	f040 8157 	bne.w	8001e86 <HAL_RCC_OscConfig+0xe76>
 8001bd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bdc:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001be0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001be4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bea:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	fa93 f2a3 	rbit	r2, r3
 8001bf4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bf8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001bfc:	601a      	str	r2, [r3, #0]
  return result;
 8001bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c02:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001c06:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c08:	fab3 f383 	clz	r3, r3
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c12:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	461a      	mov	r2, r3
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1e:	f7fe ff7b 	bl	8000b18 <HAL_GetTick>
 8001c22:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c26:	e009      	b.n	8001c3c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c28:	f7fe ff76 	bl	8000b18 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e1f0      	b.n	800201e <HAL_RCC_OscConfig+0x100e>
 8001c3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c40:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001c44:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c4e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	fa93 f2a3 	rbit	r2, r3
 8001c58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c5c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001c60:	601a      	str	r2, [r3, #0]
  return result;
 8001c62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c66:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001c6a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c6c:	fab3 f383 	clz	r3, r3
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c74:	d804      	bhi.n	8001c80 <HAL_RCC_OscConfig+0xc70>
 8001c76:	4b01      	ldr	r3, [pc, #4]	@ (8001c7c <HAL_RCC_OscConfig+0xc6c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	e029      	b.n	8001cd0 <HAL_RCC_OscConfig+0xcc0>
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c84:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001c88:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c92:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	fa93 f2a3 	rbit	r2, r3
 8001c9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ca0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001caa:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001cae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cb8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	fa93 f2a3 	rbit	r2, r3
 8001cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cc6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	4bc3      	ldr	r3, [pc, #780]	@ (8001fdc <HAL_RCC_OscConfig+0xfcc>)
 8001cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001cd4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001cd8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001cdc:	6011      	str	r1, [r2, #0]
 8001cde:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ce2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	fa92 f1a2 	rbit	r1, r2
 8001cec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001cf0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001cf4:	6011      	str	r1, [r2, #0]
  return result;
 8001cf6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001cfa:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001cfe:	6812      	ldr	r2, [r2, #0]
 8001d00:	fab2 f282 	clz	r2, r2
 8001d04:	b2d2      	uxtb	r2, r2
 8001d06:	f042 0220 	orr.w	r2, r2, #32
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	f002 021f 	and.w	r2, r2, #31
 8001d10:	2101      	movs	r1, #1
 8001d12:	fa01 f202 	lsl.w	r2, r1, r2
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d185      	bne.n	8001c28 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d1c:	4baf      	ldr	r3, [pc, #700]	@ (8001fdc <HAL_RCC_OscConfig+0xfcc>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d28:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001d30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d34:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	6a1b      	ldr	r3, [r3, #32]
 8001d3c:	430b      	orrs	r3, r1
 8001d3e:	49a7      	ldr	r1, [pc, #668]	@ (8001fdc <HAL_RCC_OscConfig+0xfcc>)
 8001d40:	4313      	orrs	r3, r2
 8001d42:	604b      	str	r3, [r1, #4]
 8001d44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d48:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001d4c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001d50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d56:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	fa93 f2a3 	rbit	r2, r3
 8001d60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d64:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001d68:	601a      	str	r2, [r3, #0]
  return result;
 8001d6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d6e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001d72:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d74:	fab3 f383 	clz	r3, r3
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001d7e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	461a      	mov	r2, r3
 8001d86:	2301      	movs	r3, #1
 8001d88:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8a:	f7fe fec5 	bl	8000b18 <HAL_GetTick>
 8001d8e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d92:	e009      	b.n	8001da8 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d94:	f7fe fec0 	bl	8000b18 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e13a      	b.n	800201e <HAL_RCC_OscConfig+0x100e>
 8001da8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dac:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001db0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001db4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dba:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	fa93 f2a3 	rbit	r2, r3
 8001dc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dc8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001dcc:	601a      	str	r2, [r3, #0]
  return result;
 8001dce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dd2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001dd6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dd8:	fab3 f383 	clz	r3, r3
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b3f      	cmp	r3, #63	@ 0x3f
 8001de0:	d802      	bhi.n	8001de8 <HAL_RCC_OscConfig+0xdd8>
 8001de2:	4b7e      	ldr	r3, [pc, #504]	@ (8001fdc <HAL_RCC_OscConfig+0xfcc>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	e027      	b.n	8001e38 <HAL_RCC_OscConfig+0xe28>
 8001de8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dec:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001df0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001df4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dfa:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	fa93 f2a3 	rbit	r2, r3
 8001e04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e08:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e12:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001e16:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e20:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	fa93 f2a3 	rbit	r2, r3
 8001e2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e2e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	4b69      	ldr	r3, [pc, #420]	@ (8001fdc <HAL_RCC_OscConfig+0xfcc>)
 8001e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e38:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001e3c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001e40:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001e44:	6011      	str	r1, [r2, #0]
 8001e46:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001e4a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001e4e:	6812      	ldr	r2, [r2, #0]
 8001e50:	fa92 f1a2 	rbit	r1, r2
 8001e54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001e58:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001e5c:	6011      	str	r1, [r2, #0]
  return result;
 8001e5e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001e62:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001e66:	6812      	ldr	r2, [r2, #0]
 8001e68:	fab2 f282 	clz	r2, r2
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	f042 0220 	orr.w	r2, r2, #32
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	f002 021f 	and.w	r2, r2, #31
 8001e78:	2101      	movs	r1, #1
 8001e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d087      	beq.n	8001d94 <HAL_RCC_OscConfig+0xd84>
 8001e84:	e0ca      	b.n	800201c <HAL_RCC_OscConfig+0x100c>
 8001e86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e8a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001e8e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001e92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e98:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	fa93 f2a3 	rbit	r2, r3
 8001ea2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001eaa:	601a      	str	r2, [r3, #0]
  return result;
 8001eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eb0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001eb4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb6:	fab3 f383 	clz	r3, r3
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001ec0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	2300      	movs	r3, #0
 8001eca:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ecc:	f7fe fe24 	bl	8000b18 <HAL_GetTick>
 8001ed0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed4:	e009      	b.n	8001eea <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ed6:	f7fe fe1f 	bl	8000b18 <HAL_GetTick>
 8001eda:	4602      	mov	r2, r0
 8001edc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e099      	b.n	800201e <HAL_RCC_OscConfig+0x100e>
 8001eea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eee:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001ef2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ef6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001efc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	fa93 f2a3 	rbit	r2, r3
 8001f06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f0a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001f0e:	601a      	str	r2, [r3, #0]
  return result;
 8001f10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f14:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001f18:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f1a:	fab3 f383 	clz	r3, r3
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f22:	d802      	bhi.n	8001f2a <HAL_RCC_OscConfig+0xf1a>
 8001f24:	4b2d      	ldr	r3, [pc, #180]	@ (8001fdc <HAL_RCC_OscConfig+0xfcc>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	e027      	b.n	8001f7a <HAL_RCC_OscConfig+0xf6a>
 8001f2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f2e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001f32:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f3c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	fa93 f2a3 	rbit	r2, r3
 8001f46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f4a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f54:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001f58:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f62:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	fa93 f2a3 	rbit	r2, r3
 8001f6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f70:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	4b19      	ldr	r3, [pc, #100]	@ (8001fdc <HAL_RCC_OscConfig+0xfcc>)
 8001f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f7e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001f82:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001f86:	6011      	str	r1, [r2, #0]
 8001f88:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f8c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001f90:	6812      	ldr	r2, [r2, #0]
 8001f92:	fa92 f1a2 	rbit	r1, r2
 8001f96:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f9a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001f9e:	6011      	str	r1, [r2, #0]
  return result;
 8001fa0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001fa4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001fa8:	6812      	ldr	r2, [r2, #0]
 8001faa:	fab2 f282 	clz	r2, r2
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	f042 0220 	orr.w	r2, r2, #32
 8001fb4:	b2d2      	uxtb	r2, r2
 8001fb6:	f002 021f 	and.w	r2, r2, #31
 8001fba:	2101      	movs	r1, #1
 8001fbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d187      	bne.n	8001ed6 <HAL_RCC_OscConfig+0xec6>
 8001fc6:	e029      	b.n	800201c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fcc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	69db      	ldr	r3, [r3, #28]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d103      	bne.n	8001fe0 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e020      	b.n	800201e <HAL_RCC_OscConfig+0x100e>
 8001fdc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fe0:	4b11      	ldr	r3, [pc, #68]	@ (8002028 <HAL_RCC_OscConfig+0x1018>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001fe8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001fec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ff0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ff4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	6a1b      	ldr	r3, [r3, #32]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d10b      	bne.n	8002018 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002000:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002004:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002008:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800200c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002014:	429a      	cmp	r2, r3
 8002016:	d001      	beq.n	800201c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e000      	b.n	800201e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40021000 	.word	0x40021000

0800202c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b09e      	sub	sp, #120	@ 0x78
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002036:	2300      	movs	r3, #0
 8002038:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d101      	bne.n	8002044 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e154      	b.n	80022ee <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002044:	4b89      	ldr	r3, [pc, #548]	@ (800226c <HAL_RCC_ClockConfig+0x240>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0307 	and.w	r3, r3, #7
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	d910      	bls.n	8002074 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002052:	4b86      	ldr	r3, [pc, #536]	@ (800226c <HAL_RCC_ClockConfig+0x240>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f023 0207 	bic.w	r2, r3, #7
 800205a:	4984      	ldr	r1, [pc, #528]	@ (800226c <HAL_RCC_ClockConfig+0x240>)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	4313      	orrs	r3, r2
 8002060:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002062:	4b82      	ldr	r3, [pc, #520]	@ (800226c <HAL_RCC_ClockConfig+0x240>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	429a      	cmp	r2, r3
 800206e:	d001      	beq.n	8002074 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e13c      	b.n	80022ee <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d008      	beq.n	8002092 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002080:	4b7b      	ldr	r3, [pc, #492]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	4978      	ldr	r1, [pc, #480]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 800208e:	4313      	orrs	r3, r2
 8002090:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	2b00      	cmp	r3, #0
 800209c:	f000 80cd 	beq.w	800223a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d137      	bne.n	8002118 <HAL_RCC_ClockConfig+0xec>
 80020a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020b0:	fa93 f3a3 	rbit	r3, r3
 80020b4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80020b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b8:	fab3 f383 	clz	r3, r3
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b3f      	cmp	r3, #63	@ 0x3f
 80020c0:	d802      	bhi.n	80020c8 <HAL_RCC_ClockConfig+0x9c>
 80020c2:	4b6b      	ldr	r3, [pc, #428]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	e00f      	b.n	80020e8 <HAL_RCC_ClockConfig+0xbc>
 80020c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020d0:	fa93 f3a3 	rbit	r3, r3
 80020d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80020d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020da:	663b      	str	r3, [r7, #96]	@ 0x60
 80020dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020de:	fa93 f3a3 	rbit	r3, r3
 80020e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80020e4:	4b62      	ldr	r3, [pc, #392]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 80020e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80020ec:	65ba      	str	r2, [r7, #88]	@ 0x58
 80020ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80020f0:	fa92 f2a2 	rbit	r2, r2
 80020f4:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80020f6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80020f8:	fab2 f282 	clz	r2, r2
 80020fc:	b2d2      	uxtb	r2, r2
 80020fe:	f042 0220 	orr.w	r2, r2, #32
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	f002 021f 	and.w	r2, r2, #31
 8002108:	2101      	movs	r1, #1
 800210a:	fa01 f202 	lsl.w	r2, r1, r2
 800210e:	4013      	ands	r3, r2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d171      	bne.n	80021f8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e0ea      	b.n	80022ee <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	2b02      	cmp	r3, #2
 800211e:	d137      	bne.n	8002190 <HAL_RCC_ClockConfig+0x164>
 8002120:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002124:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002126:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002128:	fa93 f3a3 	rbit	r3, r3
 800212c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800212e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002130:	fab3 f383 	clz	r3, r3
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b3f      	cmp	r3, #63	@ 0x3f
 8002138:	d802      	bhi.n	8002140 <HAL_RCC_ClockConfig+0x114>
 800213a:	4b4d      	ldr	r3, [pc, #308]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	e00f      	b.n	8002160 <HAL_RCC_ClockConfig+0x134>
 8002140:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002144:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002146:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002148:	fa93 f3a3 	rbit	r3, r3
 800214c:	647b      	str	r3, [r7, #68]	@ 0x44
 800214e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002152:	643b      	str	r3, [r7, #64]	@ 0x40
 8002154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002156:	fa93 f3a3 	rbit	r3, r3
 800215a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800215c:	4b44      	ldr	r3, [pc, #272]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 800215e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002160:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002164:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002166:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002168:	fa92 f2a2 	rbit	r2, r2
 800216c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800216e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002170:	fab2 f282 	clz	r2, r2
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	f042 0220 	orr.w	r2, r2, #32
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	f002 021f 	and.w	r2, r2, #31
 8002180:	2101      	movs	r1, #1
 8002182:	fa01 f202 	lsl.w	r2, r1, r2
 8002186:	4013      	ands	r3, r2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d135      	bne.n	80021f8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e0ae      	b.n	80022ee <HAL_RCC_ClockConfig+0x2c2>
 8002190:	2302      	movs	r3, #2
 8002192:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002196:	fa93 f3a3 	rbit	r3, r3
 800219a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800219c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219e:	fab3 f383 	clz	r3, r3
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80021a6:	d802      	bhi.n	80021ae <HAL_RCC_ClockConfig+0x182>
 80021a8:	4b31      	ldr	r3, [pc, #196]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	e00d      	b.n	80021ca <HAL_RCC_ClockConfig+0x19e>
 80021ae:	2302      	movs	r3, #2
 80021b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021b4:	fa93 f3a3 	rbit	r3, r3
 80021b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ba:	2302      	movs	r3, #2
 80021bc:	623b      	str	r3, [r7, #32]
 80021be:	6a3b      	ldr	r3, [r7, #32]
 80021c0:	fa93 f3a3 	rbit	r3, r3
 80021c4:	61fb      	str	r3, [r7, #28]
 80021c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 80021c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ca:	2202      	movs	r2, #2
 80021cc:	61ba      	str	r2, [r7, #24]
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	fa92 f2a2 	rbit	r2, r2
 80021d4:	617a      	str	r2, [r7, #20]
  return result;
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	fab2 f282 	clz	r2, r2
 80021dc:	b2d2      	uxtb	r2, r2
 80021de:	f042 0220 	orr.w	r2, r2, #32
 80021e2:	b2d2      	uxtb	r2, r2
 80021e4:	f002 021f 	and.w	r2, r2, #31
 80021e8:	2101      	movs	r1, #1
 80021ea:	fa01 f202 	lsl.w	r2, r1, r2
 80021ee:	4013      	ands	r3, r2
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d101      	bne.n	80021f8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e07a      	b.n	80022ee <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f023 0203 	bic.w	r2, r3, #3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	491a      	ldr	r1, [pc, #104]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 8002206:	4313      	orrs	r3, r2
 8002208:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800220a:	f7fe fc85 	bl	8000b18 <HAL_GetTick>
 800220e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002210:	e00a      	b.n	8002228 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002212:	f7fe fc81 	bl	8000b18 <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002220:	4293      	cmp	r3, r2
 8002222:	d901      	bls.n	8002228 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002224:	2303      	movs	r3, #3
 8002226:	e062      	b.n	80022ee <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002228:	4b11      	ldr	r3, [pc, #68]	@ (8002270 <HAL_RCC_ClockConfig+0x244>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 020c 	and.w	r2, r3, #12
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	429a      	cmp	r2, r3
 8002238:	d1eb      	bne.n	8002212 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800223a:	4b0c      	ldr	r3, [pc, #48]	@ (800226c <HAL_RCC_ClockConfig+0x240>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0307 	and.w	r3, r3, #7
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	429a      	cmp	r2, r3
 8002246:	d215      	bcs.n	8002274 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002248:	4b08      	ldr	r3, [pc, #32]	@ (800226c <HAL_RCC_ClockConfig+0x240>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f023 0207 	bic.w	r2, r3, #7
 8002250:	4906      	ldr	r1, [pc, #24]	@ (800226c <HAL_RCC_ClockConfig+0x240>)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	4313      	orrs	r3, r2
 8002256:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002258:	4b04      	ldr	r3, [pc, #16]	@ (800226c <HAL_RCC_ClockConfig+0x240>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0307 	and.w	r3, r3, #7
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	429a      	cmp	r2, r3
 8002264:	d006      	beq.n	8002274 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e041      	b.n	80022ee <HAL_RCC_ClockConfig+0x2c2>
 800226a:	bf00      	nop
 800226c:	40022000 	.word	0x40022000
 8002270:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	d008      	beq.n	8002292 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002280:	4b1d      	ldr	r3, [pc, #116]	@ (80022f8 <HAL_RCC_ClockConfig+0x2cc>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	491a      	ldr	r1, [pc, #104]	@ (80022f8 <HAL_RCC_ClockConfig+0x2cc>)
 800228e:	4313      	orrs	r3, r2
 8002290:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	2b00      	cmp	r3, #0
 800229c:	d009      	beq.n	80022b2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800229e:	4b16      	ldr	r3, [pc, #88]	@ (80022f8 <HAL_RCC_ClockConfig+0x2cc>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4912      	ldr	r1, [pc, #72]	@ (80022f8 <HAL_RCC_ClockConfig+0x2cc>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80022b2:	f000 f829 	bl	8002308 <HAL_RCC_GetSysClockFreq>
 80022b6:	4601      	mov	r1, r0
 80022b8:	4b0f      	ldr	r3, [pc, #60]	@ (80022f8 <HAL_RCC_ClockConfig+0x2cc>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022c0:	22f0      	movs	r2, #240	@ 0xf0
 80022c2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	fa92 f2a2 	rbit	r2, r2
 80022ca:	60fa      	str	r2, [r7, #12]
  return result;
 80022cc:	68fa      	ldr	r2, [r7, #12]
 80022ce:	fab2 f282 	clz	r2, r2
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	40d3      	lsrs	r3, r2
 80022d6:	4a09      	ldr	r2, [pc, #36]	@ (80022fc <HAL_RCC_ClockConfig+0x2d0>)
 80022d8:	5cd3      	ldrb	r3, [r2, r3]
 80022da:	fa21 f303 	lsr.w	r3, r1, r3
 80022de:	4a08      	ldr	r2, [pc, #32]	@ (8002300 <HAL_RCC_ClockConfig+0x2d4>)
 80022e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80022e2:	4b08      	ldr	r3, [pc, #32]	@ (8002304 <HAL_RCC_ClockConfig+0x2d8>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe fbd2 	bl	8000a90 <HAL_InitTick>
  
  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3778      	adds	r7, #120	@ 0x78
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40021000 	.word	0x40021000
 80022fc:	08002c08 	.word	0x08002c08
 8002300:	20000030 	.word	0x20000030
 8002304:	20000034 	.word	0x20000034

08002308 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002308:	b480      	push	{r7}
 800230a:	b087      	sub	sp, #28
 800230c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800230e:	2300      	movs	r3, #0
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	2300      	movs	r3, #0
 8002314:	60bb      	str	r3, [r7, #8]
 8002316:	2300      	movs	r3, #0
 8002318:	617b      	str	r3, [r7, #20]
 800231a:	2300      	movs	r3, #0
 800231c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002322:	4b1e      	ldr	r3, [pc, #120]	@ (800239c <HAL_RCC_GetSysClockFreq+0x94>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f003 030c 	and.w	r3, r3, #12
 800232e:	2b04      	cmp	r3, #4
 8002330:	d002      	beq.n	8002338 <HAL_RCC_GetSysClockFreq+0x30>
 8002332:	2b08      	cmp	r3, #8
 8002334:	d003      	beq.n	800233e <HAL_RCC_GetSysClockFreq+0x36>
 8002336:	e026      	b.n	8002386 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002338:	4b19      	ldr	r3, [pc, #100]	@ (80023a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800233a:	613b      	str	r3, [r7, #16]
      break;
 800233c:	e026      	b.n	800238c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	0c9b      	lsrs	r3, r3, #18
 8002342:	f003 030f 	and.w	r3, r3, #15
 8002346:	4a17      	ldr	r2, [pc, #92]	@ (80023a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002348:	5cd3      	ldrb	r3, [r2, r3]
 800234a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800234c:	4b13      	ldr	r3, [pc, #76]	@ (800239c <HAL_RCC_GetSysClockFreq+0x94>)
 800234e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002350:	f003 030f 	and.w	r3, r3, #15
 8002354:	4a14      	ldr	r2, [pc, #80]	@ (80023a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002356:	5cd3      	ldrb	r3, [r2, r3]
 8002358:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d008      	beq.n	8002376 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002364:	4a0e      	ldr	r2, [pc, #56]	@ (80023a0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	fbb2 f2f3 	udiv	r2, r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	fb02 f303 	mul.w	r3, r2, r3
 8002372:	617b      	str	r3, [r7, #20]
 8002374:	e004      	b.n	8002380 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a0c      	ldr	r2, [pc, #48]	@ (80023ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800237a:	fb02 f303 	mul.w	r3, r2, r3
 800237e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	613b      	str	r3, [r7, #16]
      break;
 8002384:	e002      	b.n	800238c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002386:	4b06      	ldr	r3, [pc, #24]	@ (80023a0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002388:	613b      	str	r3, [r7, #16]
      break;
 800238a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800238c:	693b      	ldr	r3, [r7, #16]
}
 800238e:	4618      	mov	r0, r3
 8002390:	371c      	adds	r7, #28
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	40021000 	.word	0x40021000
 80023a0:	007a1200 	.word	0x007a1200
 80023a4:	08002c20 	.word	0x08002c20
 80023a8:	08002c30 	.word	0x08002c30
 80023ac:	003d0900 	.word	0x003d0900

080023b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023b4:	4b03      	ldr	r3, [pc, #12]	@ (80023c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80023b6:	681b      	ldr	r3, [r3, #0]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	20000030 	.word	0x20000030

080023c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80023ce:	f7ff ffef 	bl	80023b0 <HAL_RCC_GetHCLKFreq>
 80023d2:	4601      	mov	r1, r0
 80023d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80023dc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80023e0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	fa92 f2a2 	rbit	r2, r2
 80023e8:	603a      	str	r2, [r7, #0]
  return result;
 80023ea:	683a      	ldr	r2, [r7, #0]
 80023ec:	fab2 f282 	clz	r2, r2
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	40d3      	lsrs	r3, r2
 80023f4:	4a04      	ldr	r2, [pc, #16]	@ (8002408 <HAL_RCC_GetPCLK1Freq+0x40>)
 80023f6:	5cd3      	ldrb	r3, [r2, r3]
 80023f8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80023fc:	4618      	mov	r0, r3
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	40021000 	.word	0x40021000
 8002408:	08002c18 	.word	0x08002c18

0800240c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002412:	f7ff ffcd 	bl	80023b0 <HAL_RCC_GetHCLKFreq>
 8002416:	4601      	mov	r1, r0
 8002418:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002420:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002424:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	fa92 f2a2 	rbit	r2, r2
 800242c:	603a      	str	r2, [r7, #0]
  return result;
 800242e:	683a      	ldr	r2, [r7, #0]
 8002430:	fab2 f282 	clz	r2, r2
 8002434:	b2d2      	uxtb	r2, r2
 8002436:	40d3      	lsrs	r3, r2
 8002438:	4a04      	ldr	r2, [pc, #16]	@ (800244c <HAL_RCC_GetPCLK2Freq+0x40>)
 800243a:	5cd3      	ldrb	r3, [r2, r3]
 800243c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002440:	4618      	mov	r0, r3
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40021000 	.word	0x40021000
 800244c:	08002c18 	.word	0x08002c18

08002450 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d101      	bne.n	8002462 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e040      	b.n	80024e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002466:	2b00      	cmp	r3, #0
 8002468:	d106      	bne.n	8002478 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7fe fa46 	bl	8000904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2224      	movs	r2, #36	@ 0x24
 800247c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 0201 	bic.w	r2, r2, #1
 800248c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002492:	2b00      	cmp	r3, #0
 8002494:	d002      	beq.n	800249c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f95e 	bl	8002758 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 f825 	bl	80024ec <UART_SetConfig>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d101      	bne.n	80024ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e01b      	b.n	80024e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	685a      	ldr	r2, [r3, #4]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80024ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80024ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0201 	orr.w	r2, r2, #1
 80024da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f000 f9dd 	bl	800289c <UART_CheckIdleState>
 80024e2:	4603      	mov	r3, r0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b088      	sub	sp, #32
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80024f4:	2300      	movs	r3, #0
 80024f6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	431a      	orrs	r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	431a      	orrs	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	4313      	orrs	r3, r2
 800250e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	4b8a      	ldr	r3, [pc, #552]	@ (8002740 <UART_SetConfig+0x254>)
 8002518:	4013      	ands	r3, r2
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	6979      	ldr	r1, [r7, #20]
 8002520:	430b      	orrs	r3, r1
 8002522:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68da      	ldr	r2, [r3, #12]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	4313      	orrs	r3, r2
 8002548:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	430a      	orrs	r2, r1
 800255c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a78      	ldr	r2, [pc, #480]	@ (8002744 <UART_SetConfig+0x258>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d120      	bne.n	80025aa <UART_SetConfig+0xbe>
 8002568:	4b77      	ldr	r3, [pc, #476]	@ (8002748 <UART_SetConfig+0x25c>)
 800256a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256c:	f003 0303 	and.w	r3, r3, #3
 8002570:	2b03      	cmp	r3, #3
 8002572:	d817      	bhi.n	80025a4 <UART_SetConfig+0xb8>
 8002574:	a201      	add	r2, pc, #4	@ (adr r2, 800257c <UART_SetConfig+0x90>)
 8002576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800257a:	bf00      	nop
 800257c:	0800258d 	.word	0x0800258d
 8002580:	08002599 	.word	0x08002599
 8002584:	0800259f 	.word	0x0800259f
 8002588:	08002593 	.word	0x08002593
 800258c:	2300      	movs	r3, #0
 800258e:	77fb      	strb	r3, [r7, #31]
 8002590:	e01d      	b.n	80025ce <UART_SetConfig+0xe2>
 8002592:	2302      	movs	r3, #2
 8002594:	77fb      	strb	r3, [r7, #31]
 8002596:	e01a      	b.n	80025ce <UART_SetConfig+0xe2>
 8002598:	2304      	movs	r3, #4
 800259a:	77fb      	strb	r3, [r7, #31]
 800259c:	e017      	b.n	80025ce <UART_SetConfig+0xe2>
 800259e:	2308      	movs	r3, #8
 80025a0:	77fb      	strb	r3, [r7, #31]
 80025a2:	e014      	b.n	80025ce <UART_SetConfig+0xe2>
 80025a4:	2310      	movs	r3, #16
 80025a6:	77fb      	strb	r3, [r7, #31]
 80025a8:	e011      	b.n	80025ce <UART_SetConfig+0xe2>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a67      	ldr	r2, [pc, #412]	@ (800274c <UART_SetConfig+0x260>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d102      	bne.n	80025ba <UART_SetConfig+0xce>
 80025b4:	2300      	movs	r3, #0
 80025b6:	77fb      	strb	r3, [r7, #31]
 80025b8:	e009      	b.n	80025ce <UART_SetConfig+0xe2>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a64      	ldr	r2, [pc, #400]	@ (8002750 <UART_SetConfig+0x264>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d102      	bne.n	80025ca <UART_SetConfig+0xde>
 80025c4:	2300      	movs	r3, #0
 80025c6:	77fb      	strb	r3, [r7, #31]
 80025c8:	e001      	b.n	80025ce <UART_SetConfig+0xe2>
 80025ca:	2310      	movs	r3, #16
 80025cc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025d6:	d15a      	bne.n	800268e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80025d8:	7ffb      	ldrb	r3, [r7, #31]
 80025da:	2b08      	cmp	r3, #8
 80025dc:	d827      	bhi.n	800262e <UART_SetConfig+0x142>
 80025de:	a201      	add	r2, pc, #4	@ (adr r2, 80025e4 <UART_SetConfig+0xf8>)
 80025e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025e4:	08002609 	.word	0x08002609
 80025e8:	08002611 	.word	0x08002611
 80025ec:	08002619 	.word	0x08002619
 80025f0:	0800262f 	.word	0x0800262f
 80025f4:	0800261f 	.word	0x0800261f
 80025f8:	0800262f 	.word	0x0800262f
 80025fc:	0800262f 	.word	0x0800262f
 8002600:	0800262f 	.word	0x0800262f
 8002604:	08002627 	.word	0x08002627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002608:	f7ff fede 	bl	80023c8 <HAL_RCC_GetPCLK1Freq>
 800260c:	61b8      	str	r0, [r7, #24]
        break;
 800260e:	e013      	b.n	8002638 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002610:	f7ff fefc 	bl	800240c <HAL_RCC_GetPCLK2Freq>
 8002614:	61b8      	str	r0, [r7, #24]
        break;
 8002616:	e00f      	b.n	8002638 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002618:	4b4e      	ldr	r3, [pc, #312]	@ (8002754 <UART_SetConfig+0x268>)
 800261a:	61bb      	str	r3, [r7, #24]
        break;
 800261c:	e00c      	b.n	8002638 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800261e:	f7ff fe73 	bl	8002308 <HAL_RCC_GetSysClockFreq>
 8002622:	61b8      	str	r0, [r7, #24]
        break;
 8002624:	e008      	b.n	8002638 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800262a:	61bb      	str	r3, [r7, #24]
        break;
 800262c:	e004      	b.n	8002638 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800262e:	2300      	movs	r3, #0
 8002630:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	77bb      	strb	r3, [r7, #30]
        break;
 8002636:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d074      	beq.n	8002728 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	005a      	lsls	r2, r3, #1
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	085b      	lsrs	r3, r3, #1
 8002648:	441a      	add	r2, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002652:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	2b0f      	cmp	r3, #15
 8002658:	d916      	bls.n	8002688 <UART_SetConfig+0x19c>
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002660:	d212      	bcs.n	8002688 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	b29b      	uxth	r3, r3
 8002666:	f023 030f 	bic.w	r3, r3, #15
 800266a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	085b      	lsrs	r3, r3, #1
 8002670:	b29b      	uxth	r3, r3
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	b29a      	uxth	r2, r3
 8002678:	89fb      	ldrh	r3, [r7, #14]
 800267a:	4313      	orrs	r3, r2
 800267c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	89fa      	ldrh	r2, [r7, #14]
 8002684:	60da      	str	r2, [r3, #12]
 8002686:	e04f      	b.n	8002728 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	77bb      	strb	r3, [r7, #30]
 800268c:	e04c      	b.n	8002728 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800268e:	7ffb      	ldrb	r3, [r7, #31]
 8002690:	2b08      	cmp	r3, #8
 8002692:	d828      	bhi.n	80026e6 <UART_SetConfig+0x1fa>
 8002694:	a201      	add	r2, pc, #4	@ (adr r2, 800269c <UART_SetConfig+0x1b0>)
 8002696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800269a:	bf00      	nop
 800269c:	080026c1 	.word	0x080026c1
 80026a0:	080026c9 	.word	0x080026c9
 80026a4:	080026d1 	.word	0x080026d1
 80026a8:	080026e7 	.word	0x080026e7
 80026ac:	080026d7 	.word	0x080026d7
 80026b0:	080026e7 	.word	0x080026e7
 80026b4:	080026e7 	.word	0x080026e7
 80026b8:	080026e7 	.word	0x080026e7
 80026bc:	080026df 	.word	0x080026df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026c0:	f7ff fe82 	bl	80023c8 <HAL_RCC_GetPCLK1Freq>
 80026c4:	61b8      	str	r0, [r7, #24]
        break;
 80026c6:	e013      	b.n	80026f0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026c8:	f7ff fea0 	bl	800240c <HAL_RCC_GetPCLK2Freq>
 80026cc:	61b8      	str	r0, [r7, #24]
        break;
 80026ce:	e00f      	b.n	80026f0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026d0:	4b20      	ldr	r3, [pc, #128]	@ (8002754 <UART_SetConfig+0x268>)
 80026d2:	61bb      	str	r3, [r7, #24]
        break;
 80026d4:	e00c      	b.n	80026f0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026d6:	f7ff fe17 	bl	8002308 <HAL_RCC_GetSysClockFreq>
 80026da:	61b8      	str	r0, [r7, #24]
        break;
 80026dc:	e008      	b.n	80026f0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026e2:	61bb      	str	r3, [r7, #24]
        break;
 80026e4:	e004      	b.n	80026f0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	77bb      	strb	r3, [r7, #30]
        break;
 80026ee:	bf00      	nop
    }

    if (pclk != 0U)
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d018      	beq.n	8002728 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	085a      	lsrs	r2, r3, #1
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	441a      	add	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	fbb2 f3f3 	udiv	r3, r2, r3
 8002708:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	2b0f      	cmp	r3, #15
 800270e:	d909      	bls.n	8002724 <UART_SetConfig+0x238>
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002716:	d205      	bcs.n	8002724 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	b29a      	uxth	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	60da      	str	r2, [r3, #12]
 8002722:	e001      	b.n	8002728 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002734:	7fbb      	ldrb	r3, [r7, #30]
}
 8002736:	4618      	mov	r0, r3
 8002738:	3720      	adds	r7, #32
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	efff69f3 	.word	0xefff69f3
 8002744:	40013800 	.word	0x40013800
 8002748:	40021000 	.word	0x40021000
 800274c:	40004400 	.word	0x40004400
 8002750:	40004800 	.word	0x40004800
 8002754:	007a1200 	.word	0x007a1200

08002758 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002764:	f003 0308 	and.w	r3, r3, #8
 8002768:	2b00      	cmp	r3, #0
 800276a:	d00a      	beq.n	8002782 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d00a      	beq.n	80027a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	430a      	orrs	r2, r1
 80027a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00a      	beq.n	80027c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	430a      	orrs	r2, r1
 80027c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ca:	f003 0304 	and.w	r3, r3, #4
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00a      	beq.n	80027e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	430a      	orrs	r2, r1
 80027e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ec:	f003 0310 	and.w	r3, r3, #16
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00a      	beq.n	800280a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	430a      	orrs	r2, r1
 8002808:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280e:	f003 0320 	and.w	r3, r3, #32
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00a      	beq.n	800282c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	430a      	orrs	r2, r1
 800282a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002834:	2b00      	cmp	r3, #0
 8002836:	d01a      	beq.n	800286e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002856:	d10a      	bne.n	800286e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00a      	beq.n	8002890 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	430a      	orrs	r2, r1
 800288e:	605a      	str	r2, [r3, #4]
  }
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b098      	sub	sp, #96	@ 0x60
 80028a0:	af02      	add	r7, sp, #8
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80028ac:	f7fe f934 	bl	8000b18 <HAL_GetTick>
 80028b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0308 	and.w	r3, r3, #8
 80028bc:	2b08      	cmp	r3, #8
 80028be:	d12e      	bne.n	800291e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028c8:	2200      	movs	r2, #0
 80028ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 f88c 	bl	80029ec <UART_WaitOnFlagUntilTimeout>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d021      	beq.n	800291e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e2:	e853 3f00 	ldrex	r3, [r3]
 80028e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80028e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	461a      	mov	r2, r3
 80028f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80028fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80028fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002900:	e841 2300 	strex	r3, r2, [r1]
 8002904:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1e6      	bne.n	80028da <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2220      	movs	r2, #32
 8002910:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e062      	b.n	80029e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	2b04      	cmp	r3, #4
 800292a:	d149      	bne.n	80029c0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800292c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002934:	2200      	movs	r2, #0
 8002936:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 f856 	bl	80029ec <UART_WaitOnFlagUntilTimeout>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d03c      	beq.n	80029c0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800294c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294e:	e853 3f00 	ldrex	r3, [r3]
 8002952:	623b      	str	r3, [r7, #32]
   return(result);
 8002954:	6a3b      	ldr	r3, [r7, #32]
 8002956:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800295a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	461a      	mov	r2, r3
 8002962:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002964:	633b      	str	r3, [r7, #48]	@ 0x30
 8002966:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002968:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800296a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800296c:	e841 2300 	strex	r3, r2, [r1]
 8002970:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002974:	2b00      	cmp	r3, #0
 8002976:	d1e6      	bne.n	8002946 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	3308      	adds	r3, #8
 800297e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	e853 3f00 	ldrex	r3, [r3]
 8002986:	60fb      	str	r3, [r7, #12]
   return(result);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f023 0301 	bic.w	r3, r3, #1
 800298e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	3308      	adds	r3, #8
 8002996:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002998:	61fa      	str	r2, [r7, #28]
 800299a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800299c:	69b9      	ldr	r1, [r7, #24]
 800299e:	69fa      	ldr	r2, [r7, #28]
 80029a0:	e841 2300 	strex	r3, r2, [r1]
 80029a4:	617b      	str	r3, [r7, #20]
   return(result);
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d1e5      	bne.n	8002978 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2220      	movs	r2, #32
 80029b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e011      	b.n	80029e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2220      	movs	r2, #32
 80029c4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2220      	movs	r2, #32
 80029ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3758      	adds	r7, #88	@ 0x58
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	603b      	str	r3, [r7, #0]
 80029f8:	4613      	mov	r3, r2
 80029fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029fc:	e04f      	b.n	8002a9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a04:	d04b      	beq.n	8002a9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a06:	f7fe f887 	bl	8000b18 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d302      	bcc.n	8002a1c <UART_WaitOnFlagUntilTimeout+0x30>
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e04e      	b.n	8002abe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0304 	and.w	r3, r3, #4
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d037      	beq.n	8002a9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b80      	cmp	r3, #128	@ 0x80
 8002a32:	d034      	beq.n	8002a9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	2b40      	cmp	r3, #64	@ 0x40
 8002a38:	d031      	beq.n	8002a9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	f003 0308 	and.w	r3, r3, #8
 8002a44:	2b08      	cmp	r3, #8
 8002a46:	d110      	bne.n	8002a6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2208      	movs	r2, #8
 8002a4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f000 f838 	bl	8002ac6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2208      	movs	r2, #8
 8002a5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e029      	b.n	8002abe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a78:	d111      	bne.n	8002a9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002a82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 f81e 	bl	8002ac6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e00f      	b.n	8002abe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	69da      	ldr	r2, [r3, #28]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	bf0c      	ite	eq
 8002aae:	2301      	moveq	r3, #1
 8002ab0:	2300      	movne	r3, #0
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d0a0      	beq.n	80029fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b095      	sub	sp, #84	@ 0x54
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ad6:	e853 3f00 	ldrex	r3, [r3]
 8002ada:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ade:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002aec:	643b      	str	r3, [r7, #64]	@ 0x40
 8002aee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002af2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002af4:	e841 2300 	strex	r3, r2, [r1]
 8002af8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1e6      	bne.n	8002ace <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	3308      	adds	r3, #8
 8002b06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	e853 3f00 	ldrex	r3, [r3]
 8002b0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	f023 0301 	bic.w	r3, r3, #1
 8002b16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	3308      	adds	r3, #8
 8002b1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b28:	e841 2300 	strex	r3, r2, [r1]
 8002b2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1e5      	bne.n	8002b00 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d118      	bne.n	8002b6e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	e853 3f00 	ldrex	r3, [r3]
 8002b48:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	f023 0310 	bic.w	r3, r3, #16
 8002b50:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	461a      	mov	r2, r3
 8002b58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b5a:	61bb      	str	r3, [r7, #24]
 8002b5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b5e:	6979      	ldr	r1, [r7, #20]
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	e841 2300 	strex	r3, r2, [r1]
 8002b66:	613b      	str	r3, [r7, #16]
   return(result);
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1e6      	bne.n	8002b3c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2220      	movs	r2, #32
 8002b72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002b82:	bf00      	nop
 8002b84:	3754      	adds	r7, #84	@ 0x54
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <memset>:
 8002b8e:	4402      	add	r2, r0
 8002b90:	4603      	mov	r3, r0
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d100      	bne.n	8002b98 <memset+0xa>
 8002b96:	4770      	bx	lr
 8002b98:	f803 1b01 	strb.w	r1, [r3], #1
 8002b9c:	e7f9      	b.n	8002b92 <memset+0x4>
	...

08002ba0 <__libc_init_array>:
 8002ba0:	b570      	push	{r4, r5, r6, lr}
 8002ba2:	4d0d      	ldr	r5, [pc, #52]	@ (8002bd8 <__libc_init_array+0x38>)
 8002ba4:	4c0d      	ldr	r4, [pc, #52]	@ (8002bdc <__libc_init_array+0x3c>)
 8002ba6:	1b64      	subs	r4, r4, r5
 8002ba8:	10a4      	asrs	r4, r4, #2
 8002baa:	2600      	movs	r6, #0
 8002bac:	42a6      	cmp	r6, r4
 8002bae:	d109      	bne.n	8002bc4 <__libc_init_array+0x24>
 8002bb0:	4d0b      	ldr	r5, [pc, #44]	@ (8002be0 <__libc_init_array+0x40>)
 8002bb2:	4c0c      	ldr	r4, [pc, #48]	@ (8002be4 <__libc_init_array+0x44>)
 8002bb4:	f000 f818 	bl	8002be8 <_init>
 8002bb8:	1b64      	subs	r4, r4, r5
 8002bba:	10a4      	asrs	r4, r4, #2
 8002bbc:	2600      	movs	r6, #0
 8002bbe:	42a6      	cmp	r6, r4
 8002bc0:	d105      	bne.n	8002bce <__libc_init_array+0x2e>
 8002bc2:	bd70      	pop	{r4, r5, r6, pc}
 8002bc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bc8:	4798      	blx	r3
 8002bca:	3601      	adds	r6, #1
 8002bcc:	e7ee      	b.n	8002bac <__libc_init_array+0xc>
 8002bce:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bd2:	4798      	blx	r3
 8002bd4:	3601      	adds	r6, #1
 8002bd6:	e7f2      	b.n	8002bbe <__libc_init_array+0x1e>
 8002bd8:	08002c40 	.word	0x08002c40
 8002bdc:	08002c40 	.word	0x08002c40
 8002be0:	08002c40 	.word	0x08002c40
 8002be4:	08002c44 	.word	0x08002c44

08002be8 <_init>:
 8002be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bea:	bf00      	nop
 8002bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bee:	bc08      	pop	{r3}
 8002bf0:	469e      	mov	lr, r3
 8002bf2:	4770      	bx	lr

08002bf4 <_fini>:
 8002bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bf6:	bf00      	nop
 8002bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bfa:	bc08      	pop	{r3}
 8002bfc:	469e      	mov	lr, r3
 8002bfe:	4770      	bx	lr
