TimeQuest Timing Analyzer report for DEUSEM
Thu May 10 23:14:15 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Clock2x'
 13. Slow 1200mV 85C Model Setup: 'Clock1x'
 14. Slow 1200mV 85C Model Hold: 'Clock1x'
 15. Slow 1200mV 85C Model Hold: 'Clock2x'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock2x'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock1x'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'Clock2x'
 28. Slow 1200mV 0C Model Setup: 'Clock1x'
 29. Slow 1200mV 0C Model Hold: 'Clock1x'
 30. Slow 1200mV 0C Model Hold: 'Clock2x'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock2x'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock1x'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'Clock2x'
 42. Fast 1200mV 0C Model Setup: 'Clock1x'
 43. Fast 1200mV 0C Model Hold: 'Clock1x'
 44. Fast 1200mV 0C Model Hold: 'Clock2x'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock2x'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock1x'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Slow Corner Signal Integrity Metrics
 56. Fast Corner Signal Integrity Metrics
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DEUSEM                                                            ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock1x    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock1x } ;
; Clock2x    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock2x } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 357.02 MHz ; 250.0 MHz       ; Clock2x    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 630.91 MHz ; 250.0 MHz       ; Clock1x    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; Clock2x ; -1.801 ; -20.387          ;
; Clock1x ; -0.585 ; -1.707           ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; Clock1x ; 0.559 ; 0.000            ;
; Clock2x ; 0.713 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; Clock2x ; -3.000 ; -31.262                        ;
; Clock1x ; -3.000 ; -7.000                         ;
+---------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock2x'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                   ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -1.801 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.114     ; 2.616      ;
; -0.576 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.242      ; 1.826      ;
; -0.568 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.242      ; 1.818      ;
; -0.542 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.242      ; 1.792      ;
; -0.308 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.242      ; 1.558      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock1x'                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.585 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.062     ; 1.518      ;
; -0.580 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 1.000        ; -0.062     ; 1.513      ;
; -0.574 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.062     ; 1.507      ;
; -0.505 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 1.000        ; -0.062     ; 1.438      ;
; -0.469 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 1.000        ; -0.062     ; 1.402      ;
; -0.457 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.062     ; 1.390      ;
; -0.073 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clock1x      ; Clock1x     ; 1.000        ; -0.062     ; 1.006      ;
; -0.070 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.062     ; 1.003      ;
; -0.064 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 1.000        ; -0.062     ; 0.997      ;
; -0.044 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 1.000        ; -0.062     ; 0.977      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock1x'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.559 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.062      ; 0.778      ;
; 0.561 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 0.000        ; 0.062      ; 0.780      ;
; 0.563 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 0.000        ; 0.062      ; 0.782      ;
; 0.595 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clock1x      ; Clock1x     ; 0.000        ; 0.062      ; 0.814      ;
; 0.835 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 0.000        ; 0.062      ; 1.054      ;
; 0.850 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.062      ; 1.069      ;
; 0.862 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 0.000        ; 0.062      ; 1.081      ;
; 0.864 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 0.000        ; 0.062      ; 1.083      ;
; 0.945 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.062      ; 1.164      ;
; 0.974 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.062      ; 1.193      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock2x'                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.713 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.408      ; 1.348      ;
; 0.964 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.408      ; 1.599      ;
; 0.976 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.408      ; 1.611      ;
; 0.977 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.408      ; 1.612      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                   ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
; 2.306 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.514      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock2x'                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock2x ; Rise       ; Clock2x                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                          ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~input|o                                                                                               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; sadsaf|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~inputclkctrl|inclk[0]                                                                                 ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~inputclkctrl|outclk                                                                                   ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                         ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                          ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                          ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                          ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                          ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                          ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                          ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~input|i                                                                                               ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~inputclkctrl|inclk[0]                                                                                 ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~inputclkctrl|outclk                                                                                   ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; sadsaf|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~input|o                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock1x'                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock1x ; Rise       ; Clock1x                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~input|o                                                                                       ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~inputclkctrl|inclk[0]                                                                         ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~inputclkctrl|outclk                                                                           ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~input|i                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~input|i                                                                                       ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~inputclkctrl|inclk[0]                                                                         ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~inputclkctrl|outclk                                                                           ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~input|o                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; IR_input[*]   ; Clock2x    ; 7.200 ; 7.268 ; Rise       ; Clock2x         ;
;  IR_input[0]  ; Clock2x    ; 5.938 ; 5.895 ; Rise       ; Clock2x         ;
;  IR_input[1]  ; Clock2x    ; 5.883 ; 5.821 ; Rise       ; Clock2x         ;
;  IR_input[2]  ; Clock2x    ; 6.144 ; 6.095 ; Rise       ; Clock2x         ;
;  IR_input[3]  ; Clock2x    ; 5.935 ; 5.892 ; Rise       ; Clock2x         ;
;  IR_input[4]  ; Clock2x    ; 5.902 ; 5.844 ; Rise       ; Clock2x         ;
;  IR_input[5]  ; Clock2x    ; 6.159 ; 6.116 ; Rise       ; Clock2x         ;
;  IR_input[6]  ; Clock2x    ; 7.200 ; 7.268 ; Rise       ; Clock2x         ;
;  IR_input[7]  ; Clock2x    ; 5.724 ; 5.698 ; Rise       ; Clock2x         ;
;  IR_input[8]  ; Clock2x    ; 5.932 ; 5.890 ; Rise       ; Clock2x         ;
;  IR_input[9]  ; Clock2x    ; 5.953 ; 5.912 ; Rise       ; Clock2x         ;
;  IR_input[10] ; Clock2x    ; 5.844 ; 5.783 ; Rise       ; Clock2x         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; IR_input[*]   ; Clock2x    ; 5.616 ; 5.589 ; Rise       ; Clock2x         ;
;  IR_input[0]  ; Clock2x    ; 5.821 ; 5.777 ; Rise       ; Clock2x         ;
;  IR_input[1]  ; Clock2x    ; 5.769 ; 5.706 ; Rise       ; Clock2x         ;
;  IR_input[2]  ; Clock2x    ; 6.019 ; 5.969 ; Rise       ; Clock2x         ;
;  IR_input[3]  ; Clock2x    ; 5.818 ; 5.774 ; Rise       ; Clock2x         ;
;  IR_input[4]  ; Clock2x    ; 5.786 ; 5.729 ; Rise       ; Clock2x         ;
;  IR_input[5]  ; Clock2x    ; 6.034 ; 5.990 ; Rise       ; Clock2x         ;
;  IR_input[6]  ; Clock2x    ; 7.084 ; 7.151 ; Rise       ; Clock2x         ;
;  IR_input[7]  ; Clock2x    ; 5.616 ; 5.589 ; Rise       ; Clock2x         ;
;  IR_input[8]  ; Clock2x    ; 5.816 ; 5.772 ; Rise       ; Clock2x         ;
;  IR_input[9]  ; Clock2x    ; 5.836 ; 5.794 ; Rise       ; Clock2x         ;
;  IR_input[10] ; Clock2x    ; 5.731 ; 5.670 ; Rise       ; Clock2x         ;
+---------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 396.35 MHz ; 250.0 MHz       ; Clock2x    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 709.22 MHz ; 250.0 MHz       ; Clock1x    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; Clock2x ; -1.523 ; -17.197         ;
; Clock1x ; -0.410 ; -1.123          ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; Clock1x ; 0.502 ; 0.000           ;
; Clock2x ; 0.651 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; Clock2x ; -3.000 ; -31.262                       ;
; Clock1x ; -3.000 ; -7.000                        ;
+---------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock2x'                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                   ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -1.523 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.108     ; 2.353      ;
; -0.444 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.213      ; 1.657      ;
; -0.437 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.213      ; 1.650      ;
; -0.418 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.213      ; 1.631      ;
; -0.209 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.213      ; 1.422      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock1x'                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.410 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.055     ; 1.350      ;
; -0.403 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 1.000        ; -0.055     ; 1.343      ;
; -0.385 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.055     ; 1.325      ;
; -0.341 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 1.000        ; -0.055     ; 1.281      ;
; -0.310 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 1.000        ; -0.055     ; 1.250      ;
; -0.299 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.055     ; 1.239      ;
; 0.047  ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clock1x      ; Clock1x     ; 1.000        ; -0.055     ; 0.893      ;
; 0.050  ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.055     ; 0.890      ;
; 0.056  ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 1.000        ; -0.055     ; 0.884      ;
; 0.065  ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 1.000        ; -0.055     ; 0.875      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock1x'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.502 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.055      ; 0.701      ;
; 0.504 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 0.000        ; 0.055      ; 0.703      ;
; 0.507 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 0.000        ; 0.055      ; 0.706      ;
; 0.533 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clock1x      ; Clock1x     ; 0.000        ; 0.055      ; 0.732      ;
; 0.749 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 0.000        ; 0.055      ; 0.948      ;
; 0.756 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.055      ; 0.955      ;
; 0.766 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 0.000        ; 0.055      ; 0.965      ;
; 0.773 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 0.000        ; 0.055      ; 0.972      ;
; 0.838 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.055      ; 1.037      ;
; 0.862 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.055      ; 1.061      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock2x'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.651 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.366      ; 1.226      ;
; 0.886 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.366      ; 1.461      ;
; 0.888 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.366      ; 1.463      ;
; 0.888 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.366      ; 1.463      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                   ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
; 2.069 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.049      ; 2.260      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock2x'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock2x ; Rise       ; Clock2x                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                         ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                          ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~input|o                                                                                               ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; sadsaf|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~inputclkctrl|inclk[0]                                                                                 ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~inputclkctrl|outclk                                                                                   ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                         ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                          ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~input|i                                                                                               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~inputclkctrl|inclk[0]                                                                                 ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~inputclkctrl|outclk                                                                                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; sadsaf|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~input|o                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock1x'                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock1x ; Rise       ; Clock1x                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~input|o                                                                                       ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~inputclkctrl|inclk[0]                                                                         ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~inputclkctrl|outclk                                                                           ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~input|i                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~input|i                                                                                       ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~inputclkctrl|inclk[0]                                                                         ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~inputclkctrl|outclk                                                                           ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~input|o                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; IR_input[*]   ; Clock2x    ; 6.882 ; 6.926 ; Rise       ; Clock2x         ;
;  IR_input[0]  ; Clock2x    ; 5.615 ; 5.551 ; Rise       ; Clock2x         ;
;  IR_input[1]  ; Clock2x    ; 5.571 ; 5.478 ; Rise       ; Clock2x         ;
;  IR_input[2]  ; Clock2x    ; 5.811 ; 5.735 ; Rise       ; Clock2x         ;
;  IR_input[3]  ; Clock2x    ; 5.617 ; 5.553 ; Rise       ; Clock2x         ;
;  IR_input[4]  ; Clock2x    ; 5.591 ; 5.499 ; Rise       ; Clock2x         ;
;  IR_input[5]  ; Clock2x    ; 5.826 ; 5.740 ; Rise       ; Clock2x         ;
;  IR_input[6]  ; Clock2x    ; 6.882 ; 6.926 ; Rise       ; Clock2x         ;
;  IR_input[7]  ; Clock2x    ; 5.421 ; 5.369 ; Rise       ; Clock2x         ;
;  IR_input[8]  ; Clock2x    ; 5.615 ; 5.552 ; Rise       ; Clock2x         ;
;  IR_input[9]  ; Clock2x    ; 5.638 ; 5.573 ; Rise       ; Clock2x         ;
;  IR_input[10] ; Clock2x    ; 5.529 ; 5.444 ; Rise       ; Clock2x         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; IR_input[*]   ; Clock2x    ; 5.319 ; 5.266 ; Rise       ; Clock2x         ;
;  IR_input[0]  ; Clock2x    ; 5.504 ; 5.441 ; Rise       ; Clock2x         ;
;  IR_input[1]  ; Clock2x    ; 5.462 ; 5.371 ; Rise       ; Clock2x         ;
;  IR_input[2]  ; Clock2x    ; 5.693 ; 5.617 ; Rise       ; Clock2x         ;
;  IR_input[3]  ; Clock2x    ; 5.505 ; 5.443 ; Rise       ; Clock2x         ;
;  IR_input[4]  ; Clock2x    ; 5.481 ; 5.391 ; Rise       ; Clock2x         ;
;  IR_input[5]  ; Clock2x    ; 5.707 ; 5.623 ; Rise       ; Clock2x         ;
;  IR_input[6]  ; Clock2x    ; 6.771 ; 6.817 ; Rise       ; Clock2x         ;
;  IR_input[7]  ; Clock2x    ; 5.319 ; 5.266 ; Rise       ; Clock2x         ;
;  IR_input[8]  ; Clock2x    ; 5.504 ; 5.442 ; Rise       ; Clock2x         ;
;  IR_input[9]  ; Clock2x    ; 5.527 ; 5.462 ; Rise       ; Clock2x         ;
;  IR_input[10] ; Clock2x    ; 5.421 ; 5.337 ; Rise       ; Clock2x         ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; Clock2x ; -0.351 ; -3.861          ;
; Clock1x ; 0.115  ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; Clock1x ; 0.299 ; 0.000           ;
; Clock2x ; 0.386 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; Clock2x ; -3.000 ; -17.549                       ;
; Clock1x ; -3.000 ; -7.228                        ;
+---------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock2x'                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                   ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; -0.351 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                    ; Clock2x      ; Clock2x     ; 1.000        ; -0.074     ; 1.232      ;
; 0.105  ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.135      ; 1.019      ;
; 0.111  ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.135      ; 1.013      ;
; 0.129  ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.135      ; 0.995      ;
; 0.259  ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 1.000        ; 0.135      ; 0.865      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock1x'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.115 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.036     ; 0.836      ;
; 0.119 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 1.000        ; -0.036     ; 0.832      ;
; 0.125 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.036     ; 0.826      ;
; 0.163 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 1.000        ; -0.036     ; 0.788      ;
; 0.193 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 1.000        ; -0.036     ; 0.758      ;
; 0.200 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.036     ; 0.751      ;
; 0.399 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clock1x      ; Clock1x     ; 1.000        ; -0.036     ; 0.552      ;
; 0.404 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 1.000        ; -0.036     ; 0.547      ;
; 0.404 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 1.000        ; -0.036     ; 0.547      ;
; 0.412 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 1.000        ; -0.036     ; 0.539      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock1x'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 0.000        ; 0.036      ; 0.421      ;
; 0.318 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clock1x      ; Clock1x     ; 0.000        ; 0.036      ; 0.438      ;
; 0.449 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 0.000        ; 0.036      ; 0.569      ;
; 0.459 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.036      ; 0.579      ;
; 0.465 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clock1x      ; Clock1x     ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clock1x      ; Clock1x     ; 0.000        ; 0.036      ; 0.588      ;
; 0.512 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.036      ; 0.632      ;
; 0.531 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clock1x      ; Clock1x     ; 0.000        ; 0.036      ; 0.651      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock2x'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.242      ; 0.772      ;
; 0.514 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.242      ; 0.900      ;
; 0.525 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.242      ; 0.911      ;
; 0.525 ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; Clock1x      ; Clock2x     ; 0.000        ; 0.242      ; 0.911      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                   ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
; 1.022 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                    ; Clock2x      ; Clock2x     ; 0.000        ; 0.039      ; 1.151      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock2x'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock2x ; Rise       ; Clock2x                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                         ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                          ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~input|o                                                                                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; sadsaf|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~inputclkctrl|inclk[0]                                                                                 ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~inputclkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock2x ; Rise       ; Clock2x~input|i                                                                                               ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[10]                         ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[4]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[5]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[6]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[7]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[8]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[9]                          ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; Clock2x ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~inputclkctrl|inclk[0]                                                                                 ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~inputclkctrl|outclk                                                                                   ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; sadsaf|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; Clock2x ; Rise       ; Clock2x~input|o                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock1x'                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clock1x ; Rise       ; Clock1x                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~input|o                                                                                       ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~inputclkctrl|inclk[0]                                                                         ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~inputclkctrl|outclk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~input|i                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock1x ; Rise       ; Clock1x~input|i                                                                                       ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; Clock1x ; Rise       ; CU:inst8|lpm_counter7:SC|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~inputclkctrl|inclk[0]                                                                         ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~inputclkctrl|outclk                                                                           ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; inst8|SC|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; Clock1x ; Rise       ; Clock1x~input|o                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; IR_input[*]   ; Clock2x    ; 4.453 ; 4.594 ; Rise       ; Clock2x         ;
;  IR_input[0]  ; Clock2x    ; 3.529 ; 3.585 ; Rise       ; Clock2x         ;
;  IR_input[1]  ; Clock2x    ; 3.492 ; 3.536 ; Rise       ; Clock2x         ;
;  IR_input[2]  ; Clock2x    ; 3.648 ; 3.705 ; Rise       ; Clock2x         ;
;  IR_input[3]  ; Clock2x    ; 3.535 ; 3.584 ; Rise       ; Clock2x         ;
;  IR_input[4]  ; Clock2x    ; 3.502 ; 3.549 ; Rise       ; Clock2x         ;
;  IR_input[5]  ; Clock2x    ; 3.659 ; 3.710 ; Rise       ; Clock2x         ;
;  IR_input[6]  ; Clock2x    ; 4.453 ; 4.594 ; Rise       ; Clock2x         ;
;  IR_input[7]  ; Clock2x    ; 3.425 ; 3.464 ; Rise       ; Clock2x         ;
;  IR_input[8]  ; Clock2x    ; 3.530 ; 3.581 ; Rise       ; Clock2x         ;
;  IR_input[9]  ; Clock2x    ; 3.546 ; 3.600 ; Rise       ; Clock2x         ;
;  IR_input[10] ; Clock2x    ; 3.463 ; 3.496 ; Rise       ; Clock2x         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; IR_input[*]   ; Clock2x    ; 3.354 ; 3.391 ; Rise       ; Clock2x         ;
;  IR_input[0]  ; Clock2x    ; 3.453 ; 3.506 ; Rise       ; Clock2x         ;
;  IR_input[1]  ; Clock2x    ; 3.418 ; 3.459 ; Rise       ; Clock2x         ;
;  IR_input[2]  ; Clock2x    ; 3.567 ; 3.622 ; Rise       ; Clock2x         ;
;  IR_input[3]  ; Clock2x    ; 3.458 ; 3.505 ; Rise       ; Clock2x         ;
;  IR_input[4]  ; Clock2x    ; 3.427 ; 3.472 ; Rise       ; Clock2x         ;
;  IR_input[5]  ; Clock2x    ; 3.578 ; 3.627 ; Rise       ; Clock2x         ;
;  IR_input[6]  ; Clock2x    ; 4.377 ; 4.516 ; Rise       ; Clock2x         ;
;  IR_input[7]  ; Clock2x    ; 3.354 ; 3.391 ; Rise       ; Clock2x         ;
;  IR_input[8]  ; Clock2x    ; 3.454 ; 3.503 ; Rise       ; Clock2x         ;
;  IR_input[9]  ; Clock2x    ; 3.470 ; 3.521 ; Rise       ; Clock2x         ;
;  IR_input[10] ; Clock2x    ; 3.389 ; 3.421 ; Rise       ; Clock2x         ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.801  ; 0.299 ; N/A      ; N/A     ; -3.000              ;
;  Clock1x         ; -0.585  ; 0.299 ; N/A      ; N/A     ; -3.000              ;
;  Clock2x         ; -1.801  ; 0.386 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -22.094 ; 0.0   ; 0.0      ; 0.0     ; -38.262             ;
;  Clock1x         ; -1.707  ; 0.000 ; N/A      ; N/A     ; -7.228              ;
;  Clock2x         ; -20.387 ; 0.000 ; N/A      ; N/A     ; -31.262             ;
+------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; IR_input[*]   ; Clock2x    ; 7.200 ; 7.268 ; Rise       ; Clock2x         ;
;  IR_input[0]  ; Clock2x    ; 5.938 ; 5.895 ; Rise       ; Clock2x         ;
;  IR_input[1]  ; Clock2x    ; 5.883 ; 5.821 ; Rise       ; Clock2x         ;
;  IR_input[2]  ; Clock2x    ; 6.144 ; 6.095 ; Rise       ; Clock2x         ;
;  IR_input[3]  ; Clock2x    ; 5.935 ; 5.892 ; Rise       ; Clock2x         ;
;  IR_input[4]  ; Clock2x    ; 5.902 ; 5.844 ; Rise       ; Clock2x         ;
;  IR_input[5]  ; Clock2x    ; 6.159 ; 6.116 ; Rise       ; Clock2x         ;
;  IR_input[6]  ; Clock2x    ; 7.200 ; 7.268 ; Rise       ; Clock2x         ;
;  IR_input[7]  ; Clock2x    ; 5.724 ; 5.698 ; Rise       ; Clock2x         ;
;  IR_input[8]  ; Clock2x    ; 5.932 ; 5.890 ; Rise       ; Clock2x         ;
;  IR_input[9]  ; Clock2x    ; 5.953 ; 5.912 ; Rise       ; Clock2x         ;
;  IR_input[10] ; Clock2x    ; 5.844 ; 5.783 ; Rise       ; Clock2x         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; IR_input[*]   ; Clock2x    ; 3.354 ; 3.391 ; Rise       ; Clock2x         ;
;  IR_input[0]  ; Clock2x    ; 3.453 ; 3.506 ; Rise       ; Clock2x         ;
;  IR_input[1]  ; Clock2x    ; 3.418 ; 3.459 ; Rise       ; Clock2x         ;
;  IR_input[2]  ; Clock2x    ; 3.567 ; 3.622 ; Rise       ; Clock2x         ;
;  IR_input[3]  ; Clock2x    ; 3.458 ; 3.505 ; Rise       ; Clock2x         ;
;  IR_input[4]  ; Clock2x    ; 3.427 ; 3.472 ; Rise       ; Clock2x         ;
;  IR_input[5]  ; Clock2x    ; 3.578 ; 3.627 ; Rise       ; Clock2x         ;
;  IR_input[6]  ; Clock2x    ; 4.377 ; 4.516 ; Rise       ; Clock2x         ;
;  IR_input[7]  ; Clock2x    ; 3.354 ; 3.391 ; Rise       ; Clock2x         ;
;  IR_input[8]  ; Clock2x    ; 3.454 ; 3.503 ; Rise       ; Clock2x         ;
;  IR_input[9]  ; Clock2x    ; 3.470 ; 3.521 ; Rise       ; Clock2x         ;
;  IR_input[10] ; Clock2x    ; 3.389 ; 3.421 ; Rise       ; Clock2x         ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_input[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DataIn[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIn[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIn[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIn[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock2x                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock1x                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; IR_input[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DataOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DataOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; IR_input[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_input[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock1x    ; Clock1x  ; 10       ; 0        ; 0        ; 0        ;
; Clock1x    ; Clock2x  ; 4        ; 0        ; 0        ; 0        ;
; Clock2x    ; Clock2x  ; 11       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock1x    ; Clock1x  ; 10       ; 0        ; 0        ; 0        ;
; Clock1x    ; Clock2x  ; 4        ; 0        ; 0        ; 0        ;
; Clock2x    ; Clock2x  ; 11       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 10 23:14:13 2018
Info: Command: quartus_sta DEUSEM -c DEUSEM
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DEUSEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock2x Clock2x
    Info (332105): create_clock -period 1.000 -name Clock1x Clock1x
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.801
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.801       -20.387 Clock2x 
    Info (332119):    -0.585        -1.707 Clock1x 
Info (332146): Worst-case hold slack is 0.559
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.559         0.000 Clock1x 
    Info (332119):     0.713         0.000 Clock2x 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -31.262 Clock2x 
    Info (332119):    -3.000        -7.000 Clock1x 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.523       -17.197 Clock2x 
    Info (332119):    -0.410        -1.123 Clock1x 
Info (332146): Worst-case hold slack is 0.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.502         0.000 Clock1x 
    Info (332119):     0.651         0.000 Clock2x 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -31.262 Clock2x 
    Info (332119):    -3.000        -7.000 Clock1x 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.351
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.351        -3.861 Clock2x 
    Info (332119):     0.115         0.000 Clock1x 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.299         0.000 Clock1x 
    Info (332119):     0.386         0.000 Clock2x 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -17.549 Clock2x 
    Info (332119):    -3.000        -7.228 Clock1x 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 498 megabytes
    Info: Processing ended: Thu May 10 23:14:15 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


