{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557710599094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557710599094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 22:23:18 2019 " "Processing started: Sun May 12 22:23:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557710599094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557710599094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557710599094 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557710599579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex2-arch " "Found design unit 1: ex2-arch" {  } { { "ex2.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557710600075 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex2 " "Found entity 1: ex2" {  } { { "ex2.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557710600075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557710600075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex2 " "Elaborating entity \"ex2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557710600353 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rastro ex2.vhd(32) " "Verilog HDL or VHDL warning at ex2.vhd(32): object \"rastro\" assigned a value but never read" {  } { { "ex2.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557710600354 "|ex2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "speed_count ex2.vhd(41) " "VHDL Variable Declaration warning at ex2.vhd(41): used initial value expression for variable \"speed_count\" because variable was never assigned a value" {  } { { "ex2.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 41 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1557710600355 "|ex2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "speed ex2.vhd(41) " "VHDL Process Statement warning at ex2.vhd(41): signal \"speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex2.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557710600355 "|ex2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "counter_max ex2.vhd(42) " "VHDL Variable Declaration warning at ex2.vhd(42): used initial value expression for variable \"counter_max\" because variable was never assigned a value" {  } { { "ex2.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 42 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1557710600355 "|ex2"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "debounce.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557710600492 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557710600492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1557710600492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_reverse " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_reverse\"" {  } { { "ex2.vhd" "debounce_reverse" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557710600493 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "counter_max debounce.vhd(20) " "VHDL Variable Declaration warning at debounce.vhd(20): used initial value expression for variable \"counter_max\" because variable was never assigned a value" {  } { { "debounce.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/debounce.vhd" 20 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1557710600494 "|ex2|debounce:debounce_reverse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button debounce.vhd(23) " "VHDL Process Statement warning at debounce.vhd(23): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debounce.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/debounce.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557710600494 "|ex2|debounce:debounce_reverse"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1557710602512 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1557710603084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557710603311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557710603311 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "speed\[0\] " "No output dependent on input pin \"speed\[0\]\"" {  } { { "ex2.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557710603467 "|ex2|speed[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "speed\[1\] " "No output dependent on input pin \"speed\[1\]\"" {  } { { "ex2.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557710603467 "|ex2|speed[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "speed\[2\] " "No output dependent on input pin \"speed\[2\]\"" {  } { { "ex2.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557710603467 "|ex2|speed[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tail_size_control\[0\] " "No output dependent on input pin \"tail_size_control\[0\]\"" {  } { { "ex2.vhd" "" { Text "C:/Users/Eduardo/Downloads/utfpr-8_periodo/logica_reconfiguravel/lab0805/ex2.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557710603467 "|ex2|tail_size_control[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557710603467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557710603475 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557710603475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557710603475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557710603475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557710603532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 22:23:23 2019 " "Processing ended: Sun May 12 22:23:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557710603532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557710603532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557710603532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557710603532 ""}
