// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// external module SimProbePC

module PC(	// src/main/scala/cpu/ifu/PC.scala:8:7
  input         clock,	// src/main/scala/cpu/ifu/PC.scala:8:7
                reset,	// src/main/scala/cpu/ifu/PC.scala:8:7
  input  [2:0]  io_pcSel,	// src/main/scala/cpu/ifu/PC.scala:9:14
                io_branchCond,	// src/main/scala/cpu/ifu/PC.scala:9:14
  input         io_branchFlags_isZero,	// src/main/scala/cpu/ifu/PC.scala:9:14
                io_branchFlags_isLessSigned,	// src/main/scala/cpu/ifu/PC.scala:9:14
                io_branchFlags_isLessUnsigned,	// src/main/scala/cpu/ifu/PC.scala:9:14
  input  [31:0] io_imm,	// src/main/scala/cpu/ifu/PC.scala:9:14
                io_rs1,	// src/main/scala/cpu/ifu/PC.scala:9:14
  input         io_redirValid,	// src/main/scala/cpu/ifu/PC.scala:9:14
  input  [31:0] io_redirPc,	// src/main/scala/cpu/ifu/PC.scala:9:14
  output [31:0] io_pc,	// src/main/scala/cpu/ifu/PC.scala:9:14
                io_pc4	// src/main/scala/cpu/ifu/PC.scala:9:14
);

  reg  [31:0] pcReg;	// src/main/scala/cpu/ifu/PC.scala:21:22
  wire [31:0] _pcPlus4_T = pcReg + 32'h4;	// src/main/scala/cpu/ifu/PC.scala:21:22, :23:23
  always @(posedge clock) begin	// src/main/scala/cpu/ifu/PC.scala:8:7
    if (reset)	// src/main/scala/cpu/ifu/PC.scala:8:7
      pcReg <= 32'h80000000;	// src/main/scala/cpu/ifu/PC.scala:21:22
    else if (io_redirValid)	// src/main/scala/cpu/ifu/PC.scala:9:14
      pcReg <= io_redirPc;	// src/main/scala/cpu/ifu/PC.scala:21:22
    else begin	// src/main/scala/cpu/ifu/PC.scala:9:14
      automatic logic       _take_T_11 = io_branchCond == 3'h1 & io_branchFlags_isZero;	// src/main/scala/cpu/ifu/PC.scala:32:47
      automatic logic [7:0] _GEN =
        {{_take_T_11},
         {~io_branchFlags_isLessUnsigned},
         {io_branchFlags_isLessUnsigned},
         {~io_branchFlags_isLessSigned},
         {io_branchFlags_isLessSigned},
         {~io_branchFlags_isZero},
         {_take_T_11},
         {_take_T_11}};	// src/main/scala/cpu/ifu/PC.scala:32:47, :35:24, :37:24, :39:25
      if (io_pcSel == 3'h4 | io_pcSel == 3'h3 | io_pcSel == 3'h2
          & _GEN[io_branchCond]) begin	// src/main/scala/cpu/ifu/PC.scala:23:23, :32:47, :43:46, :46:25
        automatic logic _targetPre_T = io_pcSel == 3'h4;	// src/main/scala/cpu/ifu/PC.scala:23:23, :26:27
        pcReg <=
          ({32{~_targetPre_T}} | 32'hFFFFFFFE) & (_targetPre_T ? io_rs1 : pcReg) + io_imm;	// src/main/scala/cpu/ifu/PC.scala:21:22, :26:{17,27}, :29:18, :30:{22,57}
      end
      else	// src/main/scala/cpu/ifu/PC.scala:43:46, :46:25
        pcReg <= _pcPlus4_T;	// src/main/scala/cpu/ifu/PC.scala:21:22, :23:23
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/ifu/PC.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/ifu/PC.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/ifu/PC.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/ifu/PC.scala:8:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/cpu/ifu/PC.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/ifu/PC.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/ifu/PC.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/ifu/PC.scala:8:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/cpu/ifu/PC.scala:8:7
        pcReg = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/cpu/ifu/PC.scala:8:7, :21:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/ifu/PC.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/ifu/PC.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SimProbePC #(
    .XLEN(32)
  ) simProbePCInst (	// src/main/scala/cpu/ifu/PC.scala:56:32
    .pc (pcReg)	// src/main/scala/cpu/ifu/PC.scala:21:22
  );
  assign io_pc = pcReg;	// src/main/scala/cpu/ifu/PC.scala:8:7, :21:22
  assign io_pc4 = _pcPlus4_T;	// src/main/scala/cpu/ifu/PC.scala:8:7, :23:23
endmodule

// external module SimIMem

module IFU(	// src/main/scala/cpu/ifu/IFU.scala:8:7
  input         clock,	// src/main/scala/cpu/ifu/IFU.scala:8:7
                reset,	// src/main/scala/cpu/ifu/IFU.scala:8:7
  input  [2:0]  io_pcSel,	// src/main/scala/cpu/ifu/IFU.scala:9:14
                io_branchCond,	// src/main/scala/cpu/ifu/IFU.scala:9:14
  input         io_branchFlags_isZero,	// src/main/scala/cpu/ifu/IFU.scala:9:14
                io_branchFlags_isLessSigned,	// src/main/scala/cpu/ifu/IFU.scala:9:14
                io_branchFlags_isLessUnsigned,	// src/main/scala/cpu/ifu/IFU.scala:9:14
  input  [31:0] io_imm,	// src/main/scala/cpu/ifu/IFU.scala:9:14
                io_rs1,	// src/main/scala/cpu/ifu/IFU.scala:9:14
  input         io_redirValid,	// src/main/scala/cpu/ifu/IFU.scala:9:14
  input  [31:0] io_redirPc,	// src/main/scala/cpu/ifu/IFU.scala:9:14
  output [31:0] io_inst,	// src/main/scala/cpu/ifu/IFU.scala:9:14
                io_pc,	// src/main/scala/cpu/ifu/IFU.scala:9:14
                io_pc4	// src/main/scala/cpu/ifu/IFU.scala:9:14
);

  wire [31:0] _pcInst_io_pc;	// src/main/scala/cpu/ifu/IFU.scala:22:22
  PC pcInst (	// src/main/scala/cpu/ifu/IFU.scala:22:22
    .clock                         (clock),
    .reset                         (reset),
    .io_pcSel                      (io_pcSel),
    .io_branchCond                 (io_branchCond),
    .io_branchFlags_isZero         (io_branchFlags_isZero),
    .io_branchFlags_isLessSigned   (io_branchFlags_isLessSigned),
    .io_branchFlags_isLessUnsigned (io_branchFlags_isLessUnsigned),
    .io_imm                        (io_imm),
    .io_rs1                        (io_rs1),
    .io_redirValid                 (io_redirValid),
    .io_redirPc                    (io_redirPc),
    .io_pc                         (_pcInst_io_pc),
    .io_pc4                        (io_pc4)
  );
  SimIMem #(
    .XLEN(32)
  ) simIMemInst (	// src/main/scala/cpu/ifu/IFU.scala:35:29
    .raddr (_pcInst_io_pc),	// src/main/scala/cpu/ifu/IFU.scala:22:22
    .inst  (io_inst)
  );
  assign io_pc = _pcInst_io_pc;	// src/main/scala/cpu/ifu/IFU.scala:8:7, :22:22
endmodule

module ImmGen(	// src/main/scala/cpu/exu/ImmGen.scala:8:7
  input  [31:0] io_inst,	// src/main/scala/cpu/exu/ImmGen.scala:9:14
  input  [2:0]  io_sel,	// src/main/scala/cpu/exu/ImmGen.scala:9:14
  output [31:0] io_imm	// src/main/scala/cpu/exu/ImmGen.scala:9:14
);

  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {{{12{io_inst[31]}}, io_inst[19:12], io_inst[20], io_inst[30:21], 1'h0}},
     {{io_inst[31:12], 12'h0}},
     {{{20{io_inst[31]}}, io_inst[7], io_inst[30:25], io_inst[11:8], 1'h0}},
     {{{20{io_inst[31]}}, io_inst[31:25], io_inst[11:7]}},
     {{{20{io_inst[31]}}, io_inst[31:20]}},
     {32'h0}};	// src/main/scala/cpu/exu/ImmGen.scala:15:{17,22,34,48}, :16:{17,22,48,65}, :17:17, :18:9, :19:12, :20:12, :21:12, :24:{17,25}, :25:17, :26:9, :27:12, :28:12, :29:12, :33:42
  assign io_imm = _GEN[io_sel];	// src/main/scala/cpu/exu/ImmGen.scala:8:7, :33:42
endmodule

module ALU(	// src/main/scala/cpu/exu/ALU.scala:8:7
  input  [31:0] io_opA,	// src/main/scala/cpu/exu/ALU.scala:9:14
                io_opB,	// src/main/scala/cpu/exu/ALU.scala:9:14
  input  [3:0]  io_aluOp,	// src/main/scala/cpu/exu/ALU.scala:9:14
  output [31:0] io_out,	// src/main/scala/cpu/exu/ALU.scala:9:14
  output        io_branchFlags_isZero,	// src/main/scala/cpu/exu/ALU.scala:9:14
                io_branchFlags_isLessSigned,	// src/main/scala/cpu/exu/ALU.scala:9:14
                io_branchFlags_isLessUnsigned	// src/main/scala/cpu/exu/ALU.scala:9:14
);

  wire        cin = io_aluOp == 4'h2 | io_aluOp == 4'h9 | io_aluOp == 4'hA;	// src/main/scala/cpu/exu/ALU.scala:19:{14,40,54,66}
  wire [32:0] _wide_T_1 = {1'h0, io_opA} + {1'h0, {32{cin}} ^ io_opB} + {32'h0, cin};	// src/main/scala/cpu/exu/ALU.scala:19:54, :20:17, :22:{21,29}, :59:32
  wire        sltRes = io_opA[31] ^ io_opB[31] ? io_opA[31] : _wide_T_1[31];	// src/main/scala/cpu/exu/ALU.scala:22:29, :23:17, :26:21, :27:21, :28:20, :29:{22,29}
  wire [31:0] _GEN = {27'h0, io_opB[4:0]};	// src/main/scala/cpu/exu/ALU.scala:32:21, :33:20
  wire [7:0]  _GEN_0 =
    {{io_opA[11:8], io_opA[15:14]} & 6'h33, 2'h0} | {io_opA[15:12], io_opA[19:16]}
    & 8'h33;	// src/main/scala/cpu/exu/ALU.scala:35:28
  wire [18:0] _GEN_1 =
    {io_opA[5:4],
     io_opA[7:6],
     io_opA[9:8],
     _GEN_0,
     io_opA[19:18],
     io_opA[21:20],
     io_opA[23]} & 19'h55555;	// src/main/scala/cpu/exu/ALU.scala:35:28
  wire [31:0] _sll_T_49 =
    {io_opA[0],
     io_opA[1],
     io_opA[2],
     io_opA[3],
     io_opA[4],
     _GEN_1[18:15] | {io_opA[7:6], io_opA[9:8]} & 4'h5,
     _GEN_1[14:7] | _GEN_0 & 8'h55,
     _GEN_0[1],
     _GEN_1[5] | io_opA[18],
     io_opA[19],
     io_opA[20],
     {_GEN_1[2:0], 1'h0} | {io_opA[23:22], io_opA[25:24]} & 4'h5,
     io_opA[25],
     io_opA[26],
     io_opA[27],
     io_opA[28],
     io_opA[29],
     io_opA[30],
     io_opA[31]} >> _GEN;	// src/main/scala/cpu/exu/ALU.scala:22:21, :33:20, :35:{28,37}, :43:37
  wire [7:0]  _GEN_2 =
    {{_sll_T_49[11:8], _sll_T_49[15:14]} & 6'h33, 2'h0}
    | {_sll_T_49[15:12], _sll_T_49[19:16]} & 8'h33;	// src/main/scala/cpu/exu/ALU.scala:35:{20,28,37}
  wire [18:0] _GEN_3 =
    {_sll_T_49[5:4],
     _sll_T_49[7:6],
     _sll_T_49[9:8],
     _GEN_2,
     _sll_T_49[19:18],
     _sll_T_49[21:20],
     _sll_T_49[23]} & 19'h55555;	// src/main/scala/cpu/exu/ALU.scala:35:{20,28,37}
  assign io_out =
    io_aluOp == 4'hB
      ? io_opB
      : io_aluOp == 4'hA
          ? {31'h0, ~(_wide_T_1[32])}
          : io_aluOp == 4'h9
              ? {31'h0, sltRes}
              : io_aluOp == 4'h8
                  ? $signed($signed(io_opA) >>> _GEN)
                  : io_aluOp == 4'h7
                      ? io_opA >> _GEN
                      : io_aluOp == 4'h6
                          ? {_sll_T_49[0],
                             _sll_T_49[1],
                             _sll_T_49[2],
                             _sll_T_49[3],
                             _sll_T_49[4],
                             _GEN_3[18:15] | {_sll_T_49[7:6], _sll_T_49[9:8]} & 4'h5,
                             _GEN_3[14:7] | _GEN_2 & 8'h55,
                             _GEN_2[1],
                             _GEN_3[5] | _sll_T_49[18],
                             _sll_T_49[19],
                             _sll_T_49[20],
                             {_GEN_3[2:0], 1'h0} | {_sll_T_49[23:22], _sll_T_49[25:24]}
                               & 4'h5,
                             _sll_T_49[25],
                             _sll_T_49[26],
                             _sll_T_49[27],
                             _sll_T_49[28],
                             _sll_T_49[29],
                             _sll_T_49[30],
                             _sll_T_49[31]}
                          : io_aluOp == 4'h5
                              ? io_opA ^ io_opB
                              : io_aluOp == 4'h4
                                  ? io_opA | io_opB
                                  : io_aluOp == 4'h3 ? io_opA & io_opB : _wide_T_1[31:0];	// src/main/scala/cpu/exu/ALU.scala:8:7, :19:{40,66}, :22:{21,29}, :23:17, :24:22, :29:22, :30:21, :33:20, :34:28, :35:{20,28,37}, :37:23, :38:22, :39:23, :43:37
  assign io_branchFlags_isZero = _wide_T_1[31:0] == 32'h0;	// src/main/scala/cpu/exu/ALU.scala:8:7, :22:29, :23:17, :59:32
  assign io_branchFlags_isLessSigned = sltRes;	// src/main/scala/cpu/exu/ALU.scala:8:7, :29:22
  assign io_branchFlags_isLessUnsigned = ~(_wide_T_1[32]);	// src/main/scala/cpu/exu/ALU.scala:8:7, :22:29, :24:22, :30:21
endmodule

// external module SimDMem

module LSU(	// src/main/scala/cpu/lsu/LSU.scala:8:7
  input  [31:0] io_addrIn,	// src/main/scala/cpu/lsu/LSU.scala:9:14
                io_wdataIn,	// src/main/scala/cpu/lsu/LSU.scala:9:14
  input  [2:0]  io_memTypeIn,	// src/main/scala/cpu/lsu/LSU.scala:9:14
  input         io_ren,	// src/main/scala/cpu/lsu/LSU.scala:9:14
                io_wen,	// src/main/scala/cpu/lsu/LSU.scala:9:14
  output [31:0] io_rdataOut	// src/main/scala/cpu/lsu/LSU.scala:9:14
);

  wire [31:0]      _simDMemInst_rdata;	// src/main/scala/cpu/lsu/LSU.scala:44:29
  wire [7:0][7:0]  _GEN = '{8'h4, 8'h4, 8'h2, 8'h1, 8'h4, 8'h2, 8'h1, 8'h4};	// src/main/scala/cpu/lsu/LSU.scala:31:48
  wire [7:0][31:0] _GEN_0 =
    {{_simDMemInst_rdata},
     {_simDMemInst_rdata},
     {{16'h0, _simDMemInst_rdata[15:0]}},
     {{24'h0, _simDMemInst_rdata[7:0]}},
     {_simDMemInst_rdata},
     {{{16{_simDMemInst_rdata[15]}}, _simDMemInst_rdata[15:0]}},
     {{{24{_simDMemInst_rdata[7]}}, _simDMemInst_rdata[7:0]}},
     {_simDMemInst_rdata}};	// src/main/scala/cpu/lsu/LSU.scala:44:29, :53:{16,44}, :54:{16,45}, :55:{16,21,40}, :56:{16,21,41}, :58:51
  SimDMem #(
    .XLEN(32)
  ) simDMemInst (	// src/main/scala/cpu/lsu/LSU.scala:44:29
    .addr  (io_addrIn),
    .ren   (io_ren),
    .rdata (_simDMemInst_rdata),
    .wen   (io_wen),
    .wmask (_GEN[io_memTypeIn]),	// src/main/scala/cpu/lsu/LSU.scala:31:48
    .wdata (io_wdataIn)
  );
  assign io_rdataOut = _GEN_0[io_memTypeIn];	// src/main/scala/cpu/lsu/LSU.scala:8:7, :58:51
endmodule

// external module SimProbeRF

module RegisterFile(	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
  input         clock,	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
                reset,	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
  input  [3:0]  io_rs1Addr,	// src/main/scala/cpu/exu/RegisterFile.scala:9:14
                io_rs2Addr,	// src/main/scala/cpu/exu/RegisterFile.scala:9:14
                io_rdAddr,	// src/main/scala/cpu/exu/RegisterFile.scala:9:14
  input  [31:0] io_wdata,	// src/main/scala/cpu/exu/RegisterFile.scala:9:14
  input         io_wen,	// src/main/scala/cpu/exu/RegisterFile.scala:9:14
  output [31:0] io_rs1Data,	// src/main/scala/cpu/exu/RegisterFile.scala:9:14
                io_rs2Data	// src/main/scala/cpu/exu/RegisterFile.scala:9:14
);

  reg  [31:0]       regs_0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_1;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_2;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_3;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_4;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_5;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_6;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_7;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_8;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_9;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_10;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_11;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_12;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_13;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_14;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  reg  [31:0]       regs_15;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
  wire [15:0][31:0] _GEN =
    {{regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// src/main/scala/cpu/exu/RegisterFile.scala:18:21, :19:16
  always @(posedge clock) begin	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
    if (reset) begin	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
      regs_0 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_1 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_2 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_3 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_4 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_5 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_6 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_7 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_8 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_9 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_10 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_11 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_12 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_13 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_14 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
      regs_15 <= 32'h0;	// src/main/scala/cpu/exu/RegisterFile.scala:18:{21,29}
    end
    else begin	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
      automatic logic _GEN_0 = io_wen & (|io_rdAddr);	// src/main/scala/cpu/exu/RegisterFile.scala:23:{15,29}
      if (_GEN_0 & ~(|io_rdAddr))	// src/main/scala/cpu/exu/RegisterFile.scala:18:21, :23:{15,29,39,57}
        regs_0 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'h1)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_1 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'h2)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_2 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'h3)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_3 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'h4)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_4 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'h5)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_5 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'h6)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_6 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'h7)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_7 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'h8)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_8 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'h9)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_9 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'hA)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_10 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'hB)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_11 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'hC)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_12 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'hD)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_13 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & io_rdAddr == 4'hE)	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21, :23:{15,39,57}
        regs_14 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
      if (_GEN_0 & (&io_rdAddr))	// src/main/scala/cpu/exu/RegisterFile.scala:18:21, :23:{15,39,57}
        regs_15 <= io_wdata;	// src/main/scala/cpu/exu/RegisterFile.scala:18:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
      automatic logic [31:0] _RANDOM[0:15];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
        end	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
        regs_0 = _RANDOM[4'h0];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_1 = _RANDOM[4'h1];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_2 = _RANDOM[4'h2];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_3 = _RANDOM[4'h3];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_4 = _RANDOM[4'h4];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_5 = _RANDOM[4'h5];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_6 = _RANDOM[4'h6];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_7 = _RANDOM[4'h7];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_8 = _RANDOM[4'h8];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_9 = _RANDOM[4'h9];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_10 = _RANDOM[4'hA];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_11 = _RANDOM[4'hB];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_12 = _RANDOM[4'hC];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_13 = _RANDOM[4'hD];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_14 = _RANDOM[4'hE];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
        regs_15 = _RANDOM[4'hF];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/exu/RegisterFile.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SimProbeRF #(
    .NR_REG(16),
    .XLEN(32)
  ) simProbeRFInst (	// src/main/scala/cpu/exu/RegisterFile.scala:25:32
    .gprs
      ({regs_15,
        regs_14,
        regs_13,
        regs_12,
        regs_11,
        regs_10,
        regs_9,
        regs_8,
        regs_7,
        regs_6,
        regs_5,
        regs_4,
        regs_3,
        regs_2,
        regs_1,
        regs_0})	// src/main/scala/cpu/exu/RegisterFile.scala:18:21, :26:36
  );
  assign io_rs1Data = io_rs1Addr == 4'h0 ? 32'h0 : _GEN[io_rs1Addr];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:29, :19:{16,28}
  assign io_rs2Data = io_rs2Addr == 4'h0 ? 32'h0 : _GEN[io_rs2Addr];	// src/main/scala/cpu/exu/RegisterFile.scala:8:7, :18:29, :19:16, :20:{16,28}
endmodule

module Datapath(	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:10:7
  input         clock,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:10:7
                reset,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:10:7
  input  [2:0]  io_pcSel,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
  input  [1:0]  io_opASel,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
                io_opBSel,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
  input  [3:0]  io_aluOp,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
  input  [2:0]  io_wbSel,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
  input         io_regWen,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
                io_memWen,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
                io_memRen,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
  input  [2:0]  io_memType,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
                io_branchCond,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
                io_immSel,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
  input         io_redirValid,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
  input  [31:0] io_redirPc,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
                io_csrRdata,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
  output [31:0] io_inst,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
                io_pc,	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
                io_rs1Data	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:11:14
);

  wire [31:0] _registerFileInst_io_rs1Data;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:38:32
  wire [31:0] _registerFileInst_io_rs2Data;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:38:32
  wire [31:0] _lsuInst_io_rdataOut;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:37:23
  wire [31:0] _aluInst_io_out;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:36:23
  wire        _aluInst_io_branchFlags_isZero;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:36:23
  wire        _aluInst_io_branchFlags_isLessSigned;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:36:23
  wire        _aluInst_io_branchFlags_isLessUnsigned;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:36:23
  wire [31:0] _immGenInst_io_imm;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:35:26
  wire [31:0] _ifuInst_io_inst;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:34:23
  wire [31:0] _ifuInst_io_pc;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:34:23
  wire [31:0] _ifuInst_io_pc4;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:34:23
  IFU ifuInst (	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:34:23
    .clock                         (clock),
    .reset                         (reset),
    .io_pcSel                      (io_pcSel),
    .io_branchCond                 (io_branchCond),
    .io_branchFlags_isZero         (_aluInst_io_branchFlags_isZero),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:36:23
    .io_branchFlags_isLessSigned   (_aluInst_io_branchFlags_isLessSigned),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:36:23
    .io_branchFlags_isLessUnsigned (_aluInst_io_branchFlags_isLessUnsigned),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:36:23
    .io_imm                        (_immGenInst_io_imm),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:35:26
    .io_rs1                        (_registerFileInst_io_rs1Data),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:38:32
    .io_redirValid                 (io_redirValid),
    .io_redirPc                    (io_redirPc),
    .io_inst                       (_ifuInst_io_inst),
    .io_pc                         (_ifuInst_io_pc),
    .io_pc4                        (_ifuInst_io_pc4)
  );
  ImmGen immGenInst (	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:35:26
    .io_inst (_ifuInst_io_inst),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:34:23
    .io_sel  (io_immSel),
    .io_imm  (_immGenInst_io_imm)
  );
  ALU aluInst (	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:36:23
    .io_opA
      (io_opASel == 2'h2 ? _ifuInst_io_pc : _registerFileInst_io_rs1Data),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:34:23, :38:32, :64:16, :65:15
    .io_opB
      (io_opBSel == 2'h2 ? _immGenInst_io_imm : _registerFileInst_io_rs2Data),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:35:26, :38:32, :65:15, :69:16, :70:15
    .io_aluOp                      (io_aluOp),
    .io_out                        (_aluInst_io_out),
    .io_branchFlags_isZero         (_aluInst_io_branchFlags_isZero),
    .io_branchFlags_isLessSigned   (_aluInst_io_branchFlags_isLessSigned),
    .io_branchFlags_isLessUnsigned (_aluInst_io_branchFlags_isLessUnsigned)
  );
  LSU lsuInst (	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:37:23
    .io_addrIn    (_aluInst_io_out),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:36:23
    .io_wdataIn   (_registerFileInst_io_rs2Data),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:38:32
    .io_memTypeIn (io_memType),
    .io_ren       (io_memRen),
    .io_wen       (io_memWen),
    .io_rdataOut  (_lsuInst_io_rdataOut)
  );
  RegisterFile registerFileInst (	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:38:32
    .clock      (clock),
    .reset      (reset),
    .io_rs1Addr (_ifuInst_io_inst[18:15]),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:34:23, :44:24, :48:31
    .io_rs2Addr (_ifuInst_io_inst[23:20]),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:34:23, :45:24, :49:31
    .io_rdAddr  (_ifuInst_io_inst[10:7]),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:34:23, :46:23, :50:30
    .io_wdata
      (io_wbSel == 3'h4
         ? io_csrRdata
         : io_wbSel == 3'h3
             ? _ifuInst_io_pc4
             : io_wbSel == 3'h2 ? _lsuInst_io_rdataOut : _aluInst_io_out),	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:34:23, :36:23, :37:23, :85:51
    .io_wen     (io_regWen),
    .io_rs1Data (_registerFileInst_io_rs1Data),
    .io_rs2Data (_registerFileInst_io_rs2Data)
  );
  assign io_inst = _ifuInst_io_inst;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:10:7, :34:23
  assign io_pc = _ifuInst_io_pc;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:10:7, :34:23
  assign io_rs1Data = _registerFileInst_io_rs1Data;	// src/main/scala/cpu/arch/single_cycle/Datapath.scala:10:7, :38:32
endmodule

// external module SimEbreak

module IDU(	// src/main/scala/cpu/idu/IDU.scala:9:7
  input  [31:0] io_inst,	// src/main/scala/cpu/idu/IDU.scala:10:14
  output [2:0]  io_pcSel,	// src/main/scala/cpu/idu/IDU.scala:10:14
  output [1:0]  io_opASel,	// src/main/scala/cpu/idu/IDU.scala:10:14
                io_opBSel,	// src/main/scala/cpu/idu/IDU.scala:10:14
  output [3:0]  io_aluOp,	// src/main/scala/cpu/idu/IDU.scala:10:14
  output [2:0]  io_wbSel,	// src/main/scala/cpu/idu/IDU.scala:10:14
  output        io_regWen,	// src/main/scala/cpu/idu/IDU.scala:10:14
                io_memWen,	// src/main/scala/cpu/idu/IDU.scala:10:14
                io_memRen,	// src/main/scala/cpu/idu/IDU.scala:10:14
  output [2:0]  io_memType,	// src/main/scala/cpu/idu/IDU.scala:10:14
  output [1:0]  io_csrOp,	// src/main/scala/cpu/idu/IDU.scala:10:14
  output [2:0]  io_branchCond,	// src/main/scala/cpu/idu/IDU.scala:10:14
                io_immSel,	// src/main/scala/cpu/idu/IDU.scala:10:14
  output        io_isEcall,	// src/main/scala/cpu/idu/IDU.scala:10:14
                io_isEbreak,	// src/main/scala/cpu/idu/IDU.scala:10:14
                io_isMret,	// src/main/scala/cpu/idu/IDU.scala:10:14
                io_illegalInst	// src/main/scala/cpu/idu/IDU.scala:10:14
);

  wire [28:0] decoded_invInputs = ~(io_inst[30:2]);	// src/main/scala/chisel3/util/pla.scala:78:21, src/main/scala/cpu/idu/IDU.scala:10:14
  wire [1:0]  _decoded_andMatrixOutputs_T = {decoded_invInputs[0], decoded_invInputs[3]};	// src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53
  wire [1:0]  _decoded_andMatrixOutputs_T_1 =
    {decoded_invInputs[2], decoded_invInputs[3]};	// src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53
  wire [2:0]  _decoded_andMatrixOutputs_T_3 =
    {io_inst[2], decoded_invInputs[1], decoded_invInputs[2]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [1:0]  _decoded_andMatrixOutputs_T_4 = {io_inst[2], decoded_invInputs[3]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decoded_andMatrixOutputs_T_5 =
    {io_inst[4], decoded_invInputs[3], decoded_invInputs[10], decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [2:0]  _decoded_andMatrixOutputs_T_7 =
    {decoded_invInputs[2], io_inst[5], decoded_invInputs[4]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decoded_andMatrixOutputs_T_8 =
    {decoded_invInputs[0], io_inst[4], io_inst[5], decoded_invInputs[4]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [2:0]  _decoded_andMatrixOutputs_T_9 = {io_inst[2], io_inst[4], io_inst[5]};	// src/main/scala/chisel3/util/pla.scala:90:45, :98:53
  wire [3:0]  _decoded_andMatrixOutputs_T_10 =
    {decoded_invInputs[0], decoded_invInputs[2], io_inst[6], decoded_invInputs[10]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [5:0]  _decoded_andMatrixOutputs_T_11 =
    {io_inst[4],
     io_inst[6],
     decoded_invInputs[10],
     decoded_invInputs[11],
     decoded_invInputs[18],
     decoded_invInputs[19]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [5:0]  _decoded_andMatrixOutputs_T_13 =
    {decoded_invInputs[0],
     io_inst[4],
     decoded_invInputs[4],
     io_inst[12],
     decoded_invInputs[11],
     decoded_invInputs[28]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [4:0]  _decoded_andMatrixOutputs_T_14 =
    {decoded_invInputs[0],
     decoded_invInputs[2],
     io_inst[6],
     io_inst[12],
     decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [2:0]  _decoded_andMatrixOutputs_T_15 = {io_inst[4], io_inst[6], io_inst[12]};	// src/main/scala/chisel3/util/pla.scala:90:45, :98:53
  wire [5:0]  _decoded_andMatrixOutputs_T_17 =
    {decoded_invInputs[0],
     io_inst[4],
     decoded_invInputs[4],
     decoded_invInputs[10],
     io_inst[13],
     decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [2:0]  _decoded_andMatrixOutputs_T_19 = {io_inst[4], io_inst[6], io_inst[13]};	// src/main/scala/chisel3/util/pla.scala:90:45, :98:53
  wire [4:0]  _decoded_andMatrixOutputs_T_21 =
    {decoded_invInputs[0],
     decoded_invInputs[4],
     io_inst[12],
     io_inst[13],
     decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [4:0]  _decoded_andMatrixOutputs_T_23 =
    {decoded_invInputs[0],
     io_inst[4],
     decoded_invInputs[4],
     decoded_invInputs[10],
     io_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [5:0]  _decoded_andMatrixOutputs_T_26 =
    {decoded_invInputs[0],
     io_inst[4],
     decoded_invInputs[4],
     io_inst[12],
     io_inst[14],
     decoded_invInputs[28]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [4:0]  _decoded_andMatrixOutputs_T_27 =
    {decoded_invInputs[0], decoded_invInputs[2], io_inst[5], io_inst[12], io_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [4:0]  _decoded_andMatrixOutputs_T_28 =
    {decoded_invInputs[0], decoded_invInputs[3], io_inst[12], io_inst[13], io_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [4:0]  _decoded_andMatrixOutputs_T_29 =
    {io_inst[4], io_inst[6], decoded_invInputs[10], decoded_invInputs[11], io_inst[20]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [4:0]  _decoded_andMatrixOutputs_T_30 =
    {io_inst[4], io_inst[6], decoded_invInputs[10], decoded_invInputs[11], io_inst[21]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [5:0]  _decoded_andMatrixOutputs_T_32 =
    {decoded_invInputs[0],
     io_inst[4],
     decoded_invInputs[4],
     io_inst[12],
     decoded_invInputs[11],
     io_inst[30]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  SimEbreak simEbreakInst (	// src/main/scala/cpu/idu/IDU.scala:55:31
    .trig (&_decoded_andMatrixOutputs_T_29)	// src/main/scala/chisel3/util/pla.scala:98:{53,70}
  );
  assign io_pcSel =
    {&_decoded_andMatrixOutputs_T_3,
     |{io_inst[3],
       &_decoded_andMatrixOutputs_T_10,
       &_decoded_andMatrixOutputs_T_14,
       &_decoded_andMatrixOutputs_T_27},
     |{&_decoded_andMatrixOutputs_T,
       &_decoded_andMatrixOutputs_T_4,
       io_inst[3],
       &_decoded_andMatrixOutputs_T_7,
       &_decoded_andMatrixOutputs_T_8,
       &_decoded_andMatrixOutputs_T_9,
       &_decoded_andMatrixOutputs_T_11,
       &_decoded_andMatrixOutputs_T_15,
       &_decoded_andMatrixOutputs_T_19,
       &_decoded_andMatrixOutputs_T_29,
       &_decoded_andMatrixOutputs_T_30}};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_opASel =
    {|{&_decoded_andMatrixOutputs_T_3, &_decoded_andMatrixOutputs_T_4, io_inst[3]},
     |{&_decoded_andMatrixOutputs_T,
       &_decoded_andMatrixOutputs_T_7,
       &_decoded_andMatrixOutputs_T_8,
       &_decoded_andMatrixOutputs_T_9,
       &_decoded_andMatrixOutputs_T_10,
       &_decoded_andMatrixOutputs_T_11,
       &_decoded_andMatrixOutputs_T_14,
       &_decoded_andMatrixOutputs_T_15,
       &_decoded_andMatrixOutputs_T_19,
       &_decoded_andMatrixOutputs_T_27,
       &_decoded_andMatrixOutputs_T_29,
       &_decoded_andMatrixOutputs_T_30}};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_opBSel =
    {|{&_decoded_andMatrixOutputs_T,
       &_decoded_andMatrixOutputs_T_3,
       &_decoded_andMatrixOutputs_T_4,
       io_inst[3],
       &_decoded_andMatrixOutputs_T_7,
       &_decoded_andMatrixOutputs_T_9,
       &_decoded_andMatrixOutputs_T_11,
       &_decoded_andMatrixOutputs_T_15,
       &_decoded_andMatrixOutputs_T_19,
       &_decoded_andMatrixOutputs_T_29,
       &_decoded_andMatrixOutputs_T_30},
     |{&_decoded_andMatrixOutputs_T_8,
       &_decoded_andMatrixOutputs_T_10,
       &_decoded_andMatrixOutputs_T_14,
       &_decoded_andMatrixOutputs_T_27}};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_aluOp =
    {|{&_decoded_andMatrixOutputs_T_9,
       &_decoded_andMatrixOutputs_T_17,
       &_decoded_andMatrixOutputs_T_21,
       &_decoded_andMatrixOutputs_T_32},
     |{&_decoded_andMatrixOutputs_T_13, &_decoded_andMatrixOutputs_T_23},
     |{&_decoded_andMatrixOutputs_T_9,
       &_decoded_andMatrixOutputs_T_10,
       &_decoded_andMatrixOutputs_T_13,
       &_decoded_andMatrixOutputs_T_14,
       &_decoded_andMatrixOutputs_T_21,
       &_decoded_andMatrixOutputs_T_26,
       &_decoded_andMatrixOutputs_T_27,
       &_decoded_andMatrixOutputs_T_28,
       &{io_inst[4],
         io_inst[5],
         decoded_invInputs[4],
         decoded_invInputs[10],
         io_inst[30]}},
     |{&_decoded_andMatrixOutputs_T_1,
       &_decoded_andMatrixOutputs_T_3,
       &_decoded_andMatrixOutputs_T_4,
       io_inst[3],
       &_decoded_andMatrixOutputs_T_5,
       &{io_inst[4], decoded_invInputs[10], decoded_invInputs[11], decoded_invInputs[28]},
       &_decoded_andMatrixOutputs_T_7,
       &_decoded_andMatrixOutputs_T_9,
       &_decoded_andMatrixOutputs_T_15,
       &_decoded_andMatrixOutputs_T_17,
       &_decoded_andMatrixOutputs_T_19,
       &_decoded_andMatrixOutputs_T_26,
       &_decoded_andMatrixOutputs_T_28}};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_wbSel =
    {|{&_decoded_andMatrixOutputs_T_15, &_decoded_andMatrixOutputs_T_19},
     |{&_decoded_andMatrixOutputs_T_1, &_decoded_andMatrixOutputs_T_3, io_inst[3]},
     |{&_decoded_andMatrixOutputs_T_3,
       &_decoded_andMatrixOutputs_T_4,
       io_inst[3],
       &_decoded_andMatrixOutputs_T_5,
       &_decoded_andMatrixOutputs_T_7,
       &_decoded_andMatrixOutputs_T_8,
       &_decoded_andMatrixOutputs_T_9,
       &_decoded_andMatrixOutputs_T_10,
       &_decoded_andMatrixOutputs_T_11,
       &_decoded_andMatrixOutputs_T_13,
       &_decoded_andMatrixOutputs_T_14,
       &_decoded_andMatrixOutputs_T_17,
       &_decoded_andMatrixOutputs_T_21,
       &_decoded_andMatrixOutputs_T_23,
       &_decoded_andMatrixOutputs_T_27,
       &_decoded_andMatrixOutputs_T_28,
       &_decoded_andMatrixOutputs_T_29,
       &_decoded_andMatrixOutputs_T_30,
       &_decoded_andMatrixOutputs_T_32}};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_regWen =
    |{&_decoded_andMatrixOutputs_T,
      &_decoded_andMatrixOutputs_T_3,
      &_decoded_andMatrixOutputs_T_4,
      io_inst[3],
      &_decoded_andMatrixOutputs_T_8,
      &_decoded_andMatrixOutputs_T_9,
      &_decoded_andMatrixOutputs_T_15,
      &_decoded_andMatrixOutputs_T_19};	// src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_memWen = &_decoded_andMatrixOutputs_T_7;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_memRen = &_decoded_andMatrixOutputs_T_1;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_memType =
    {&{decoded_invInputs[2], decoded_invInputs[3], io_inst[14]},
     |{&{decoded_invInputs[2], decoded_invInputs[4], io_inst[12], decoded_invInputs[12]},
       &{decoded_invInputs[2], decoded_invInputs[4], io_inst[13]}},
     |{&{decoded_invInputs[2],
         decoded_invInputs[4],
         decoded_invInputs[10],
         decoded_invInputs[12]},
       &{decoded_invInputs[2], decoded_invInputs[3], io_inst[12], io_inst[14]}}};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_csrOp = {&_decoded_andMatrixOutputs_T_19, &_decoded_andMatrixOutputs_T_15};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_branchCond =
    {|{&{decoded_invInputs[0], decoded_invInputs[2], io_inst[6], io_inst[13]},
       &_decoded_andMatrixOutputs_T_27},
     |{&_decoded_andMatrixOutputs_T_14,
       &{decoded_invInputs[0], decoded_invInputs[2], io_inst[12], io_inst[13]},
       &{decoded_invInputs[0],
         io_inst[6],
         decoded_invInputs[10],
         decoded_invInputs[11],
         io_inst[14]}},
     &_decoded_andMatrixOutputs_T_10};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_immSel =
    {|{&_decoded_andMatrixOutputs_T_4, io_inst[3], &_decoded_andMatrixOutputs_T_9},
     |{&_decoded_andMatrixOutputs_T_7,
       &_decoded_andMatrixOutputs_T_10,
       &_decoded_andMatrixOutputs_T_14,
       &_decoded_andMatrixOutputs_T_27},
     |{&_decoded_andMatrixOutputs_T,
       &_decoded_andMatrixOutputs_T_3,
       io_inst[3],
       &_decoded_andMatrixOutputs_T_10,
       &_decoded_andMatrixOutputs_T_14,
       &_decoded_andMatrixOutputs_T_15,
       &_decoded_andMatrixOutputs_T_19,
       &_decoded_andMatrixOutputs_T_27}};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_isEcall = &_decoded_andMatrixOutputs_T_11;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_isEbreak = &_decoded_andMatrixOutputs_T_29;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_isMret = &_decoded_andMatrixOutputs_T_30;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/cpu/idu/IDU.scala:9:7
  assign io_illegalInst = 1'h0;	// src/main/scala/chisel3/util/pla.scala:102:36, src/main/scala/cpu/idu/IDU.scala:9:7
endmodule

module CSRFile(	// src/main/scala/cpu/csr/CSRFile.scala:8:7
  input         clock,	// src/main/scala/cpu/csr/CSRFile.scala:8:7
                reset,	// src/main/scala/cpu/csr/CSRFile.scala:8:7
                io_trapValid,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
                io_isEcall,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
                io_isEbreak,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
                io_isMret,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
  input  [1:0]  io_csrOp,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
  input  [11:0] io_raddr,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
                io_inWaddr,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
  input  [31:0] io_inWdata,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
  output [31:0] io_rdata,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
  input  [31:0] io_pc,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
  output [31:0] io_nextPc,	// src/main/scala/cpu/csr/CSRFile.scala:9:14
  output        io_takeTrap	// src/main/scala/cpu/csr/CSRFile.scala:9:14
);

  reg  [31:0] mstatus;	// src/main/scala/cpu/csr/CSRFile.scala:24:24
  reg  [31:0] mepc;	// src/main/scala/cpu/csr/CSRFile.scala:25:21
  reg  [31:0] mcause;	// src/main/scala/cpu/csr/CSRFile.scala:26:23
  reg  [31:0] mtvec;	// src/main/scala/cpu/csr/CSRFile.scala:27:22
  wire [31:0] rdata =
    io_raddr == 12'h305
      ? mtvec
      : io_raddr == 12'h342
          ? mcause
          : io_raddr == 12'h341 ? mepc : io_raddr == 12'h300 ? mstatus : 32'h0;	// src/main/scala/cpu/csr/CSRFile.scala:24:24, :25:21, :26:23, :27:22, :29:47
  wire        extTrap = io_trapValid | io_isEbreak | io_isEcall;	// src/main/scala/cpu/csr/CSRFile.scala:55:45
  always @(posedge clock) begin	// src/main/scala/cpu/csr/CSRFile.scala:8:7
    if (reset) begin	// src/main/scala/cpu/csr/CSRFile.scala:8:7
      mstatus <= 32'h0;	// src/main/scala/cpu/csr/CSRFile.scala:24:24
      mepc <= 32'h0;	// src/main/scala/cpu/csr/CSRFile.scala:24:24, :25:21
      mcause <= 32'h0;	// src/main/scala/cpu/csr/CSRFile.scala:24:24, :26:23
      mtvec <= 32'h0;	// src/main/scala/cpu/csr/CSRFile.scala:24:24, :27:22
    end
    else begin	// src/main/scala/cpu/csr/CSRFile.scala:8:7
      automatic logic [3:0][31:0] _GEN =
        {{rdata & ~io_inWdata}, {rdata | io_inWdata}, {io_inWdata}, {32'h0}};	// src/main/scala/cpu/csr/CSRFile.scala:24:24, :29:47, :40:45, :43:28, :44:{28,30}
      automatic logic             _GEN_0;	// src/main/scala/cpu/csr/CSRFile.scala:47:24
      automatic logic             _GEN_1;	// src/main/scala/cpu/csr/CSRFile.scala:47:24
      automatic logic             _GEN_2;	// src/main/scala/cpu/csr/CSRFile.scala:47:24
      _GEN_0 = io_inWaddr == 12'h300;	// src/main/scala/cpu/csr/CSRFile.scala:29:47, :47:24
      _GEN_1 = io_inWaddr == 12'h341;	// src/main/scala/cpu/csr/CSRFile.scala:29:47, :47:24
      _GEN_2 = io_inWaddr == 12'h342;	// src/main/scala/cpu/csr/CSRFile.scala:29:47, :47:24
      if ((|io_csrOp) & _GEN_0)	// src/main/scala/cpu/csr/CSRFile.scala:24:24, :39:{17,33}, :47:24, :48:42
        mstatus <= _GEN[io_csrOp];	// src/main/scala/cpu/csr/CSRFile.scala:24:24, :40:45
      if (extTrap) begin	// src/main/scala/cpu/csr/CSRFile.scala:55:45
        mepc <= io_pc;	// src/main/scala/cpu/csr/CSRFile.scala:25:21
        mcause <= io_isEcall ? 32'hB : 32'h2;	// src/main/scala/cpu/csr/CSRFile.scala:26:23, :57:8
      end
      else begin	// src/main/scala/cpu/csr/CSRFile.scala:55:45
        if (~(|io_csrOp) | _GEN_0 | ~_GEN_1) begin	// src/main/scala/cpu/csr/CSRFile.scala:25:21, :39:{17,33}, :47:24
        end
        else	// src/main/scala/cpu/csr/CSRFile.scala:25:21, :39:33, :47:24
          mepc <= _GEN[io_csrOp];	// src/main/scala/cpu/csr/CSRFile.scala:25:21, :40:45
        if (~(|io_csrOp) | _GEN_0 | _GEN_1 | ~_GEN_2) begin	// src/main/scala/cpu/csr/CSRFile.scala:25:21, :26:23, :39:{17,33}, :47:24
        end
        else	// src/main/scala/cpu/csr/CSRFile.scala:26:23, :39:33, :47:24
          mcause <= _GEN[io_csrOp];	// src/main/scala/cpu/csr/CSRFile.scala:26:23, :40:45
      end
      if (~(|io_csrOp) | _GEN_0 | _GEN_1 | _GEN_2 | io_inWaddr != 12'h305) begin	// src/main/scala/cpu/csr/CSRFile.scala:25:21, :27:22, :29:47, :39:{17,33}, :47:24
      end
      else	// src/main/scala/cpu/csr/CSRFile.scala:27:22, :39:33, :47:24
        mtvec <= _GEN[io_csrOp];	// src/main/scala/cpu/csr/CSRFile.scala:27:22, :40:45
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/csr/CSRFile.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/csr/CSRFile.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/csr/CSRFile.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/csr/CSRFile.scala:8:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/cpu/csr/CSRFile.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/csr/CSRFile.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/csr/CSRFile.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/csr/CSRFile.scala:8:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/cpu/csr/CSRFile.scala:8:7
        end	// src/main/scala/cpu/csr/CSRFile.scala:8:7
        mstatus = _RANDOM[2'h0];	// src/main/scala/cpu/csr/CSRFile.scala:8:7, :24:24
        mepc = _RANDOM[2'h1];	// src/main/scala/cpu/csr/CSRFile.scala:8:7, :25:21
        mcause = _RANDOM[2'h2];	// src/main/scala/cpu/csr/CSRFile.scala:8:7, :26:23
        mtvec = _RANDOM[2'h3];	// src/main/scala/cpu/csr/CSRFile.scala:8:7, :27:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/csr/CSRFile.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/csr/CSRFile.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata = rdata;	// src/main/scala/cpu/csr/CSRFile.scala:8:7, :29:47
  assign io_nextPc = io_isMret ? mepc : mtvec;	// src/main/scala/cpu/csr/CSRFile.scala:8:7, :25:21, :27:22, :62:19
  assign io_takeTrap = extTrap | io_isMret;	// src/main/scala/cpu/csr/CSRFile.scala:8:7, :55:45, :63:26
endmodule

module Core(	// src/main/scala/cpu/arch/single_cycle/Core.scala:9:7
  input clock,	// src/main/scala/cpu/arch/single_cycle/Core.scala:9:7
        reset	// src/main/scala/cpu/arch/single_cycle/Core.scala:9:7
);

  wire [31:0] _csrFileInst_io_rdata;	// src/main/scala/cpu/arch/single_cycle/Core.scala:14:27
  wire [31:0] _csrFileInst_io_nextPc;	// src/main/scala/cpu/arch/single_cycle/Core.scala:14:27
  wire        _csrFileInst_io_takeTrap;	// src/main/scala/cpu/arch/single_cycle/Core.scala:14:27
  wire [2:0]  _iduInst_io_pcSel;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire [1:0]  _iduInst_io_opASel;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire [1:0]  _iduInst_io_opBSel;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire [3:0]  _iduInst_io_aluOp;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire [2:0]  _iduInst_io_wbSel;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire        _iduInst_io_regWen;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire        _iduInst_io_memWen;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire        _iduInst_io_memRen;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire [2:0]  _iduInst_io_memType;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire [1:0]  _iduInst_io_csrOp;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire [2:0]  _iduInst_io_branchCond;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire [2:0]  _iduInst_io_immSel;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire        _iduInst_io_isEcall;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire        _iduInst_io_isEbreak;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire        _iduInst_io_isMret;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire        _iduInst_io_illegalInst;	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
  wire [31:0] _datapathInst_io_inst;	// src/main/scala/cpu/arch/single_cycle/Core.scala:12:28
  wire [31:0] _datapathInst_io_pc;	// src/main/scala/cpu/arch/single_cycle/Core.scala:12:28
  wire [31:0] _datapathInst_io_rs1Data;	// src/main/scala/cpu/arch/single_cycle/Core.scala:12:28
  Datapath datapathInst (	// src/main/scala/cpu/arch/single_cycle/Core.scala:12:28
    .clock         (clock),
    .reset         (reset),
    .io_pcSel      (_iduInst_io_pcSel),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_opASel     (_iduInst_io_opASel),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_opBSel     (_iduInst_io_opBSel),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_aluOp      (_iduInst_io_aluOp),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_wbSel      (_iduInst_io_wbSel),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_regWen     (_iduInst_io_regWen & ~_csrFileInst_io_takeTrap),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23, :14:27, :23:{47,50}
    .io_memWen     (_iduInst_io_memWen),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_memRen     (_iduInst_io_memRen),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_memType    (_iduInst_io_memType),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_branchCond (_iduInst_io_branchCond),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_immSel     (_iduInst_io_immSel),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_redirValid (_csrFileInst_io_takeTrap),	// src/main/scala/cpu/arch/single_cycle/Core.scala:14:27
    .io_redirPc    (_csrFileInst_io_nextPc),	// src/main/scala/cpu/arch/single_cycle/Core.scala:14:27
    .io_csrRdata   (_csrFileInst_io_rdata),	// src/main/scala/cpu/arch/single_cycle/Core.scala:14:27
    .io_inst       (_datapathInst_io_inst),
    .io_pc         (_datapathInst_io_pc),
    .io_rs1Data    (_datapathInst_io_rs1Data)
  );
  IDU iduInst (	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_inst        (_datapathInst_io_inst),	// src/main/scala/cpu/arch/single_cycle/Core.scala:12:28
    .io_pcSel       (_iduInst_io_pcSel),
    .io_opASel      (_iduInst_io_opASel),
    .io_opBSel      (_iduInst_io_opBSel),
    .io_aluOp       (_iduInst_io_aluOp),
    .io_wbSel       (_iduInst_io_wbSel),
    .io_regWen      (_iduInst_io_regWen),
    .io_memWen      (_iduInst_io_memWen),
    .io_memRen      (_iduInst_io_memRen),
    .io_memType     (_iduInst_io_memType),
    .io_csrOp       (_iduInst_io_csrOp),
    .io_branchCond  (_iduInst_io_branchCond),
    .io_immSel      (_iduInst_io_immSel),
    .io_isEcall     (_iduInst_io_isEcall),
    .io_isEbreak    (_iduInst_io_isEbreak),
    .io_isMret      (_iduInst_io_isMret),
    .io_illegalInst (_iduInst_io_illegalInst)
  );
  CSRFile csrFileInst (	// src/main/scala/cpu/arch/single_cycle/Core.scala:14:27
    .clock        (clock),
    .reset        (reset),
    .io_trapValid (_iduInst_io_illegalInst | _iduInst_io_isEbreak | _iduInst_io_isEcall),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23, :30:77
    .io_isEcall   (_iduInst_io_isEcall),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_isEbreak  (_iduInst_io_isEbreak),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_isMret    (_iduInst_io_isMret),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_csrOp     (_iduInst_io_csrOp),	// src/main/scala/cpu/arch/single_cycle/Core.scala:13:23
    .io_raddr     (_datapathInst_io_inst[31:20]),	// src/main/scala/cpu/arch/single_cycle/Core.scala:12:28, :36:47
    .io_inWaddr   (_datapathInst_io_inst[31:20]),	// src/main/scala/cpu/arch/single_cycle/Core.scala:12:28, :36:47
    .io_inWdata
      (_datapathInst_io_inst[14]
         ? {27'h0, _datapathInst_io_inst[19:15]}
         : _datapathInst_io_rs1Data),	// src/main/scala/cpu/arch/single_cycle/Core.scala:12:28, :38:{20,60}, :39:39, :40:32
    .io_rdata     (_csrFileInst_io_rdata),
    .io_pc        (_datapathInst_io_pc),	// src/main/scala/cpu/arch/single_cycle/Core.scala:12:28
    .io_nextPc    (_csrFileInst_io_nextPc),
    .io_takeTrap  (_csrFileInst_io_takeTrap)
  );
endmodule


// ----- 8< ----- FILE "./SimProbePC.sv" ----- 8< -----

// Generated by CIRCT firtool-1.62.1
module SimProbePC #(
  parameter XLEN = 32
) (
  input  logic [XLEN-1:0] pc
);

  function int get_pc_value();
    get_pc_value = pc;
  endfunction
  export "DPI-C" function get_pc_value;

endmodule

// ----- 8< ----- FILE "./SimIMem.sv" ----- 8< -----

// Generated by CIRCT firtool-1.62.1
`ifndef PMEM_READ_DEFINED
`define PMEM_READ_DEFINED
import "DPI-C" function int pmem_read(input int addr);
`endif

module SimIMem #(
  parameter XLEN = 32
) (
  input  logic [XLEN-1:0] raddr,
  output logic [31:0] inst
);
  assign inst = pmem_read(raddr);
endmodule

// ----- 8< ----- FILE "./SimDMem.sv" ----- 8< -----

// Generated by CIRCT firtool-1.62.1
`ifndef PMEM_READ_DEFINED
`define PMEM_READ_DEFINED
import "DPI-C" function int pmem_read(input int addr);
`endif
import "DPI-C" function void pmem_write(input int waddr, input int wdata, input byte wmask);

module SimDMem #(
  parameter XLEN = 32
)(

  input  logic [XLEN-1:0] addr,
  input  logic            wen,
  input  logic [7:0] wmask,
  input  logic [XLEN-1:0] wdata,
  input  logic            ren,
  output logic [XLEN-1:0] rdata
);
  always @(*) begin
    if (ren) rdata = pmem_read(addr);
    else     rdata = '0;
  end

  always @(*) begin
    if (wen) pmem_write(addr, wdata, wmask);
  end
endmodule

// ----- 8< ----- FILE "./SimProbeRF.sv" ----- 8< -----

// Generated by CIRCT firtool-1.62.1

module SimProbeRF #(
  parameter XLEN   = 32,
  parameter NR_REG = 16
) (
  input  logic [XLEN*NR_REG-1:0] gprs
);

  export "DPI-C" function get_reg_value;
  function int get_reg_value(input int reg_idx);
    if (reg_idx >= 1 && reg_idx < NR_REG) begin
      get_reg_value = gprs[(reg_idx+1)*XLEN-1 -: XLEN];
    end else begin
      get_reg_value = 0;
    end
  endfunction

endmodule

// ----- 8< ----- FILE "./SimEbreak.sv" ----- 8< -----

// Generated by CIRCT firtool-1.62.1
import "DPI-C" function void ebreak();

module SimEbreak (
  input logic trig
);
  always @(*) begin
    if (trig) ebreak();
  end
endmodule

// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

SimDMem.sv
SimEbreak.sv
SimIMem.sv
SimProbePC.sv
SimProbeRF.sv
