// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_s_HH_
#define _conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s.h"

namespace ap_rtl {

struct conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_s : public sc_module {
    // Port declarations 109
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_data_V_dout;
    sc_in< sc_logic > data_V_data_V_empty_n;
    sc_out< sc_logic > data_V_data_V_read;
    sc_out< sc_lv<25> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<25> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<25> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<25> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<25> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<25> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<25> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<25> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_out< sc_lv<25> > res_V_data_8_V_din;
    sc_in< sc_logic > res_V_data_8_V_full_n;
    sc_out< sc_logic > res_V_data_8_V_write;
    sc_out< sc_lv<25> > res_V_data_9_V_din;
    sc_in< sc_logic > res_V_data_9_V_full_n;
    sc_out< sc_logic > res_V_data_9_V_write;
    sc_out< sc_lv<25> > res_V_data_10_V_din;
    sc_in< sc_logic > res_V_data_10_V_full_n;
    sc_out< sc_logic > res_V_data_10_V_write;
    sc_out< sc_lv<25> > res_V_data_11_V_din;
    sc_in< sc_logic > res_V_data_11_V_full_n;
    sc_out< sc_logic > res_V_data_11_V_write;
    sc_out< sc_lv<25> > res_V_data_12_V_din;
    sc_in< sc_logic > res_V_data_12_V_full_n;
    sc_out< sc_logic > res_V_data_12_V_write;
    sc_out< sc_lv<25> > res_V_data_13_V_din;
    sc_in< sc_logic > res_V_data_13_V_full_n;
    sc_out< sc_logic > res_V_data_13_V_write;
    sc_out< sc_lv<25> > res_V_data_14_V_din;
    sc_in< sc_logic > res_V_data_14_V_full_n;
    sc_out< sc_logic > res_V_data_14_V_write;
    sc_out< sc_lv<25> > res_V_data_15_V_din;
    sc_in< sc_logic > res_V_data_15_V_full_n;
    sc_out< sc_logic > res_V_data_15_V_write;
    sc_out< sc_lv<25> > res_V_data_16_V_din;
    sc_in< sc_logic > res_V_data_16_V_full_n;
    sc_out< sc_logic > res_V_data_16_V_write;
    sc_out< sc_lv<25> > res_V_data_17_V_din;
    sc_in< sc_logic > res_V_data_17_V_full_n;
    sc_out< sc_logic > res_V_data_17_V_write;
    sc_out< sc_lv<25> > res_V_data_18_V_din;
    sc_in< sc_logic > res_V_data_18_V_full_n;
    sc_out< sc_logic > res_V_data_18_V_write;
    sc_out< sc_lv<25> > res_V_data_19_V_din;
    sc_in< sc_logic > res_V_data_19_V_full_n;
    sc_out< sc_logic > res_V_data_19_V_write;
    sc_out< sc_lv<25> > res_V_data_20_V_din;
    sc_in< sc_logic > res_V_data_20_V_full_n;
    sc_out< sc_logic > res_V_data_20_V_write;
    sc_out< sc_lv<25> > res_V_data_21_V_din;
    sc_in< sc_logic > res_V_data_21_V_full_n;
    sc_out< sc_logic > res_V_data_21_V_write;
    sc_out< sc_lv<25> > res_V_data_22_V_din;
    sc_in< sc_logic > res_V_data_22_V_full_n;
    sc_out< sc_logic > res_V_data_22_V_write;
    sc_out< sc_lv<25> > res_V_data_23_V_din;
    sc_in< sc_logic > res_V_data_23_V_full_n;
    sc_out< sc_logic > res_V_data_23_V_write;
    sc_out< sc_lv<25> > res_V_data_24_V_din;
    sc_in< sc_logic > res_V_data_24_V_full_n;
    sc_out< sc_logic > res_V_data_24_V_write;
    sc_out< sc_lv<25> > res_V_data_25_V_din;
    sc_in< sc_logic > res_V_data_25_V_full_n;
    sc_out< sc_logic > res_V_data_25_V_write;
    sc_out< sc_lv<25> > res_V_data_26_V_din;
    sc_in< sc_logic > res_V_data_26_V_full_n;
    sc_out< sc_logic > res_V_data_26_V_write;
    sc_out< sc_lv<25> > res_V_data_27_V_din;
    sc_in< sc_logic > res_V_data_27_V_full_n;
    sc_out< sc_logic > res_V_data_27_V_write;
    sc_out< sc_lv<25> > res_V_data_28_V_din;
    sc_in< sc_logic > res_V_data_28_V_full_n;
    sc_out< sc_logic > res_V_data_28_V_write;
    sc_out< sc_lv<25> > res_V_data_29_V_din;
    sc_in< sc_logic > res_V_data_29_V_full_n;
    sc_out< sc_logic > res_V_data_29_V_write;
    sc_out< sc_lv<25> > res_V_data_30_V_din;
    sc_in< sc_logic > res_V_data_30_V_full_n;
    sc_out< sc_logic > res_V_data_30_V_write;
    sc_out< sc_lv<25> > res_V_data_31_V_din;
    sc_in< sc_logic > res_V_data_31_V_full_n;
    sc_out< sc_logic > res_V_data_31_V_write;


    // Module declarations
    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_s(sc_module_name name);
    SC_HAS_PROCESS(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_s);

    ~conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_s();

    sc_trace_file* mVcdFile;

    compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s* grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_V_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln84_fu_252_p2;
    sc_signal< sc_lv<10> > add_ln84_fu_258_p2;
    sc_signal< sc_lv<10> > add_ln84_reg_267;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_272;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_ap_start;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_ap_done;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_ap_idle;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_ap_ready;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_0_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_0_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_1_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_1_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_2_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_2_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_3_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_3_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_4_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_4_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_5_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_5_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_6_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_6_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_7_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_7_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_8_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_8_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_9_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_9_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_10_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_10_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_11_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_11_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_12_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_12_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_13_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_13_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_14_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_14_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_15_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_15_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_16_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_16_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_17_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_17_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_18_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_18_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_19_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_19_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_20_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_20_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_21_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_21_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_22_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_22_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_23_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_23_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_24_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_24_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_25_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_25_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_26_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_26_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_27_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_27_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_28_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_28_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_29_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_29_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_30_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_30_V_write;
    sc_signal< sc_lv<25> > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_31_V_din;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_res_stream_V_data_31_V_write;
    sc_signal< sc_lv<10> > indvar_flatten_reg_138;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln84_fu_258_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state1();
    void thread_ap_block_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_data_V_data_V_blk_n();
    void thread_data_V_data_V_read();
    void thread_grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_ap_start();
    void thread_icmp_ln84_fu_252_p2();
    void thread_internal_ap_ready();
    void thread_real_start();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_10_V_din();
    void thread_res_V_data_10_V_write();
    void thread_res_V_data_11_V_din();
    void thread_res_V_data_11_V_write();
    void thread_res_V_data_12_V_din();
    void thread_res_V_data_12_V_write();
    void thread_res_V_data_13_V_din();
    void thread_res_V_data_13_V_write();
    void thread_res_V_data_14_V_din();
    void thread_res_V_data_14_V_write();
    void thread_res_V_data_15_V_din();
    void thread_res_V_data_15_V_write();
    void thread_res_V_data_16_V_din();
    void thread_res_V_data_16_V_write();
    void thread_res_V_data_17_V_din();
    void thread_res_V_data_17_V_write();
    void thread_res_V_data_18_V_din();
    void thread_res_V_data_18_V_write();
    void thread_res_V_data_19_V_din();
    void thread_res_V_data_19_V_write();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_20_V_din();
    void thread_res_V_data_20_V_write();
    void thread_res_V_data_21_V_din();
    void thread_res_V_data_21_V_write();
    void thread_res_V_data_22_V_din();
    void thread_res_V_data_22_V_write();
    void thread_res_V_data_23_V_din();
    void thread_res_V_data_23_V_write();
    void thread_res_V_data_24_V_din();
    void thread_res_V_data_24_V_write();
    void thread_res_V_data_25_V_din();
    void thread_res_V_data_25_V_write();
    void thread_res_V_data_26_V_din();
    void thread_res_V_data_26_V_write();
    void thread_res_V_data_27_V_din();
    void thread_res_V_data_27_V_write();
    void thread_res_V_data_28_V_din();
    void thread_res_V_data_28_V_write();
    void thread_res_V_data_29_V_din();
    void thread_res_V_data_29_V_write();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_30_V_din();
    void thread_res_V_data_30_V_write();
    void thread_res_V_data_31_V_din();
    void thread_res_V_data_31_V_write();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_res_V_data_8_V_din();
    void thread_res_V_data_8_V_write();
    void thread_res_V_data_9_V_din();
    void thread_res_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
