<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Lab2_Block_Design_auto_pc_0_synth_1" LaunchDir="F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Lab2_Block_Design_auto_pc_1_synth_1" LaunchDir="F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Lab2_Block_Design_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="Lab2_Block_Design_auto_pc_2_synth_1" LaunchDir="F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Lab2_Block_Design_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="Lab2_Block_Design_auto_pc_3_synth_1" LaunchDir="F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Lab2_Block_Design_axi_bram_ctrl_0_0_synth_1" LaunchDir="F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Lab2_Block_Design_axi_bram_ctrl_0_bram_0_synth_1" LaunchDir="F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_axi_bram_ctrl_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Lab2_Block_Design_led_ip_0_0_synth_1" LaunchDir="F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_led_ip_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Lab2_Block_Design_xbar_0_synth_1" LaunchDir="F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

