#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f34571b9d0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -9;
v000001f345722330_0 .net "A", 8 0, v000001f3456f2ea0_0;  1 drivers
v000001f345722830_0 .net "P", 8 0, v000001f3456f2c80_0;  1 drivers
v000001f345722d30_0 .net "S", 8 0, v000001f345731ca0_0;  1 drivers
v000001f3457221f0_0 .var "clk", 0 0;
v000001f345722290_0 .net "cnt", 3 0, v000001f3456f2530_0;  1 drivers
v000001f345722970_0 .var "en", 0 0;
v000001f3457223d0_0 .var "x", 3 0;
v000001f345722dd0_0 .var "y", 3 0;
v000001f3457228d0_0 .net "z", 7 0, v000001f345722650_0;  1 drivers
S_000001f34571bb60 .scope module, "CLA_dut" "algoritm_booth" 2 16, 3 1 0, S_000001f34571b9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 4 "mpd";
    .port_info 3 /INPUT 4 "mpr";
    .port_info 4 /OUTPUT 8 "res";
    .port_info 5 /OUTPUT 4 "cnt";
    .port_info 6 /OUTPUT 9 "A";
    .port_info 7 /OUTPUT 9 "S";
    .port_info 8 /OUTPUT 9 "P";
P_000001f3456d9b70 .param/l "RESULT" 0 3 18, C4<11>;
P_000001f3456d9ba8 .param/l "RUN" 0 3 16, C4<01>;
P_000001f3456d9be0 .param/l "SHIFT" 0 3 17, C4<10>;
P_000001f3456d9c18 .param/l "START" 0 3 15, C4<00>;
P_000001f3456d9c50 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
v000001f3456f2ea0_0 .var "A", 8 0;
v000001f3456f2c80_0 .var "P", 8 0;
v000001f345731ca0_0 .var "S", 8 0;
L_000001f345787c58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f3456daed0_0 .net *"_ivl_0", 3 0, L_000001f345787c58;  1 drivers
v000001f3456f2490_0 .net "clock", 0 0, v000001f3457221f0_0;  1 drivers
v000001f3456f2530_0 .var "cnt", 3 0;
v000001f3456f25d0_0 .net "enable", 0 0, v000001f345722970_0;  1 drivers
v000001f3456f2670_0 .net "mpd", 3 0, v000001f3457223d0_0;  1 drivers
v000001f3456f2710_0 .net "mpd_neg", 3 0, L_000001f345722ab0;  1 drivers
v000001f3456f27b0_0 .net "mpr", 3 0, v000001f345722dd0_0;  1 drivers
v000001f345722650_0 .var "res", 7 0;
v000001f3457226f0_0 .var "state_current", 1 0;
v000001f345722790_0 .var "state_next", 1 0;
E_000001f34571b890 .event posedge, v000001f3456f2490_0;
E_000001f34571ae50 .event anyedge, v000001f3457226f0_0, v000001f3456f25d0_0, v000001f3456f2530_0;
L_000001f345722ab0 .arith/sub 4, L_000001f345787c58, v000001f3457223d0_0;
    .scope S_000001f34571bb60;
T_0 ;
    %wait E_000001f34571b890;
    %load/vec4 v000001f3456f25d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f3457226f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f345722790_0;
    %assign/vec4 v000001f3457226f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f34571bb60;
T_1 ;
    %wait E_000001f34571ae50;
    %load/vec4 v000001f3457226f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000001f3456f25d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f345722790_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f345722790_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f345722790_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001f3456f2530_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f345722790_0, 0, 2;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f345722790_0, 0, 2;
T_1.8 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f345722790_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f34571bb60;
T_2 ;
    %wait E_000001f34571b890;
    %load/vec4 v000001f3457226f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001f3456f2670_0;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v000001f3456f2ea0_0, 0;
    %load/vec4 v000001f3456f2710_0;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v000001f345731ca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001f3456f27b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001f3456f2c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f3456f2530_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000001f3456f2c80_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000001f3456f2c80_0;
    %load/vec4 v000001f3456f2ea0_0;
    %add;
    %assign/vec4 v000001f3456f2c80_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001f3456f2c80_0;
    %load/vec4 v000001f345731ca0_0;
    %add;
    %assign/vec4 v000001f3456f2c80_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001f3456f2c80_0;
    %parti/s 1, 8, 5;
    %load/vec4 v000001f3456f2c80_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f3456f2c80_0, 0;
    %load/vec4 v000001f3456f2530_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f3456f2530_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001f3456f2c80_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v000001f345722650_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f34571b9d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f3457223d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f345722dd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3457221f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f345722970_0, 0, 1;
    %delay 50, 0;
    %vpi_func 2 35 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %pad/u 4;
    %store/vec4 v000001f3457223d0_0, 0, 4;
    %vpi_func 2 36 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %pad/u 4;
    %store/vec4 v000001f345722dd0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f345722970_0, 0, 1;
    %delay 50, 0;
    %vpi_func 2 39 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %pad/u 4;
    %store/vec4 v000001f3457223d0_0, 0, 4;
    %vpi_func 2 40 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %pad/u 4;
    %store/vec4 v000001f345722dd0_0, 0, 4;
    %delay 50, 0;
    %vpi_func 2 42 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %pad/u 4;
    %store/vec4 v000001f3457223d0_0, 0, 4;
    %vpi_func 2 43 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %pad/u 4;
    %store/vec4 v000001f345722dd0_0, 0, 4;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001f3457223d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001f345722dd0_0, 0, 4;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f3457223d0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f345722dd0_0, 0, 4;
    %delay 400, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f34571b9d0;
T_4 ;
    %delay 1, 0;
    %load/vec4 v000001f3457221f0_0;
    %inv;
    %store/vec4 v000001f3457221f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f34571b9d0;
T_5 ;
    %vpi_call 2 61 "$monitor", "Time:\011%g, x: %b, y: %b, z: %b", $time, v000001f3457223d0_0, v000001f345722dd0_0, v000001f3457228d0_0, " " {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001f34571b9d0;
T_6 ;
    %vpi_call 2 71 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 72 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\algoritm_booth.v";
