>Dmel_RG2
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG3
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG5
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG9
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG18N
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG19
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG22
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG24
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG25
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG28
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG32N
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG34
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG36
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dmel_RG38N
GTCAGTCCCTGGGTTTCTGTCGGGCCC
>Dsim_MD03
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD06
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD105
GTCGGCCCCCGGGCTTCTGTCGGGCCC
>Dsim_MD106
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD146
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD15
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD197
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD199
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD201
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD221
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD224
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD225
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD233
GTCAGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD235
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD238
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD243
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD251
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD255
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD63
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD72
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dsim_MD73
GTCGGCCCCTGGGCTTCTGTCGGGCCC
>Dyak_528_3514
GTCGGCTCCTGGGCTTCTGTCGGGCCT
>Dere_528_3514
GTCGGCTCCTGGGCTTCTGTCGGGCCC
