###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       368641   # Number of WRITE/WRITEP commands
num_reads_done                 =       830691   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       622459   # Number of read row buffer hits
num_read_cmds                  =       830691   # Number of READ/READP commands
num_writes_done                =       368671   # Number of read requests issued
num_write_row_hits             =       291920   # Number of write row buffer hits
num_act_cmds                   =       286383   # Number of ACT commands
num_pre_cmds                   =       286355   # Number of PRE commands
num_ondemand_pres              =       260720   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9548138   # Cyles of rank active rank.0
rank_active_cycles.1           =      9332650   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       451862   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       667350   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1136757   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13893   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4130   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3532   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4969   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3284   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4175   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3846   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1182   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1369   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22253   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           73   # Write cmd latency (cycles)
write_latency[20-39]           =          843   # Write cmd latency (cycles)
write_latency[40-59]           =         1498   # Write cmd latency (cycles)
write_latency[60-79]           =         2747   # Write cmd latency (cycles)
write_latency[80-99]           =         5175   # Write cmd latency (cycles)
write_latency[100-119]         =         7393   # Write cmd latency (cycles)
write_latency[120-139]         =        10434   # Write cmd latency (cycles)
write_latency[140-159]         =        13694   # Write cmd latency (cycles)
write_latency[160-179]         =        16284   # Write cmd latency (cycles)
write_latency[180-199]         =        18427   # Write cmd latency (cycles)
write_latency[200-]            =       292073   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       275288   # Read request latency (cycles)
read_latency[40-59]            =        96760   # Read request latency (cycles)
read_latency[60-79]            =       122924   # Read request latency (cycles)
read_latency[80-99]            =        51582   # Read request latency (cycles)
read_latency[100-119]          =        38850   # Read request latency (cycles)
read_latency[120-139]          =        32814   # Read request latency (cycles)
read_latency[140-159]          =        21920   # Read request latency (cycles)
read_latency[160-179]          =        17568   # Read request latency (cycles)
read_latency[180-199]          =        13823   # Read request latency (cycles)
read_latency[200-]             =       159158   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.84026e+09   # Write energy
read_energy                    =  3.34935e+09   # Read energy
act_energy                     =  7.83544e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.16894e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.20328e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95804e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82357e+09   # Active standby energy rank.1
average_read_latency           =      146.064   # Average read request latency (cycles)
average_interarrival           =      8.33757   # Average request interarrival latency (cycles)
total_energy                   =  1.89966e+10   # Total energy (pJ)
average_power                  =      1899.66   # Average power (mW)
average_bandwidth              =      10.2346   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       356732   # Number of WRITE/WRITEP commands
num_reads_done                 =       805138   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       599964   # Number of read row buffer hits
num_read_cmds                  =       805135   # Number of READ/READP commands
num_writes_done                =       356766   # Number of read requests issued
num_write_row_hits             =       281261   # Number of write row buffer hits
num_act_cmds                   =       281911   # Number of ACT commands
num_pre_cmds                   =       281879   # Number of PRE commands
num_ondemand_pres              =       257272   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9463084   # Cyles of rank active rank.0
rank_active_cycles.1           =      9428799   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       536916   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       571201   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1097594   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15658   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4149   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3500   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5045   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3248   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4087   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3866   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1166   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1417   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22236   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           99   # Write cmd latency (cycles)
write_latency[20-39]           =         1027   # Write cmd latency (cycles)
write_latency[40-59]           =         1478   # Write cmd latency (cycles)
write_latency[60-79]           =         2812   # Write cmd latency (cycles)
write_latency[80-99]           =         5288   # Write cmd latency (cycles)
write_latency[100-119]         =         7502   # Write cmd latency (cycles)
write_latency[120-139]         =        10693   # Write cmd latency (cycles)
write_latency[140-159]         =        13719   # Write cmd latency (cycles)
write_latency[160-179]         =        16326   # Write cmd latency (cycles)
write_latency[180-199]         =        18908   # Write cmd latency (cycles)
write_latency[200-]            =       278880   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       276105   # Read request latency (cycles)
read_latency[40-59]            =        93863   # Read request latency (cycles)
read_latency[60-79]            =       124327   # Read request latency (cycles)
read_latency[80-99]            =        49591   # Read request latency (cycles)
read_latency[100-119]          =        37838   # Read request latency (cycles)
read_latency[120-139]          =        32156   # Read request latency (cycles)
read_latency[140-159]          =        20943   # Read request latency (cycles)
read_latency[160-179]          =        16250   # Read request latency (cycles)
read_latency[180-199]          =        13135   # Read request latency (cycles)
read_latency[200-]             =       140927   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.78081e+09   # Write energy
read_energy                    =   3.2463e+09   # Read energy
act_energy                     =  7.71308e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.5772e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.74176e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90496e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88357e+09   # Active standby energy rank.1
average_read_latency           =      134.018   # Average read request latency (cycles)
average_interarrival           =       8.6061   # Average request interarrival latency (cycles)
total_energy                   =  1.88235e+10   # Total energy (pJ)
average_power                  =      1882.35   # Average power (mW)
average_bandwidth              =      9.91491   # Average bandwidth
