{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527684540950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527684540952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 17:19:00 2018 " "Processing started: Wed May 30 17:19:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527684540952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527684540952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sinx -c sinx " "Command: quartus_map --read_settings_files=on --write_settings_files=off sinx -c sinx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527684540952 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527684541352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684541429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684541429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sinx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sinx " "Found entity 1: sinx" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684541436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684541436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/reg16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684541440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684541440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regtrm.sv 1 1 " "Found 1 design units, including 1 entities, in source file regtrm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regTrm " "Found entity 1: regTrm" {  } { { "regTrm.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/regTrm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684541448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684541448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplyer.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplyer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplyer " "Found entity 1: multiplyer" {  } { { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684541453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684541453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684541458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684541458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Table.sv(10) " "Verilog HDL warning at Table.sv(10): extended using \"x\" or \"z\"" {  } { { "Table.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Table.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1527684541470 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Table.sv(11) " "Verilog HDL warning at Table.sv(11): extended using \"x\" or \"z\"" {  } { { "Table.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Table.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1527684541471 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Table.sv(12) " "Verilog HDL warning at Table.sv(12): extended using \"x\" or \"z\"" {  } { { "Table.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Table.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1527684541471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table.sv 1 1 " "Found 1 design units, including 1 entities, in source file table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Table " "Found entity 1: Table" {  } { { "Table.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Table.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684541471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684541471 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux16to1.sv(4) " "Verilog HDL warning at Mux16to1.sv(4): extended using \"x\" or \"z\"" {  } { { "Mux16to1.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Mux16to1.sv" 4 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1527684541474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16to1 " "Found entity 1: Mux16to1" {  } { { "Mux16to1.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Mux16to1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684541474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684541474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compy_trm.sv 1 1 " "Found 1 design units, including 1 entities, in source file compy_trm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compY_Trm " "Found entity 1: compY_Trm" {  } { { "compY_Trm.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/compY_Trm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684541478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684541478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regy.sv 1 1 " "Found 1 design units, including 1 entities, in source file regy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regY " "Found entity 1: regY" {  } { { "regY.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/regY.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684541488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684541488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sinx " "Elaborating entity \"sinx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527684541520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst\"" {  } { { "sinx.bdf" "inst" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { -48 952 1120 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684541562 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sign Controller.sv(35) " "Verilog HDL Always Construct warning at Controller.sv(35): variable \"Sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527684541594 "|sinx|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tabCnt Controller.sv(35) " "Verilog HDL Always Construct warning at Controller.sv(35): variable \"tabCnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527684541594 "|sinx|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sign Controller.sv(25) " "Verilog HDL Always Construct warning at Controller.sv(25): inferring latch(es) for variable \"Sign\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527684541594 "|sinx|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tabCnt Controller.sv(25) " "Verilog HDL Always Construct warning at Controller.sv(25): inferring latch(es) for variable \"tabCnt\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527684541594 "|sinx|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tabCnt\[0\] Controller.sv(25) " "Inferred latch for \"tabCnt\[0\]\" at Controller.sv(25)" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527684541594 "|sinx|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tabCnt\[1\] Controller.sv(25) " "Inferred latch for \"tabCnt\[1\]\" at Controller.sv(25)" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527684541594 "|sinx|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tabCnt\[2\] Controller.sv(25) " "Inferred latch for \"tabCnt\[2\]\" at Controller.sv(25)" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527684541594 "|sinx|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sign Controller.sv(25) " "Inferred latch for \"Sign\" at Controller.sv(25)" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527684541595 "|sinx|Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compY_Trm compY_Trm:inst9 " "Elaborating entity \"compY_Trm\" for hierarchy \"compY_Trm:inst9\"" {  } { { "sinx.bdf" "inst9" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 128 656 816 208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684541600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regTrm regTrm:regTrm1 " "Elaborating entity \"regTrm\" for hierarchy \"regTrm:regTrm1\"" {  } { { "sinx.bdf" "regTrm1" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 208 344 520 352 "regTrm1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684541605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyer multiplyer:multiplyer1 " "Elaborating entity \"multiplyer\" for hierarchy \"multiplyer:multiplyer1\"" {  } { { "sinx.bdf" "multiplyer1" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684541607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16to1 Mux16to1:Mux1 " "Elaborating entity \"Mux16to1\" for hierarchy \"Mux16to1:Mux1\"" {  } { { "sinx.bdf" "Mux1" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 224 -136 40 336 "Mux1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684541610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Table Table:table1 " "Elaborating entity \"Table\" for hierarchy \"Table:table1\"" {  } { { "sinx.bdf" "table1" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 168 -360 -192 248 "table1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684541615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 reg16:inst8 " "Elaborating entity \"reg16\" for hierarchy \"reg16:inst8\"" {  } { { "sinx.bdf" "inst8" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 296 -368 -192 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684541621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regY regY:inst10 " "Elaborating entity \"regY\" for hierarchy \"regY:inst10\"" {  } { { "sinx.bdf" "inst10" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 8 192 368 120 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684541623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:inst2 " "Elaborating entity \"Adder\" for hierarchy \"Adder:inst2\"" {  } { { "sinx.bdf" "inst2" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 304 656 840 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684541629 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplyer:multiplyer1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplyer:multiplyer1\|Mult0\"" {  } { { "multiplyer.sv" "Mult0" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684542460 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1527684542460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplyer:multiplyer1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplyer:multiplyer1\|lpm_mult:Mult0\"" {  } { { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684543619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplyer:multiplyer1\|lpm_mult:Mult0 " "Instantiated megafunction \"multiplyer:multiplyer1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684543637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684543637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684543637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684543637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684543637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684543637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684543637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684543637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684543637 ""}  } { { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527684543637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684544051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684544051 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1527684544571 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1527684544571 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block output node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684544571 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1 " "DSP block multiplier node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684544571 ""}  } { { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684544571 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Quartus II" 0 -1 1527684544571 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1527684544571 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1527684544571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684545435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684545436 ""}  } { { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527684545436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_r2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_r2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_r2h1 " "Found entity 1: mac_mult_r2h1" {  } { { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684545585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684545585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jul " "Found entity 1: mult_jul" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684545686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684545686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684546716 ""}  } { { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527684546716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kv82 " "Found entity 1: mac_out_kv82" {  } { { "db/mac_out_kv82.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_out_kv82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684546786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684546786 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546918 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1527684546918 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1527684546918 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[11\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[10\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[9\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[8\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[8\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[7\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[7\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[6\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[6\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[5\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[5\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[4\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[4\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 46 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[9\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[8\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[8\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[7\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[7\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[6\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[6\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[5\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[5\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[4\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[4\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[3\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[3\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[2\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[2\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[8\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[8\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[7\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[7\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[6\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[6\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[5\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[5\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[4\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[4\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[3\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[3\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[2\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[2\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[1\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[1\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le4a\[17\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le4a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 49 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[17\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 51 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[16\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 51 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[12\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 51 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[17\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[16\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[15\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[14\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[13\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[12\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[11\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[10\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[15\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[14\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[13\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[12\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[11\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[10\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[9\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[8\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[8\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[13\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[12\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[11\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[10\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[9\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[8\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[8\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[7\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[7\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[6\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[6\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546931 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[6]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1527684546931 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1527684546931 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le4a\[16\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le4a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 49 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546974 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[17\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 50 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546974 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[16\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 50 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546974 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[15\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 50 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546974 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[14\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 50 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546974 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[15\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 51 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546974 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[14\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 51 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546974 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[13\] " "Synthesized away node \"multiplyer:multiplyer1\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_jul.tdf" 51 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mac_mult_r2h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_1ht.tdf" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 4 -1 0 } } { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684546974 "|sinx|multiplyer:multiplyer1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[13]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1527684546974 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1527684546974 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1527684547288 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "206 " "Ignored 206 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1527684547288 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1527684547288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1527684548234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1527684549105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/output_files/sinx.map.smsg " "Generated suppressed messages file E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/output_files/sinx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1527684549518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527684549985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684549985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527684551689 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527684551689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527684551689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527684551689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527684551868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 17:19:11 2018 " "Processing ended: Wed May 30 17:19:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527684551868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527684551868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527684551868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527684551868 ""}
