Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Nov  9 23:23:05 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clock_divider_timing_summary_routed.rpt -pb clock_divider_timing_summary_routed.pb -rpx clock_divider_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_divider
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    26          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: DFF0/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[10].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[11].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[12].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[13].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[14].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[15].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[16].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[17].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[18].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[19].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[1].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[20].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[21].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[22].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[23].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[24].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[25].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[2].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[3].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[4].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[5].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[6].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[7].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[8].DFF_instantiate/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FFC[9].DFF_instantiate/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 DFF0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.750     5.384    DFF0/clk
    SLICE_X41Y34         FDCE                                         r  DFF0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456     5.840 f  DFF0/Q_reg/Q
                         net (fo=2, routed)           1.009     6.849    DFF0/Q_reg_0
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.973 r  DFF0/Q_i_1/O
                         net (fo=1, routed)           0.000     6.973    DFF0/Q_i_1_n_0
    SLICE_X41Y34         FDCE                                         r  DFF0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.573    14.931    DFF0/clk
    SLICE_X41Y34         FDCE                                         r  DFF0/Q_reg/C
                         clock pessimism              0.453    15.384    
                         clock uncertainty           -0.035    15.349    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)        0.029    15.378    DFF0/Q_reg
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 DFF0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.590     1.468    DFF0/clk
    SLICE_X41Y34         FDCE                                         r  DFF0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  DFF0/Q_reg/Q
                         net (fo=2, routed)           0.356     1.965    DFF0/Q_reg_0
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.010 r  DFF0/Q_i_1/O
                         net (fo=1, routed)           0.000     2.010    DFF0/Q_i_1_n_0
    SLICE_X41Y34         FDCE                                         r  DFF0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.857     1.982    DFF0/clk
    SLICE_X41Y34         FDCE                                         r  DFF0/Q_reg/C
                         clock pessimism             -0.514     1.468    
    SLICE_X41Y34         FDCE (Hold_fdce_C_D)         0.091     1.559    DFF0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34    DFF0/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34    DFF0/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34    DFF0/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34    DFF0/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34    DFF0/Q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FFC[26].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.759ns  (logic 4.071ns (70.687%)  route 1.688ns (29.313%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  FFC[26].DFF_instantiate/Q_reg/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FFC[26].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           1.688     2.144    led_clk_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615     5.759 r  led_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.759    led_clk
    Y17                                                               r  led_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFC[25].DFF_instantiate/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.462ns  (logic 1.583ns (45.725%)  route 1.879ns (54.275%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.879     3.462    FFC[25].DFF_instantiate/rst_IBUF
    SLICE_X42Y37         FDCE                                         f  FFC[25].DFF_instantiate/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFC[23].DFF_instantiate/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.323ns  (logic 1.583ns (47.630%)  route 1.740ns (52.370%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.740     3.323    FFC[23].DFF_instantiate/rst_IBUF
    SLICE_X42Y36         FDCE                                         f  FFC[23].DFF_instantiate/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFC[26].DFF_instantiate/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.323ns  (logic 1.583ns (47.630%)  route 1.740ns (52.370%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.740     3.323    FFC[26].DFF_instantiate/rst_IBUF
    SLICE_X43Y36         FDCE                                         f  FFC[26].DFF_instantiate/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFC[15].DFF_instantiate/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.304ns  (logic 1.583ns (47.900%)  route 1.722ns (52.100%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.722     3.304    FFC[15].DFF_instantiate/rst_IBUF
    SLICE_X40Y32         FDCE                                         f  FFC[15].DFF_instantiate/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFC[16].DFF_instantiate/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 1.583ns (47.963%)  route 1.717ns (52.037%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.717     3.300    FFC[16].DFF_instantiate/rst_IBUF
    SLICE_X41Y32         FDCE                                         f  FFC[16].DFF_instantiate/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFC[8].DFF_instantiate/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.170ns  (logic 1.583ns (49.934%)  route 1.587ns (50.066%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.587     3.170    FFC[8].DFF_instantiate/rst
    SLICE_X40Y36         FDCE                                         f  FFC[8].DFF_instantiate/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFC[21].DFF_instantiate/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.167ns  (logic 1.583ns (49.971%)  route 1.585ns (50.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.585     3.167    FFC[21].DFF_instantiate/rst_IBUF
    SLICE_X43Y35         FDCE                                         f  FFC[21].DFF_instantiate/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFC[22].DFF_instantiate/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.167ns  (logic 1.583ns (49.971%)  route 1.585ns (50.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.585     3.167    FFC[22].DFF_instantiate/rst_IBUF
    SLICE_X42Y35         FDCE                                         f  FFC[22].DFF_instantiate/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFC[9].DFF_instantiate/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.165ns  (logic 1.583ns (50.003%)  route 1.583ns (49.997%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.583     3.165    FFC[9].DFF_instantiate/rst
    SLICE_X41Y36         FDCE                                         f  FFC[9].DFF_instantiate/Q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FFC[14].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FFC[14].DFF_instantiate/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE                         0.000     0.000 r  FFC[14].DFF_instantiate/Q_reg/C
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FFC[14].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    FFC[14].DFF_instantiate/Q_reg_0
    SLICE_X39Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  FFC[14].DFF_instantiate/Q_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    FFC[14].DFF_instantiate/Q_i_1__13_n_0
    SLICE_X39Y32         FDCE                                         r  FFC[14].DFF_instantiate/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFC[16].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FFC[16].DFF_instantiate/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE                         0.000     0.000 r  FFC[16].DFF_instantiate/Q_reg/C
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FFC[16].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    FFC[16].DFF_instantiate/Q_reg_0
    SLICE_X41Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  FFC[16].DFF_instantiate/Q_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    FFC[16].DFF_instantiate/Q_i_1__15_n_0
    SLICE_X41Y32         FDCE                                         r  FFC[16].DFF_instantiate/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFC[24].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FFC[24].DFF_instantiate/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE                         0.000     0.000 r  FFC[24].DFF_instantiate/Q_reg/C
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FFC[24].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    FFC[24].DFF_instantiate/Q_reg_0
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  FFC[24].DFF_instantiate/Q_i_1__23/O
                         net (fo=1, routed)           0.000     0.354    FFC[24].DFF_instantiate/Q_i_1__23_n_0
    SLICE_X41Y37         FDCE                                         r  FFC[24].DFF_instantiate/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFC[26].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FFC[26].DFF_instantiate/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  FFC[26].DFF_instantiate/Q_reg/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FFC[26].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    FFC[26].DFF_instantiate/led_clk
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  FFC[26].DFF_instantiate/Q_i_1__25/O
                         net (fo=1, routed)           0.000     0.354    FFC[26].DFF_instantiate/Q_i_1__25_n_0
    SLICE_X43Y36         FDCE                                         r  FFC[26].DFF_instantiate/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFC[7].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FFC[7].DFF_instantiate/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE                         0.000     0.000 r  FFC[7].DFF_instantiate/Q_reg/C
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FFC[7].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    FFC[7].DFF_instantiate/Q_reg_0
    SLICE_X39Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  FFC[7].DFF_instantiate/Q_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    FFC[7].DFF_instantiate/Q_i_1__6_n_0
    SLICE_X39Y36         FDCE                                         r  FFC[7].DFF_instantiate/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFC[9].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FFC[9].DFF_instantiate/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE                         0.000     0.000 r  FFC[9].DFF_instantiate/Q_reg/C
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FFC[9].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    FFC[9].DFF_instantiate/Q_reg_0
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  FFC[9].DFF_instantiate/Q_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    FFC[9].DFF_instantiate/Q_i_1__8_n_0
    SLICE_X41Y36         FDCE                                         r  FFC[9].DFF_instantiate/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFC[17].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FFC[17].DFF_instantiate/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE                         0.000     0.000 r  FFC[17].DFF_instantiate/Q_reg/C
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FFC[17].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    FFC[17].DFF_instantiate/Q_reg_0
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  FFC[17].DFF_instantiate/Q_i_1__16/O
                         net (fo=1, routed)           0.000     0.354    FFC[17].DFF_instantiate/Q_i_1__16_n_0
    SLICE_X41Y31         FDCE                                         r  FFC[17].DFF_instantiate/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFC[20].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FFC[20].DFF_instantiate/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE                         0.000     0.000 r  FFC[20].DFF_instantiate/Q_reg/C
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FFC[20].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    FFC[20].DFF_instantiate/Q_reg_0
    SLICE_X43Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  FFC[20].DFF_instantiate/Q_i_1__19/O
                         net (fo=1, routed)           0.000     0.354    FFC[20].DFF_instantiate/Q_i_1__19_n_0
    SLICE_X43Y34         FDCE                                         r  FFC[20].DFF_instantiate/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFC[5].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FFC[5].DFF_instantiate/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE                         0.000     0.000 r  FFC[5].DFF_instantiate/Q_reg/C
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FFC[5].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    FFC[5].DFF_instantiate/Q_reg_0
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  FFC[5].DFF_instantiate/Q_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    FFC[5].DFF_instantiate/Q_i_1__4_n_0
    SLICE_X39Y34         FDCE                                         r  FFC[5].DFF_instantiate/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFC[6].DFF_instantiate/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FFC[6].DFF_instantiate/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE                         0.000     0.000 r  FFC[6].DFF_instantiate/Q_reg/C
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FFC[6].DFF_instantiate/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    FFC[6].DFF_instantiate/Q_reg_0
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  FFC[6].DFF_instantiate/Q_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    FFC[6].DFF_instantiate/Q_i_1__5_n_0
    SLICE_X39Y35         FDCE                                         r  FFC[6].DFF_instantiate/Q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFF0/Q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.583ns (62.174%)  route 0.963ns (37.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=27, routed)          0.963     2.546    DFF0/rst_IBUF
    SLICE_X41Y34         FDCE                                         f  DFF0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.573     4.931    DFF0/clk
    SLICE_X41Y34         FDCE                                         r  DFF0/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFF0/Q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.350ns (46.149%)  route 0.408ns (53.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=27, routed)          0.408     0.758    DFF0/rst_IBUF
    SLICE_X41Y34         FDCE                                         f  DFF0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.857     1.982    DFF0/clk
    SLICE_X41Y34         FDCE                                         r  DFF0/Q_reg/C





