Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jan 11 17:21:06 2024
| Host         : pclab211 running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : finn_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7402)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15211)
5. checking no_input_delay (43)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7402)
---------------------------
 There are 7402 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15211)
----------------------------------------------------
 There are 15211 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                15214          inf        0.000                      0                15214           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         15214 Endpoints
Min Delay         15214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.494ns  (logic 1.228ns (5.014%)  route 23.266ns (94.986%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          3.041     3.497    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     3.621 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11/O
                         net (fo=1, routed)           0.819     4.439    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11_n_3
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.563 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9/O
                         net (fo=5, routed)           1.183     5.746    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9_n_3
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.870 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3/O
                         net (fo=3, routed)           0.926     6.797    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_1/O
                         net (fo=1039, routed)       13.025    19.946    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.070 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2812[5]_i_1/O
                         net (fo=38, routed)          1.733    21.803    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152    21.955 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808[31]_i_1/O
                         net (fo=64, routed)          2.539    24.494    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U_n_534
    SLICE_X9Y75          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.494ns  (logic 1.228ns (5.014%)  route 23.266ns (94.986%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          3.041     3.497    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     3.621 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11/O
                         net (fo=1, routed)           0.819     4.439    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11_n_3
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.563 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9/O
                         net (fo=5, routed)           1.183     5.746    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9_n_3
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.870 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3/O
                         net (fo=3, routed)           0.926     6.797    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_1/O
                         net (fo=1039, routed)       13.025    19.946    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.070 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2812[5]_i_1/O
                         net (fo=38, routed)          1.733    21.803    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152    21.955 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808[31]_i_1/O
                         net (fo=64, routed)          2.539    24.494    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U_n_534
    SLICE_X9Y75          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.494ns  (logic 1.228ns (5.014%)  route 23.266ns (94.986%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          3.041     3.497    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     3.621 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11/O
                         net (fo=1, routed)           0.819     4.439    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11_n_3
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.563 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9/O
                         net (fo=5, routed)           1.183     5.746    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9_n_3
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.870 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3/O
                         net (fo=3, routed)           0.926     6.797    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_1/O
                         net (fo=1039, routed)       13.025    19.946    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.070 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2812[5]_i_1/O
                         net (fo=38, routed)          1.733    21.803    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152    21.955 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808[31]_i_1/O
                         net (fo=64, routed)          2.539    24.494    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U_n_534
    SLICE_X9Y75          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.494ns  (logic 1.228ns (5.014%)  route 23.266ns (94.986%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          3.041     3.497    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     3.621 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11/O
                         net (fo=1, routed)           0.819     4.439    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11_n_3
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.563 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9/O
                         net (fo=5, routed)           1.183     5.746    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9_n_3
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.870 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3/O
                         net (fo=3, routed)           0.926     6.797    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_1/O
                         net (fo=1039, routed)       13.025    19.946    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.070 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2812[5]_i_1/O
                         net (fo=38, routed)          1.733    21.803    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152    21.955 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808[31]_i_1/O
                         net (fo=64, routed)          2.539    24.494    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U_n_534
    SLICE_X9Y75          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.328ns  (logic 1.228ns (5.048%)  route 23.100ns (94.952%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          3.041     3.497    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     3.621 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11/O
                         net (fo=1, routed)           0.819     4.439    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11_n_3
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.563 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9/O
                         net (fo=5, routed)           1.183     5.746    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9_n_3
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.870 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3/O
                         net (fo=3, routed)           0.926     6.797    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_1/O
                         net (fo=1039, routed)       13.025    19.946    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.070 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2812[5]_i_1/O
                         net (fo=38, routed)          1.733    21.803    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152    21.955 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808[31]_i_1/O
                         net (fo=64, routed)          2.373    24.328    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U_n_534
    SLICE_X9Y74          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.328ns  (logic 1.228ns (5.048%)  route 23.100ns (94.952%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          3.041     3.497    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     3.621 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11/O
                         net (fo=1, routed)           0.819     4.439    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11_n_3
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.563 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9/O
                         net (fo=5, routed)           1.183     5.746    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9_n_3
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.870 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3/O
                         net (fo=3, routed)           0.926     6.797    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_1/O
                         net (fo=1039, routed)       13.025    19.946    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.070 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2812[5]_i_1/O
                         net (fo=38, routed)          1.733    21.803    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152    21.955 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808[31]_i_1/O
                         net (fo=64, routed)          2.373    24.328    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U_n_534
    SLICE_X9Y74          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.328ns  (logic 1.228ns (5.048%)  route 23.100ns (94.952%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          3.041     3.497    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     3.621 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11/O
                         net (fo=1, routed)           0.819     4.439    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11_n_3
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.563 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9/O
                         net (fo=5, routed)           1.183     5.746    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9_n_3
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.870 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3/O
                         net (fo=3, routed)           0.926     6.797    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_1/O
                         net (fo=1039, routed)       13.025    19.946    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.070 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2812[5]_i_1/O
                         net (fo=38, routed)          1.733    21.803    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152    21.955 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808[31]_i_1/O
                         net (fo=64, routed)          2.373    24.328    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U_n_534
    SLICE_X9Y74          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.328ns  (logic 1.228ns (5.048%)  route 23.100ns (94.952%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          3.041     3.497    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     3.621 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11/O
                         net (fo=1, routed)           0.819     4.439    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11_n_3
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.563 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9/O
                         net (fo=5, routed)           1.183     5.746    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9_n_3
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.870 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3/O
                         net (fo=3, routed)           0.926     6.797    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_1/O
                         net (fo=1039, routed)       13.025    19.946    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.070 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2812[5]_i_1/O
                         net (fo=38, routed)          1.733    21.803    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152    21.955 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808[31]_i_1/O
                         net (fo=64, routed)          2.373    24.328    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U_n_534
    SLICE_X9Y74          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.180ns  (logic 1.228ns (5.079%)  route 22.952ns (94.921%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          3.041     3.497    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     3.621 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11/O
                         net (fo=1, routed)           0.819     4.439    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11_n_3
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.563 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9/O
                         net (fo=5, routed)           1.183     5.746    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9_n_3
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.870 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3/O
                         net (fo=3, routed)           0.926     6.797    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_1/O
                         net (fo=1039, routed)       13.025    19.946    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.070 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2812[5]_i_1/O
                         net (fo=38, routed)          1.733    21.803    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152    21.955 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808[31]_i_1/O
                         net (fo=64, routed)          2.225    24.180    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U_n_534
    SLICE_X9Y73          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.180ns  (logic 1.228ns (5.079%)  route 22.952ns (94.921%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=92, routed)          3.041     3.497    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124     3.621 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11/O
                         net (fo=1, routed)           0.819     4.439    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_11_n_3
    SLICE_X12Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.563 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9/O
                         net (fo=5, routed)           1.183     5.746    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_9_n_3
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.870 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3/O
                         net (fo=3, routed)           0.926     6.797    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_3_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_31555[0]_i_1/O
                         net (fo=1039, routed)       13.025    19.946    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_condition_92
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.124    20.070 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2812[5]_i_1/O
                         net (fo=38, routed)          1.733    21.803    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152    21.955 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_2808[31]_i_1/O
                         net (fo=64, routed)          2.225    24.180    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U_n_534
    SLICE_X9Y73          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_2808_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_0_U/q0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_0_load_reg_4072_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_0_U/q0_reg[2]/C
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_0_U/q0_reg[2]/Q
                         net (fo=1, routed)           0.051     0.192    finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_0_q0[2]
    SLICE_X33Y98         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_0_load_reg_4072_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[1][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.128ns (64.569%)  route 0.070ns (35.431%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[1][14]/C
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[1][14]/Q
                         net (fo=3, routed)           0.070     0.198    finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/out_V_TDATA[46]
    SLICE_X39Y101        FDRE                                         r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[2][31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[1][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.128ns (64.409%)  route 0.071ns (35.591%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[2][31]/C
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[2][31]/Q
                         net (fo=3, routed)           0.071     0.199    finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/out_V_TDATA[95]
    SLICE_X39Y91         FDRE                                         r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[22][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[22][0]/C
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[22][0]/Q
                         net (fo=3, routed)           0.075     0.223    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/in0_V_TDATA[44]
    SLICE_X55Y105        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[21][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[21][0]/C
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[21][0]/Q
                         net (fo=3, routed)           0.075     0.223    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/in0_V_TDATA[42]
    SLICE_X55Y105        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[3][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[105]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.369%)  route 0.075ns (33.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[3][9]/C
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[3][9]/Q
                         net (fo=3, routed)           0.075     0.223    finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/regslice_both_in0_V_U/in0_V_TDATA[105]
    SLICE_X43Y88         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[105]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[21][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.148ns (66.156%)  route 0.076ns (33.844%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[21][1]/C
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[21][1]/Q
                         net (fo=3, routed)           0.076     0.224    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/in0_V_TDATA[43]
    SLICE_X55Y105        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[20][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.164ns (72.151%)  route 0.063ns (27.849%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[20][0]/C
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finn_design_i/StreamingDataWidthConverter_rtl_1/inst/impl/core/genUp.ADat_reg[20][0]/Q
                         net (fo=3, routed)           0.063     0.227    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/in0_V_TDATA[40]
    SLICE_X55Y105        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srlo_reg[34]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srlo_reg[34]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srlo_reg[34]/Q
                         net (fo=2, routed)           0.099     0.240    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/in0_V_TDATA[34]
    SLICE_X0Y77          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_1_load_reg_4077_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_1_load_reg_4077_pp0_iter3_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.393%)  route 0.100ns (41.607%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_1_load_reg_4077_reg[5]/C
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_1_load_reg_4077_reg[5]/Q
                         net (fo=1, routed)           0.100     0.241    finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_1_load_reg_4077[5]
    SLICE_X33Y99         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/p_ZL7threshs_1_load_reg_4077_pp0_iter3_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





