{
  "Top": "object_detect_nnbw",
  "RtlTop": "object_detect_nnbw",
  "RtlPrefix": "",
  "RtlSubPrefix": "object_detect_nnbw_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "length": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "length_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "object_detect_nnbw"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "32834 ~ ?",
    "Latency": "32833"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "object_detect_nnbw",
    "Version": "1.0",
    "DisplayName": "Object_detect_nnbw",
    "Revision": "2114064443",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_object_detect_nnbw_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/nn.cpp",
      "..\/..\/..\/nn.h",
      "C:\/Users\/vuppalapati2024\/Downloads\/b2.h",
      "C:\/Users\/vuppalapati2024\/Downloads\/w2.h",
      "C:\/Users\/vuppalapati2024\/Downloads\/b1.h",
      "C:\/Users\/vuppalapati2024\/Downloads\/w1.h"
    ],
    "TestBench": ["..\/..\/..\/tb_nn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/object_detect_nnbw_control_s_axi.vhd",
      "impl\/vhdl\/object_detect_nnbw_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/object_detect_nnbw_gmem_m_axi.vhd",
      "impl\/vhdl\/object_detect_nnbw_local_input_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.vhd",
      "impl\/vhdl\/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.vhd",
      "impl\/vhdl\/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_1.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_4.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/object_detect_nnbw_sparsemux_9_2_16_1_1.vhd",
      "impl\/vhdl\/object_detect_nnbw_sparsemux_9_2_16_1_1_x.vhd",
      "impl\/vhdl\/object_detect_nnbw.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/object_detect_nnbw_control_s_axi.v",
      "impl\/verilog\/object_detect_nnbw_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/object_detect_nnbw_gmem_m_axi.v",
      "impl\/verilog\/object_detect_nnbw_local_input_RAM_AUTO_1R1W.v",
      "impl\/verilog\/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v",
      "impl\/verilog\/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.v",
      "impl\/verilog\/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_1.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_4.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R.dat",
      "impl\/verilog\/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R.v",
      "impl\/verilog\/object_detect_nnbw_sparsemux_9_2_16_1_1.v",
      "impl\/verilog\/object_detect_nnbw_sparsemux_9_2_16_1_1_x.v",
      "impl\/verilog\/object_detect_nnbw.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/object_detect_nnbw_v1_0\/data\/object_detect_nnbw.mdd",
      "impl\/misc\/drivers\/object_detect_nnbw_v1_0\/data\/object_detect_nnbw.tcl",
      "impl\/misc\/drivers\/object_detect_nnbw_v1_0\/data\/object_detect_nnbw.yaml",
      "impl\/misc\/drivers\/object_detect_nnbw_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/object_detect_nnbw_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/object_detect_nnbw_v1_0\/src\/xobject_detect_nnbw.c",
      "impl\/misc\/drivers\/object_detect_nnbw_v1_0\/src\/xobject_detect_nnbw.h",
      "impl\/misc\/drivers\/object_detect_nnbw_v1_0\/src\/xobject_detect_nnbw_hw.h",
      "impl\/misc\/drivers\/object_detect_nnbw_v1_0\/src\/xobject_detect_nnbw_linux.c",
      "impl\/misc\/drivers\/object_detect_nnbw_v1_0\/src\/xobject_detect_nnbw_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/object_detect_nnbw.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_r_1",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_2",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        },
        {
          "offset": "0x28",
          "name": "length_r",
          "access": "W",
          "description": "Data signal of length_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "length_r",
              "access": "W",
              "description": "Bit 31 to 0 of length_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "length"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "object_detect_nnbw",
      "BindInstances": "local_input_U icmp_ln34_fu_489_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "object_detect_nnbw_Pipeline_1",
          "InstanceName": "grp_object_detect_nnbw_Pipeline_1_fu_324",
          "BindInstances": "empty_fu_103_p2 exitcond18_fu_113_p2"
        },
        {
          "ModuleName": "object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2",
          "InstanceName": "grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333",
          "BindInstances": "icmp_ln38_fu_749_p2 add_ln38_1_fu_755_p2 add_ln38_fu_767_p2 icmp_ln42_fu_773_p2 select_ln38_fu_779_p3 select_ln38_1_fu_1073_p3 select_ln38_2_fu_1080_p3 select_ln38_3_fu_1087_p3 select_ln38_4_fu_1094_p3 select_ln38_5_fu_1101_p3 select_ln38_6_fu_1108_p3 select_ln38_7_fu_1115_p3 select_ln38_8_fu_1122_p3 select_ln38_9_fu_1129_p3 select_ln38_10_fu_1136_p3 select_ln38_11_fu_1143_p3 select_ln38_12_fu_1150_p3 select_ln38_13_fu_1157_p3 select_ln38_14_fu_1164_p3 select_ln38_15_fu_1171_p3 select_ln38_16_fu_1178_p3 select_ln38_17_fu_1185_p3 select_ln38_18_fu_1192_p3 select_ln38_19_fu_1199_p3 select_ln38_20_fu_1206_p3 select_ln38_21_fu_1213_p3 select_ln38_22_fu_1220_p3 select_ln38_23_fu_1227_p3 select_ln38_24_fu_1234_p3 select_ln38_25_fu_1241_p3 select_ln38_26_fu_1248_p3 select_ln38_27_fu_1255_p3 select_ln38_28_fu_1262_p3 select_ln38_29_fu_1269_p3 select_ln38_30_fu_1276_p3 select_ln38_31_fu_1283_p3 select_ln38_32_fu_1290_p3 select_ln38_33_fu_787_p3 first_iter_0_fu_856_p2 add_ln44_1_fu_845_p2 mac_muladd_16s_16s_26ns_26_4_1_U5 mac_muladd_16s_16s_26ns_26_4_1_U5 add_ln42_fu_804_p2 icmp_ln42_1_fu_810_p2 icmp_ln48_fu_1315_p2 hidden_32_fu_1321_p3 w1_U b1_U"
        },
        {
          "ModuleName": "object_detect_nnbw_Pipeline_VITIS_LOOP_54_3",
          "InstanceName": "grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374",
          "BindInstances": "icmp_ln54_fu_988_p2 add_ln54_fu_994_p2 sparsemux_9_2_16_1_1_U42 mac_muladd_16s_16s_26ns_26_4_1_U43 mac_muladd_16s_16s_26ns_26_4_1_U43 mac_muladd_16s_16s_26ns_26_4_1_U44 mac_muladd_16s_16s_26ns_26_4_1_U44 mac_muladd_16s_16s_26ns_26_4_1_U45 mac_muladd_16s_16s_26ns_26_4_1_U45 mac_muladd_16s_16s_26ns_26_4_1_U46 mac_muladd_16s_16s_26ns_26_4_1_U46 mac_muladd_16s_16s_26ns_26_4_1_U47 mac_muladd_16s_16s_26ns_26_4_1_U47 mac_muladd_16s_16s_26ns_26_4_1_U48 mac_muladd_16s_16s_26ns_26_4_1_U48 mac_muladd_16s_15ns_26ns_26_4_1_U49 mac_muladd_16s_15ns_26ns_26_4_1_U49 mac_muladd_16s_16s_26ns_26_4_1_U50 mac_muladd_16s_16s_26ns_26_4_1_U50 mac_muladd_16s_16s_26ns_26_4_1_U51 mac_muladd_16s_16s_26ns_26_4_1_U51 mac_muladd_16s_16s_26ns_26_4_1_U52 mac_muladd_16s_16s_26ns_26_4_1_U52 mac_muladd_16s_15ns_26ns_26_4_1_U53 mac_muladd_16s_15ns_26ns_26_4_1_U53 mac_muladd_16s_15s_26ns_26_4_1_U54 mac_muladd_16s_15s_26ns_26_4_1_U54 mac_muladd_16s_16s_26ns_26_4_1_U55 mac_muladd_16s_16s_26ns_26_4_1_U55 mac_muladd_16s_16s_26ns_26_4_1_U56 mac_muladd_16s_16s_26ns_26_4_1_U56 mac_muladd_16s_16s_26ns_26_4_1_U57 mac_muladd_16s_16s_26ns_26_4_1_U57 mac_muladd_16s_16s_26ns_26_4_1_U58 mac_muladd_16s_16s_26ns_26_4_1_U58 mac_muladd_16s_16s_26ns_26_4_1_U59 mac_muladd_16s_16s_26ns_26_4_1_U59 mac_muladd_16s_16s_26ns_26_4_1_U60 mac_muladd_16s_16s_26ns_26_4_1_U60 mac_muladd_16s_16s_26ns_26_4_1_U61 mac_muladd_16s_16s_26ns_26_4_1_U61 mac_muladd_16s_16s_26ns_26_4_1_U62 mac_muladd_16s_16s_26ns_26_4_1_U62 mac_muladd_16s_16s_26ns_26_4_1_U63 mac_muladd_16s_16s_26ns_26_4_1_U63 mac_muladd_16s_16s_26ns_26_4_1_U64 mac_muladd_16s_16s_26ns_26_4_1_U64 mac_muladd_16s_16s_26ns_26_4_1_U65 mac_muladd_16s_16s_26ns_26_4_1_U65 mac_muladd_16s_15ns_26ns_26_4_1_U66 mac_muladd_16s_15ns_26ns_26_4_1_U66 mac_muladd_16s_16s_26ns_26_4_1_U67 mac_muladd_16s_16s_26ns_26_4_1_U67 mac_muladd_16s_16s_26ns_26_4_1_U68 mac_muladd_16s_16s_26ns_26_4_1_U68 mac_muladd_16s_16s_26ns_26_4_1_U69 mac_muladd_16s_16s_26ns_26_4_1_U69 mac_muladd_16s_16s_26ns_26_4_1_U70 mac_muladd_16s_16s_26ns_26_4_1_U70 mac_muladd_16s_15s_26ns_26_4_1_U71 mac_muladd_16s_15s_26ns_26_4_1_U71 mac_muladd_16s_16s_26ns_26_4_1_U72 mac_muladd_16s_16s_26ns_26_4_1_U72 mac_muladd_16s_16s_26ns_26_4_1_U73 mac_muladd_16s_16s_26ns_26_4_1_U73 mac_muladd_16s_16s_26ns_26_4_1_U74 mac_muladd_16s_16s_26ns_26_4_1_U74 w2_0_U w2_1_U w2_2_U w2_3_U w2_4_U w2_5_U w2_6_U w2_7_U w2_8_U w2_9_U w2_10_U w2_11_U w2_12_U w2_13_U w2_14_U w2_15_U w2_16_U w2_17_U w2_18_U w2_19_U w2_20_U w2_21_U w2_22_U w2_23_U w2_24_U w2_25_U w2_26_U w2_27_U w2_28_U w2_29_U w2_30_U w2_31_U"
        },
        {
          "ModuleName": "object_detect_nnbw_Pipeline_4",
          "InstanceName": "grp_object_detect_nnbw_Pipeline_4_fu_478",
          "BindInstances": "exitcond2_fu_118_p2 empty_fu_124_p2 sparsemux_9_2_16_1_1_x_U146"
        }
      ]
    },
    "Info": {
      "object_detect_nnbw_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "object_detect_nnbw_Pipeline_VITIS_LOOP_54_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "object_detect_nnbw_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "object_detect_nnbw": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "object_detect_nnbw_Pipeline_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "1",
          "PipelineIIMax": "9223372036854775807",
          "PipelineII": "1 ~ 9223372036854775807",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "43",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "100",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2": {
        "Latency": {
          "LatencyBest": "32774",
          "LatencyAvg": "32774",
          "LatencyWorst": "32774",
          "PipelineII": "32769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.518"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_38_1_VITIS_LOOP_42_2",
            "TripCount": "32768",
            "Latency": "32772",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "11",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1633",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1331",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "object_detect_nnbw_Pipeline_VITIS_LOOP_54_3": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.826"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_3",
            "TripCount": "4",
            "Latency": "38",
            "PipelineII": "1",
            "PipelineDepth": "36"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "32",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "1882",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "274",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "object_detect_nnbw_Pipeline_4": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "93",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "object_detect_nnbw": {
        "Latency": {
          "LatencyBest": "32833",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "32834",
          "PipelineIIMax": "?",
          "PipelineII": "32834 ~ ?",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "36",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "DSP": "33",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "15",
          "FF": "4958",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "3319",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-01 18:23:17 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
