$date
	Sun Oct 23 06:15:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#620773
b1000 !
1"
#620774
b1000 &
b1000 %
1$
#620775
0"
#620778
b100 &
b100 %
#620782
b10 &
b10 %
#620786
b1 &
b1 %
1#
#620790
b0 &
0#
b0 %
0$
#1621967
b1101 !
1"
#1621970
b1101 &
b1101 %
1$
#1621971
0"
#1621974
b101000 &
b101000 %
#1621978
b10100 &
b10100 %
#1621982
b1010 &
b1010 %
#1621986
b101 &
b101 %
#1621990
b10000 &
b10000 %
#1621994
b1000 &
b1000 %
#1621998
b100 &
b100 %
#1622002
b10 &
b10 %
#1622006
b1 &
1#
b1 %
#1622010
b0 &
b0 %
0#
0$
#2648256
1"
#2648258
b1101 &
b1101 %
1$
#2648259
0"
#2648262
b101000 &
b101000 %
#2648266
b10100 &
b10100 %
#2648270
b1010 &
b1010 %
#2648274
b101 &
b101 %
#2648278
b10000 &
b10000 %
#2648282
b1000 &
b1000 %
#2648286
b100 &
b100 %
#2648290
b10 &
b10 %
#2648294
b1 &
1#
b1 %
#2648298
b0 &
b0 %
0#
0$
#4500012
