head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.40
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.38
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.36
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.34
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.32
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.30
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.28
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.26
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.24
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.22
	binutils-2_19-branchpoint:1.1
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.20
	binutils-2_18-branchpoint:1.1
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-sourcerygxx-3_4_4-32:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-sourcerygxx-3_4_4-25:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-wrs-linux-3_4_4-24:1.1
	binutils-csl-wrs-linux-3_4_4-23:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-wrs-linux-3_4_4-22:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-wrs-linux-3_4_4-21:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-csl-wrs-linux-3_4_4-20:1.1
	binutils-2_17-branch:1.1.0.18
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.16
	binutils-csl-2_17-branchpoint:1.1
	binutils-csl-gxxpro-3_4-branch:1.1.0.14
	binutils-csl-gxxpro-3_4-branchpoint:1.1
	binutils-2_16_1:1.1
	binutils-csl-arm-2005q1b:1.1
	binutils-2_16:1.1
	binutils-csl-arm-2005q1a:1.1
	binutils-csl-arm-2005q1-branch:1.1.0.12
	binutils-csl-arm-2005q1-branchpoint:1.1
	binutils-2_16-branch:1.1.0.10
	binutils-2_16-branchpoint:1.1
	csl-arm-2004-q3d:1.1
	csl-arm-2004-q3:1.1
	binutils-2_15:1.1
	binutils-2_15-branchpoint:1.1
	csl-arm-2004-q1a:1.1
	csl-arm-2004-q1:1.1
	binutils-2_15-branch:1.1.0.8
	cagney_bfdfile-20040213-branch:1.1.0.6
	cagney_bfdfile-20040213-branchpoint:1.1
	cagney_bigcore-20040122-branch:1.1.0.4
	cagney_bigcore-20040122-branchpoint:1.1
	csl-arm-2003-q4:1.1
	binutils-2_14:1.1
	binutils-2_14-branch:1.1.0.2
	binutils-2_14-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2003.04.08.12.47.08;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@* as.c (perform_an_assembly_pass): If using cgen, call gas_cgen_begin.
* cgen.c (gas_cgen_begin): New function.  If flag_signed_overflow_ok is set
call cgen_set_signed_overflow_ok otherwise call cgen_clear_signed_overflow_ok.
* cgen.h: Prototype gas_cgen_begin.
* testsuite/gas/m32r/m32r.exp: Run signed-relocs test.
* testsuite/gas/m32r/signed-relocs.s: New file: Test signed relocs.
* testsuite/gas/m32r/signed-relocs.d: New file: Expected results
@
text
@#as: -J
#objdump: -dr
#name: Signed relocs

.*: +file format .*

Disassembly of section .text:

0+0000 <relocs>:
   0:	d0 c0 87 65 	seth r0,#0x8765
   4:	80 a0 43 21 	add3 r0,r0,#17185
   8:	d0 c0 87 65 	seth r0,#0x8765
   c:	80 a0 43 21 	add3 r0,r0,#17185
  10:	d0 c0 12 35 	seth r0,#0x1235
  14:	80 a0 ff ff 	add3 r0,r0,#-1
  18:	d0 c0 12 35 	seth r0,#0x1235
  1c:	80 a0 ff ff 	add3 r0,r0,#-1
  20:	d0 c0 87 65 	seth r0,#0x8765
  24:	80 e0 43 21 	or3 r0,r0,#0x4321
  28:	d0 c0 87 65 	seth r0,#0x8765
  2c:	80 e0 43 21 	or3 r0,r0,#0x4321
  30:	d0 c0 12 34 	seth r0,#0x1234
  34:	80 e0 ff ff 	or3 r0,r0,#0xffff
  38:	d0 c0 12 34 	seth r0,#0x1234
  3c:	80 e0 ff ff 	or3 r0,r0,#0xffff
  40:	d0 c0 87 65 	seth r0,#0x8765
  44:	a0 c0 43 20 	ld r0,@@\(17184,r0\)
  48:	d0 c0 87 65 	seth r0,#0x8765
  4c:	a0 a0 43 20 	ldh r0,@@\(17184,r0\)
  50:	d0 c0 87 65 	seth r0,#0x8765
  54:	a0 b0 43 20 	lduh r0,@@\(17184,r0\)
  58:	d0 c0 87 65 	seth r0,#0x8765
  5c:	a0 80 43 20 	ldb r0,@@\(17184,r0\)
  60:	d0 c0 87 65 	seth r0,#0x8765
  64:	a0 90 43 20 	ldub r0,@@\(17184,r0\)
  68:	d0 c0 12 35 	seth r0,#0x1235
  6c:	a0 c0 ff f0 	ld r0,@@\(-16,r0\)
  70:	d0 c0 12 35 	seth r0,#0x1235
  74:	a0 a0 ff f0 	ldh r0,@@\(-16,r0\)
  78:	d0 c0 12 35 	seth r0,#0x1235
  7c:	a0 b0 ff f0 	lduh r0,@@\(-16,r0\)
  80:	d0 c0 12 35 	seth r0,#0x1235
  84:	a0 80 ff f0 	ldb r0,@@\(-16,r0\)
  88:	d0 c0 12 35 	seth r0,#0x1235
  8c:	a0 90 ff f0 	ldub r0,@@\(-16,r0\)
  90:	d0 c0 87 65 	seth r0,#0x8765
  94:	a0 c0 43 20 	ld r0,@@\(17184,r0\)
  98:	d0 c0 87 65 	seth r0,#0x8765
  9c:	a0 a0 43 20 	ldh r0,@@\(17184,r0\)
  a0:	d0 c0 87 65 	seth r0,#0x8765
  a4:	a0 b0 43 20 	lduh r0,@@\(17184,r0\)
  a8:	d0 c0 87 65 	seth r0,#0x8765
  ac:	a0 80 43 20 	ldb r0,@@\(17184,r0\)
  b0:	d0 c0 87 65 	seth r0,#0x8765
  b4:	a0 90 43 20 	ldub r0,@@\(17184,r0\)
  b8:	d0 c0 12 35 	seth r0,#0x1235
  bc:	a0 c0 ff f0 	ld r0,@@\(-16,r0\)
  c0:	d0 c0 87 65 	seth r0,#0x8765
  c4:	a0 40 43 20 	st r0,@@\(17184,r0\)
  c8:	d0 c0 87 65 	seth r0,#0x8765
  cc:	a0 20 43 20 	sth r0,@@\(17184,r0\)
  d0:	d0 c0 87 65 	seth r0,#0x8765
  d4:	a0 00 43 20 	stb r0,@@\(17184,r0\)
  d8:	d0 c0 12 35 	seth r0,#0x1235
  dc:	a0 40 ff f0 	st r0,@@\(-16,r0\)
  e0:	d0 c0 12 35 	seth r0,#0x1235
  e4:	a0 20 ff f0 	sth r0,@@\(-16,r0\)
  e8:	d0 c0 12 35 	seth r0,#0x1235
  ec:	a0 00 ff f0 	stb r0,@@\(-16,r0\)
  f0:	d0 c0 87 65 	seth r0,#0x8765
  f4:	a0 40 43 20 	st r0,@@\(17184,r0\)
  f8:	d0 c0 87 65 	seth r0,#0x8765
  fc:	a0 20 43 20 	sth r0,@@\(17184,r0\)
 100:	d0 c0 87 65 	seth r0,#0x8765
 104:	a0 00 43 20 	stb r0,@@\(17184,r0\)
 108:	d0 c0 12 35 	seth r0,#0x1235
 10c:	a0 40 ff f0 	st r0,@@\(-16,r0\)
@
