<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_7702F769-A7D8-44F6-9B66-10637F952DEF"><title>HDA 1-Load (Device Down) Topology</title><body><section id="SECTION_48C0863F-CB49-45AA-86FA-FB5E2F9A490E"><fig id="FIG_hda_1-load_device_down_topology_diagram_1"><title>HDA 1-Load (Device Down) Topology Diagram</title><image href="FIG_hda 1-load (device down) topology diagram_1.jpg" scalefit="yes" id="IMG_hda_1-load_device_down_topology_diagram_1_jpg" /></fig><table id="TABLE_48C0863F-CB49-45AA-86FA-FB5E2F9A490E_1"><title>HDA 1-Load (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>R1</p></entry><entry><p>0 Ω placeholder. </p><p>Recommended to be placed 12.7 mm from the CPU, but can be extended to 76.2 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</p></entry></row><row><entry><p>R2</p></entry><entry><p>33 Ω ± 10%.</p><p>Recommended to be placed 12.7 mm from device.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Dual stripline (DSL)</p></entry><entry><p>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.125 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>PCH buffer driver strength</p></entry><entry><p>40 Ω. </p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</p></entry></row></tbody></tgroup></table><table id="TABLE_48C0863F-CB49-45AA-86FA-FB5E2F9A490E_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_CB1695AF-27AD-4E39-B22B-B9EB562F7E2A"><title>Segment Lengths</title><table id="TABLE_CB1695AF-27AD-4E39-B22B-B9EB562F7E2A_1"><title>HDA 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>25.4</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>329.6</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>342.3</p></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 367.7</p></section></body></topic>