# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../timer.srcs/sources_1/imports/Vivado/light_show_test/light_show.srcs/sources_1/new/binary_bcd.v" \
"../../../../timer.srcs/sources_1/imports/Vivado/light_show_test/light_show.srcs/sources_1/new/key_rebounce.v" \
"../../../../timer.srcs/sources_1/imports/Vivado/light_show_test/light_show.srcs/sources_1/new/light_show.v" \
"../../../../timer.srcs/sources_1/imports/Vivado/timer_adder_test/timer_adder_test.srcs/sources_1/new/time_adder.v" \
"../../../../timer.srcs/sources_1/new/timer.v" \
"../../../../timer.srcs/sim_1/new/timer_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
