{
  "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "tiny_tonegen": {
      "attributes": {
        "hdlname": "tiny_tonegen",
        "top": "00000000000000000000000000000001",
        "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:6.1-39.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "address_in": {
          "direction": "input",
          "bits": [ 5, 6, 7 ]
        },
        "write_strobe_in": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13 ]
        },
        "signal_bit_out": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.28-20.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16, 17, 18, 19, 20, 21, 22 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ]
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16, 17, 18, 19, 20, 21, 22 ],
            "B": [ "1", "0", "0", "1", "1", "0", "0", "0" ],
            "Y": [ 55 ]
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$10": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.28-18.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "Y": [ 57 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$219": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 58 ],
            "Q": [ 56 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$224": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 59, 60, 61, 62, 63, 64, 65, 66 ],
            "Q": [ 15, 16, 17, 18, 19, 20, 21, 22 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.13-21.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 23, 24, 25, 26, 27, 28, 29, 30 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 55 ],
            "Y": [ 67, 68, 69, 70, 71, 72, 73, 74 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$108": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.22-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.18-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 67, 68, 69, 70, 71, 72, 73, 74 ],
            "S": [ 4 ],
            "Y": [ 59, 60, 61, 62, 63, 64, 65, 66 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.13-21.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 57 ],
            "S": [ 55 ],
            "Y": [ 75 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$114": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.22-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.18-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 75 ],
            "S": [ 4 ],
            "Y": [ 58 ]
          }
        },
        "$flatten\\signal_gen.$auto$proc_dff.cc:242:proc_dff$236": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 77 ],
            "S": [ 3 ],
            "Y": [ 78 ]
          }
        },
        "$flatten\\signal_gen.$procdff$227": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "11001000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 56 ],
            "D": [ 79, 80, 81, 82, 83, 84, 85, 86 ],
            "Q": [ 87, 88, 89, 90, 91, 92, 93, 94 ]
          }
        },
        "$flatten\\signal_gen.$procdff$230": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 56 ],
            "D": [ 95, 96, 97, 98 ],
            "Q": [ 99, 100, 101, 102 ]
          }
        },
        "$flatten\\signal_gen.$procdff$233": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0011",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 56 ],
            "D": [ 103, 104, 105, 106 ],
            "Q": [ 107, 108, 109, 110 ]
          }
        },
        "$flatten\\signal_gen.$procdff$238": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 78 ],
            "Q": [ 77 ]
          }
        },
        "$flatten\\signal_gen.$procdff$241": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 56 ],
            "D": [ 111 ],
            "Q": [ 112 ]
          }
        },
        "$flatten\\signal_gen.$procmux$116": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:75.47-75.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 10 ],
            "S": [ 113 ],
            "Y": [ 114 ]
          }
        },
        "$flatten\\signal_gen.$procmux$117_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:75.47-75.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 113 ]
          }
        },
        "$flatten\\signal_gen.$procmux$118": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.17-71.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 114 ],
            "S": [ 8 ],
            "Y": [ 76 ]
          }
        },
        "$flatten\\signal_gen.$procmux$121": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:74.47-74.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107, 108, 109, 110 ],
            "B": [ 9, 10, 11, 12 ],
            "S": [ 115 ],
            "Y": [ 116, 117, 118, 119 ]
          }
        },
        "$flatten\\signal_gen.$procmux$122_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:74.47-74.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 115 ]
          }
        },
        "$flatten\\signal_gen.$procmux$123": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.17-71.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107, 108, 109, 110 ],
            "B": [ 116, 117, 118, 119 ],
            "S": [ 8 ],
            "Y": [ 103, 104, 105, 106 ]
          }
        },
        "$flatten\\signal_gen.$procmux$127": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:73.62-73.62|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 99, 100, 101, 102 ],
            "B": [ 9, 10, 11, 12 ],
            "S": [ 120 ],
            "Y": [ 121, 122, 123, 124 ]
          }
        },
        "$flatten\\signal_gen.$procmux$128_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:73.62-73.62|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "1", "0" ],
            "Y": [ 120 ]
          }
        },
        "$flatten\\signal_gen.$procmux$129": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.17-71.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 99, 100, 101, 102 ],
            "B": [ 121, 122, 123, 124 ],
            "S": [ 8 ],
            "Y": [ 95, 96, 97, 98 ]
          }
        },
        "$flatten\\signal_gen.$procmux$134": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.31-72.31|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87, 88, 89, 90, 91, 92, 93, 94 ],
            "B": [ 9, 10, 11, 12, 13, 92, 93, 94 ],
            "S": [ 125 ],
            "Y": [ 126, 127, 128, 129, 130, 131, 132, 133 ]
          }
        },
        "$flatten\\signal_gen.$procmux$135_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.31-72.31|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "Y": [ 125 ]
          }
        },
        "$flatten\\signal_gen.$procmux$136": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.17-71.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87, 88, 89, 90, 91, 92, 93, 94 ],
            "B": [ 126, 127, 128, 129, 130, 131, 132, 133 ],
            "S": [ 8 ],
            "Y": [ 79, 80, 81, 82, 83, 84, 85, 86 ]
          }
        },
        "$flatten\\signal_gen.$procmux$138": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:75.47-75.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112 ],
            "B": [ 9 ],
            "S": [ 134 ],
            "Y": [ 135 ]
          }
        },
        "$flatten\\signal_gen.$procmux$139_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:75.47-75.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 134 ]
          }
        },
        "$flatten\\signal_gen.$procmux$140": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.17-71.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112 ],
            "B": [ 135 ],
            "S": [ 8 ],
            "Y": [ 111 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$41": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30.22-30.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 136, 137, 138, 139 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$44": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34.32-34.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42$45": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42.22-42.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 136, 137, 138, 139 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53$50": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53.22-53.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 136, 137, 138, 139 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$42": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 136, 137, 138, 139 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 272 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43$46": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 136, 137, 138, 139 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 273 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$51": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 136, 137, 138, 139 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 274 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$47": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 275 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$52": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 276 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$43": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 277 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$242": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 278, 279, 280, 281 ],
            "Q": [ 172, 173, 174, 175 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$243": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 282, 283 ],
            "Q": [ 284, 285 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$244": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 286, 287, 288, 289 ],
            "Q": [ 136, 137, 138, 139 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$142": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 240, 241, 242, 243 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 274 ],
            "Y": [ 290, 291, 292, 293 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$144": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 136, 137, 138, 139 ],
            "B": [ 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301 ],
            "S": [ 302, 303, 304 ],
            "Y": [ 286, 287, 288, 289 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$145_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ "1", "1" ],
            "Y": [ 302 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$146": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.13-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 208, 209, 210, 211 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 273 ],
            "Y": [ 294, 295, 296, 297 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$148_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ "0", "1" ],
            "Y": [ 303 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$149": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 140, 141, 142, 143 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 272 ],
            "Y": [ 298, 299, 300, 301 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$151_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ "1", "0" ],
            "Y": [ 304 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$153": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.17-59.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 284, 285 ],
            "S": [ 276 ],
            "Y": [ 305, 306 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$155": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ 305, 306 ],
            "S": [ 274 ],
            "Y": [ 307, 308 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$157": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ 307, 308, 309, 310, 311, 312, 313, 314 ],
            "S": [ 315, 316, 317, 318 ],
            "Y": [ 282, 283 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$158_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ "1", "1" ],
            "Y": [ 315 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$159": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:48.17-48.26|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:48.13-48.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ 284, 285 ],
            "S": [ 77 ],
            "Y": [ 309, 310 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$161_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ "0", "1" ],
            "Y": [ 316 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$163": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.17-36.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1" ],
            "B": [ 284, 285 ],
            "S": [ 277 ],
            "Y": [ 319, 320 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$165": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ 319, 320 ],
            "S": [ 272 ],
            "Y": [ 311, 312 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$167_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ "1", "0" ],
            "Y": [ 317 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$168": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:24.17-24.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:24.13-24.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ "1", "0" ],
            "S": [ 77 ],
            "Y": [ 313, 314 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$170_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.17-22.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "Y": [ 318 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$172": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.17-59.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ 321, 322, 323, 324 ],
            "S": [ 276 ],
            "Y": [ 325, 326, 327, 328 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$174": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ 325, 326, 327, 328 ],
            "S": [ 274 ],
            "Y": [ 329, 330, 331, 332 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$176": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, "0", "0", "0", "0" ],
            "S": [ 341, 342, 343, 344 ],
            "Y": [ 278, 279, 280, 281 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$177_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ "1", "1" ],
            "Y": [ 341 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$178": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.17-46.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ 345, 346, 347, 348 ],
            "S": [ 275 ],
            "Y": [ 349, 350, 351, 352 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$180": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.13-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ 349, 350, 351, 352 ],
            "S": [ 273 ],
            "Y": [ 333, 334, 335, 336 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$182_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ "0", "1" ],
            "Y": [ 342 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$184": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.17-36.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ 176, 177, 178, 179 ],
            "S": [ 277 ],
            "Y": [ 353, 354, 355, 356 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$186": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ 353, 354, 355, 356 ],
            "S": [ 272 ],
            "Y": [ 337, 338, 339, 340 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$188_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "B": [ "1", "0" ],
            "Y": [ 343 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$189_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.17-22.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284, 285 ],
            "Y": [ 344 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$48": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46.32-46.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 345, 346, 347, 348, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57$53": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57.32-57.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172, 173, 174, 175 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 321, 322, 323, 324, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43$22": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43.24-43.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 413, 414, 415, 416, 417 ],
            "B": [ 418, 419, 420, 421, 422 ],
            "Y": [ 423, 424, 425, 426, 427, 428 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41$18": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.27-41.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 429 ],
            "Y": [ 430 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42$20": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42.27-42.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112 ],
            "B": [ 431 ],
            "Y": [ 432 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:40$17": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:40.26-40.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 99, 100, 101, 102 ],
            "B": [ 172, 173, 174, 175 ],
            "Y": [ 433, 434, 435, 436, 437, 438, 439, 440 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$209": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 441, 442, 443, 444, 445, 446, 447, 448 ],
            "Q": [ 449, 450, 451, 452, 453, 454, 455, 456 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$210": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 457, 458, 459, 460, 461, 462, 463, 464 ],
            "Q": [ 465, 466, 467, 468, 469, 470, 471, 472 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$211": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 473, 474, 475, 476, 477 ],
            "Q": [ 413, 414, 415, 416, 417 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$212": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 478, 479, 480, 481, 482 ],
            "Q": [ 418, 419, 420, 421, 422 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$213": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 483, 484, 485, 486, 487, 488 ],
            "Q": [ 489, 490, 491, 492, 493, 494 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$214": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 495 ],
            "Q": [ 496 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$102": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-46.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 497, 498, 499, 500, 501, 502, 503, 504 ],
            "S": [ 3 ],
            "Y": [ 457, 458, 459, 460, 461, 462, 463, 464 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$69": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.17-36.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.13-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", 489, 490, 491, 492, 493, 494 ],
            "S": [ 496 ],
            "Y": [ 505, 506, 507, 508, 509, 510, 511, 512 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$72": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-46.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 505, 506, 507, 508, 509, 510, 511, 512 ],
            "S": [ 3 ],
            "Y": [ 441, 442, 443, 444, 445, 446, 447, 448 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$75": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.17-36.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.13-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 496 ],
            "S": [ 496 ],
            "Y": [ 513 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$78": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-46.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 513 ],
            "S": [ 3 ],
            "Y": [ 495 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$81": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.17-36.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.13-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 489, 490, 491, 492, 493, 494 ],
            "B": [ 423, 424, 425, 426, 427, 428 ],
            "S": [ 496 ],
            "Y": [ 514, 515, 516, 517, 518, 519 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$84": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-46.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0" ],
            "B": [ 514, 515, 516, 517, 518, 519 ],
            "S": [ 3 ],
            "Y": [ 483, 484, 485, 486, 487, 488 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$87": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.17-36.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.13-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 418, 419, 420, 421, 422 ],
            "B": [ 520, 521, 522, 523, 524 ],
            "S": [ 496 ],
            "Y": [ 525, 526, 527, 528, 529 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$90": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-46.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ 525, 526, 527, 528, 529 ],
            "S": [ 3 ],
            "Y": [ 478, 479, 480, 481, 482 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$93": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.17-36.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.13-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 413, 414, 415, 416, 417 ],
            "B": [ 530, 531, 532, 533, 534 ],
            "S": [ 496 ],
            "Y": [ 535, 536, 537, 538, 539 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$96": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-46.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ 535, 536, 537, 538, 539 ],
            "S": [ 3 ],
            "Y": [ 473, 474, 475, 476, 477 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$99": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.17-36.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:36.13-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 465, 466, 467, 468, 469, 470, 471, 472 ],
            "B": [ 433, 434, 435, 436, 437, 438, 439, 440 ],
            "S": [ 496 ],
            "Y": [ 497, 498, 499, 500, 501, 502, 503, 504 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41$19": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.26-41.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ 468, 469, 470, 471, 472 ],
            "S": [ 430 ],
            "Y": [ 530, 531, 532, 533, 534 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42$21": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42.26-42.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ "0", 107, 108, 109, 110 ],
            "S": [ 432 ],
            "Y": [ 520, 521, 522, 523, 524 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$auto$opt_expr.cc:716:replace_const_cells$245": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 540 ],
            "Y": [ 541 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$auto$proc_dff.cc:242:proc_dff$206": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 542 ],
            "B": [ 543 ],
            "S": [ 3 ],
            "Y": [ 544 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procdff$196": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 56 ],
            "D": [ 545 ],
            "Q": [ 431 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procdff$201": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "1010110011100001",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 56 ],
            "D": [ 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561 ],
            "Q": [ 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procdff$208": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 544 ],
            "Q": [ 542 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procmux$62": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.22-20.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.18-27.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 542 ],
            "B": [ 541 ],
            "S": [ 112 ],
            "Y": [ 543 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procmux$64": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.22-20.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.18-27.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577 ],
            "B": [ 542, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576 ],
            "S": [ 112 ],
            "Y": [ 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procmux$66": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.22-20.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.18-27.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 431 ],
            "B": [ 562 ],
            "S": [ 112 ],
            "Y": [ 545 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$26": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 577 ],
            "B": [ 577 ],
            "Y": [ 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$27": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609 ],
            "B": [ 575 ],
            "Y": [ 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$28": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.85"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641 ],
            "B": [ 566 ],
            "Y": [ 540, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$35": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 673, 674, 675, 676, 677, 678, 679, 680 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$36": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.23-15.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 673, 674, 675, 676, 677, 678, 679, 680 ],
            "B": [ 449, 450, 451, 452, 453, 454, 455, 456 ],
            "Y": [ 713 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$procdff$190": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 714 ],
            "Q": [ 14 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$procdff$191": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 56 ],
            "D": [ 715, 716, 717, 718, 719, 720, 721, 722 ],
            "Q": [ 673, 674, 675, 676, 677, 678, 679, 680 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$procmux$57": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.13-10.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.9-16.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 723 ],
            "S": [ 3 ],
            "Y": [ 714 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$procmux$60": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.13-10.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.9-16.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 681, 682, 683, 684, 685, 686, 687, 688 ],
            "S": [ 3 ],
            "Y": [ 715, 716, 717, 718, 719, 720, 721, 722 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$37": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.22-15.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 713 ],
            "Y": [ 723 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.28-20.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 724, 725, 726, 727, 728, 729, 730, 731 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 724, 725, 726, 727, 728, 729, 730, 731 ],
            "B": [ 87, 88, 89, 90, 91, 92, 93, 94 ],
            "Y": [ 764 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$10": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.28-18.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 429 ],
            "Y": [ 765 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procdff$219": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 56 ],
            "D": [ 766 ],
            "Q": [ 429 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procdff$224": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 56 ],
            "D": [ 767, 768, 769, 770, 771, 772, 773, 774 ],
            "Q": [ 724, 725, 726, 727, 728, 729, 730, 731 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.13-21.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 732, 733, 734, 735, 736, 737, 738, 739 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 764 ],
            "Y": [ 775, 776, 777, 778, 779, 780, 781, 782 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$108": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.22-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.18-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 775, 776, 777, 778, 779, 780, 781, 782 ],
            "S": [ 77 ],
            "Y": [ 767, 768, 769, 770, 771, 772, 773, 774 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.13-21.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 429 ],
            "B": [ 765 ],
            "S": [ 764 ],
            "Y": [ 783 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$114": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.22-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.18-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 783 ],
            "S": [ 77 ],
            "Y": [ 766 ]
          }
        }
      },
      "netnames": {
        "$flatten\\clk_scaler.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          }
        },
        "$flatten\\clk_scaler.$0\\counter[7:0]": {
          "hide_name": 1,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          }
        },
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11_Y": {
          "hide_name": 1,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.28-20.39",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9_Y": {
          "hide_name": 1,
          "bits": [ 55 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40"
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$10_Y": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.28-18.36"
          }
        },
        "$flatten\\clk_scaler.$procmux$106_Y": {
          "hide_name": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$procmux$112_Y": {
          "hide_name": 1,
          "bits": [ 75 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$0\\enableA[0:0]": {
          "hide_name": 1,
          "bits": [ 76 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          }
        },
        "$flatten\\signal_gen.$0\\enableN[0:0]": {
          "hide_name": 1,
          "bits": [ 111 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          }
        },
        "$flatten\\signal_gen.$0\\periodA[7:0]": {
          "hide_name": 1,
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          }
        },
        "$flatten\\signal_gen.$0\\volA[3:0]": {
          "hide_name": 1,
          "bits": [ 95, 96, 97, 98 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          }
        },
        "$flatten\\signal_gen.$0\\volN[3:0]": {
          "hide_name": 1,
          "bits": [ 103, 104, 105, 106 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          }
        },
        "$flatten\\signal_gen.$auto$rtlil.cc:3094:Mux$237": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$116_Y": {
          "hide_name": 1,
          "bits": [ 114 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$117_CMP": {
          "hide_name": 1,
          "bits": [ 113 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$121_Y": {
          "hide_name": 1,
          "bits": [ 116, 117, 118, 119 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$122_CMP": {
          "hide_name": 1,
          "bits": [ 115 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$127_Y": {
          "hide_name": 1,
          "bits": [ 121, 122, 123, 124 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$128_CMP": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$134_Y": {
          "hide_name": 1,
          "bits": [ 126, 127, 128, 129, 130, 131, 132, 133 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$135_CMP": {
          "hide_name": 1,
          "bits": [ 125 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$138_Y": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$139_CMP": {
          "hide_name": 1,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\level_o[3:0]": {
          "hide_name": 1,
          "bits": [ 278, 279, 280, 281 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\state[1:0]": {
          "hide_name": 1,
          "bits": [ 282, 283 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\timer[3:0]": {
          "hide_name": 1,
          "bits": [ 286, 287, 288, 289 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$41_Y": {
          "hide_name": 1,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30.22-30.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$44_Y": {
          "hide_name": 1,
          "bits": [ 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34.32-34.43",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42$45_Y": {
          "hide_name": 1,
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42.22-42.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53$50_Y": {
          "hide_name": 1,
          "bits": [ 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53.22-53.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$42_Y": {
          "hide_name": 1,
          "bits": [ 272 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43$46_Y": {
          "hide_name": 1,
          "bits": [ 273 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$51_Y": {
          "hide_name": 1,
          "bits": [ 274 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$47_Y": {
          "hide_name": 1,
          "bits": [ 275 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$52_Y": {
          "hide_name": 1,
          "bits": [ 276 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$43_Y": {
          "hide_name": 1,
          "bits": [ 277 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$142_Y": {
          "hide_name": 1,
          "bits": [ 290, 291, 292, 293 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$145_CMP": {
          "hide_name": 1,
          "bits": [ 302 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$146_Y": {
          "hide_name": 1,
          "bits": [ 294, 295, 296, 297 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$148_CMP": {
          "hide_name": 1,
          "bits": [ 303 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$149_Y": {
          "hide_name": 1,
          "bits": [ 298, 299, 300, 301 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$151_CMP": {
          "hide_name": 1,
          "bits": [ 304 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$153_Y": {
          "hide_name": 1,
          "bits": [ 305, 306 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$155_Y": {
          "hide_name": 1,
          "bits": [ 307, 308 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$158_CMP": {
          "hide_name": 1,
          "bits": [ 315 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$159_Y": {
          "hide_name": 1,
          "bits": [ 309, 310 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$161_CMP": {
          "hide_name": 1,
          "bits": [ 316 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$163_Y": {
          "hide_name": 1,
          "bits": [ 319, 320 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$165_Y": {
          "hide_name": 1,
          "bits": [ 311, 312 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$167_CMP": {
          "hide_name": 1,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$168_Y": {
          "hide_name": 1,
          "bits": [ 313, 314 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$170_CMP": {
          "hide_name": 1,
          "bits": [ 318 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$172_Y": {
          "hide_name": 1,
          "bits": [ 325, 326, 327, 328 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$174_Y": {
          "hide_name": 1,
          "bits": [ 329, 330, 331, 332 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$177_CMP": {
          "hide_name": 1,
          "bits": [ 341 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$178_Y": {
          "hide_name": 1,
          "bits": [ 349, 350, 351, 352 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$180_Y": {
          "hide_name": 1,
          "bits": [ 333, 334, 335, 336 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$182_CMP": {
          "hide_name": 1,
          "bits": [ 342 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$184_Y": {
          "hide_name": 1,
          "bits": [ 353, 354, 355, 356 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$186_Y": {
          "hide_name": 1,
          "bits": [ 337, 338, 339, 340 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$188_CMP": {
          "hide_name": 1,
          "bits": [ 343 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$189_CMP": {
          "hide_name": 1,
          "bits": [ 344 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$48_Y": {
          "hide_name": 1,
          "bits": [ 345, 346, 347, 348, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46.32-46.43",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57$53_Y": {
          "hide_name": 1,
          "bits": [ 321, 322, 323, 324, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57.32-57.42",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\a_val[4:0]": {
          "hide_name": 1,
          "bits": [ 473, 474, 475, 476, 477 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\mixout[7:0]": {
          "hide_name": 1,
          "bits": [ 441, 442, 443, 444, 445, 446, 447, 448 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\multA[7:0]": {
          "hide_name": 1,
          "bits": [ 457, 458, 459, 460, 461, 462, 463, 464 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\n_val[4:0]": {
          "hide_name": 1,
          "bits": [ 478, 479, 480, 481, 482 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\started[0:0]": {
          "hide_name": 1,
          "bits": [ 495 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\sum[5:0]": {
          "hide_name": 1,
          "bits": [ 483, 484, 485, 486, 487, 488 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-47.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43$22_Y": {
          "hide_name": 1,
          "bits": [ 423, 424, 425, 426, 427, 428 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43.24-43.37"
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41$18_Y": {
          "hide_name": 1,
          "bits": [ 430 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.27-41.43"
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42$20_Y": {
          "hide_name": 1,
          "bits": [ 432 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42.27-42.47"
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:40$17_Y": {
          "hide_name": 1,
          "bits": [ 433, 434, 435, 436, 437, 438, 439, 440 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:40.26-40.40"
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$69_Y": {
          "hide_name": 1,
          "bits": [ 505, 506, 507, 508, 509, 510, 511, 512 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$75_Y": {
          "hide_name": 1,
          "bits": [ 513 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$81_Y": {
          "hide_name": 1,
          "bits": [ 514, 515, 516, 517, 518, 519 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$87_Y": {
          "hide_name": 1,
          "bits": [ 525, 526, 527, 528, 529 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$93_Y": {
          "hide_name": 1,
          "bits": [ 535, 536, 537, 538, 539 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$99_Y": {
          "hide_name": 1,
          "bits": [ 497, 498, 499, 500, 501, 502, 503, 504 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41$19_Y": {
          "hide_name": 1,
          "bits": [ 530, 531, 532, 533, 534 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.26-41.64"
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42$21_Y": {
          "hide_name": 1,
          "bits": [ 520, 521, 522, 523, 524 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42.26-42.77"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$0\\feedback[0:0]": {
          "hide_name": 1,
          "bits": [ 543 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$0\\noise_out[0:0]": {
          "hide_name": 1,
          "bits": [ 545 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$0\\noise_reg[15:0]": {
          "hide_name": 1,
          "bits": [ 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$auto$rtlil.cc:2959:Not$246": {
          "hide_name": 1,
          "bits": [ 541 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$auto$rtlil.cc:3094:Mux$207": {
          "hide_name": 1,
          "bits": [ 544 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$26_Y": {
          "hide_name": 1,
          "bits": [ 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.54"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$27_Y": {
          "hide_name": 1,
          "bits": [ 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.70"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$28_Y": {
          "hide_name": 1,
          "bits": [ 540, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.85",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$0\\clk_cnt[7:0]": {
          "hide_name": 1,
          "bits": [ 715, 716, 717, 718, 719, 720, 721, 722 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$0\\pwm_o[0:0]": {
          "hide_name": 1,
          "bits": [ 714 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$35_Y": {
          "hide_name": 1,
          "bits": [ 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$36_Y": {
          "hide_name": 1,
          "bits": [ 713 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.23-15.43"
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$37_Y": {
          "hide_name": 1,
          "bits": [ 723 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.22-15.58"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 766 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\counter[7:0]": {
          "hide_name": 1,
          "bits": [ 767, 768, 769, 770, 771, 772, 773, 774 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11_Y": {
          "hide_name": 1,
          "bits": [ 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.28-20.39",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9_Y": {
          "hide_name": 1,
          "bits": [ 764 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$10_Y": {
          "hide_name": 1,
          "bits": [ 765 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.28-18.36"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$106_Y": {
          "hide_name": 1,
          "bits": [ 775, 776, 777, 778, 779, 780, 781, 782 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$112_Y": {
          "hide_name": 1,
          "bits": [ 783 ],
          "attributes": {
          }
        },
        "address_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:10.20-10.30"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:7.23-7.26"
          }
        },
        "clk_scaled": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:17.6-17.16"
          }
        },
        "clk_scaler.counter": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "hdlname": "clk_scaler counter",
            "init": "00000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.14-8.21"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:12.20-12.27"
          }
        },
        "ena": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:9.20-9.23"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:8.23-8.28"
          }
        },
        "signal_bit_out": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:14.17-14.31"
          }
        },
        "signal_gen.enableA": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "hdlname": "signal_gen enableA",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23.9-23.16"
          }
        },
        "signal_gen.enableN": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "hdlname": "signal_gen enableN",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:24.9-24.16"
          }
        },
        "signal_gen.envA": {
          "hide_name": 0,
          "bits": [ 172, 173, 174, 175 ],
          "attributes": {
            "hdlname": "signal_gen envA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:29.15-29.19"
          }
        },
        "signal_gen.envA_gen.state": {
          "hide_name": 0,
          "bits": [ 284, 285 ],
          "attributes": {
            "hdlname": "signal_gen envA_gen state",
            "init": "00",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17.10-17.15"
          }
        },
        "signal_gen.envA_gen.timer": {
          "hide_name": 0,
          "bits": [ 136, 137, 138, 139 ],
          "attributes": {
            "hdlname": "signal_gen envA_gen timer",
            "init": "0000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19.11-19.16"
          }
        },
        "signal_gen.mix.a_val": {
          "hide_name": 0,
          "bits": [ 413, 414, 415, 416, 417 ],
          "attributes": {
            "hdlname": "signal_gen mix a_val",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:18.15-18.20"
          }
        },
        "signal_gen.mix.mixout": {
          "hide_name": 0,
          "bits": [ 449, 450, 451, 452, 453, 454, 455, 456 ],
          "attributes": {
            "hdlname": "signal_gen mix mixout",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:14.22-14.28"
          }
        },
        "signal_gen.mix.multA": {
          "hide_name": 0,
          "bits": [ 465, 466, 467, 468, 469, 470, 471, 472 ],
          "attributes": {
            "hdlname": "signal_gen mix multA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:17.15-17.20"
          }
        },
        "signal_gen.mix.n_val": {
          "hide_name": 0,
          "bits": [ 418, 419, 420, 421, 422 ],
          "attributes": {
            "hdlname": "signal_gen mix n_val",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:18.22-18.27"
          }
        },
        "signal_gen.mix.started": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "hdlname": "signal_gen mix started",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:21.9-21.16"
          }
        },
        "signal_gen.mix.sum": {
          "hide_name": 0,
          "bits": [ 489, 490, 491, 492, 493, 494 ],
          "attributes": {
            "hdlname": "signal_gen mix sum",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:19.15-19.18"
          }
        },
        "signal_gen.mix.waveA": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "hdlname": "signal_gen mix waveA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:4.11-4.16"
          }
        },
        "signal_gen.noise_gen.feedback": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "hdlname": "signal_gen noise_gen feedback",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:10.9-10.17"
          }
        },
        "signal_gen.noise_gen.noise_out": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "hdlname": "signal_gen noise_gen noise_out",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:7.16-7.25"
          }
        },
        "signal_gen.noise_gen.noise_reg": {
          "hide_name": 0,
          "bits": [ 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577 ],
          "attributes": {
            "hdlname": "signal_gen noise_gen noise_reg",
            "init": "1010110011100001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:9.15-9.24"
          }
        },
        "signal_gen.periodA": {
          "hide_name": 0,
          "bits": [ 87, 88, 89, 90, 91, 92, 93, 94 ],
          "attributes": {
            "hdlname": "signal_gen periodA",
            "init": "11001000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19.15-19.22"
          }
        },
        "signal_gen.pwmGen.clk_cnt": {
          "hide_name": 0,
          "bits": [ 673, 674, 675, 676, 677, 678, 679, 680 ],
          "attributes": {
            "hdlname": "signal_gen pwmGen clk_cnt",
            "init": "00000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21"
          }
        },
        "signal_gen.tonegenA.counter": {
          "hide_name": 0,
          "bits": [ 724, 725, 726, 727, 728, 729, 730, 731 ],
          "attributes": {
            "hdlname": "signal_gen tonegenA counter",
            "init": "00000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.14-8.21"
          }
        },
        "signal_gen.volA": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102 ],
          "attributes": {
            "hdlname": "signal_gen volA",
            "init": "1000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20.15-20.19"
          }
        },
        "signal_gen.volN": {
          "hide_name": 0,
          "bits": [ 107, 108, 109, 110 ],
          "attributes": {
            "hdlname": "signal_gen volN",
            "init": "0011",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21.15-21.19"
          }
        },
        "write_strobe_in": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:11.17-11.32"
          }
        }
      }
    }
  }
}
