$date
	Tue Jan 20 09:49:30 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fullAdder_tb $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$scope module U1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 & sum_half1 $end
$var wire 1 ! sum $end
$var wire 1 ' carry_half2 $end
$var wire 1 ( carry_half1 $end
$scope module HA1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module HA2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
1&
0%
1$
#30
1"
0!
1'
1%
#40
0"
1!
0'
0%
0$
1#
#50
1"
0!
1'
1%
#60
0'
0&
1(
0%
1$
#70
1!
1%
#80
