// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "03/07/2024 10:52:39"
                                                                                
// Verilog Test Bench template for design : dev_board_top
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ns/ 1 ns
module dev_board_top_tb();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg treg_iic_sda;
reg [3:0] key;
reg sys_clk;
reg sys_rst_n;
reg uart_rxd;
// wires                                               
wire [4:0]  IGBT;
wire iic_scl;
wire iic_sda;
wire [3:0]  led;
wire [7:0]  seg_led;
wire [5:0]  seg_sel;
wire uart_txd;

// assign statements (if any)                          
assign iic_sda = treg_iic_sda;
dev_board_top i1 (
// port map - connection between master ports and signals/registers   
	.IGBT(IGBT),
	.iic_scl(iic_scl),
	.iic_sda(iic_sda),
	.key(key),
	.led(led),
	.seg_led(seg_led),
	.seg_sel(seg_sel),
	.sys_clk(sys_clk),
	.sys_rst_n(sys_rst_n),
	.uart_rxd(uart_rxd),
	.uart_txd(uart_txd)
);
initial                                                
begin                                           
                     
    sys_clk   = 1'b0;
    sys_rst_n = 1'b0;
    #100  sys_rst_n = 1'b1;
    #1000 $stop;                          
                
end                                                    
always                                                 
                 
begin                                                  
                         
    #10 sys_clk = ~sys_clk;                                                   
                                           
end                                                    
endmodule

