INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sources_1/new/greater_than_block2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_than_block2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sources_1/new/greater_than_block4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_than_block4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sim_1/new/testbench.v:38]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sim_1/new/testbench.v:41]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sim_1/new/testbench.v:42]
