/*
 * @Author: Linyu
 * @LastEditors: daweslinyu daowes.ly@qq.com
 * @LastEditTime: 2023-08-10 17:46:40
 * @Description: 
 *              define base reg addr
 *              define reg size
 *              define offset
 *              define offset reg addr
 *              define base addr
 * 
 * The following is the Chinese and English copyright notice, encoded as UTF-8.
 * 以下是中文及英文版权同步声明，编码为UTF-8。
 * Copyright has legal effects and violations will be prosecuted.
 * 版权具有法律效力，违反必究。
 * 
 * Copyright ©2021-2023 Sparkle Silicon Technology Corp., Ltd. All Rights Reserved.
 * 版权所有 ©2021-2023龙晶石半导体科技（苏州）有限公司
 */

#ifndef AE_REG_H
#define AE_REG_H
/***************************************************
 * path and name: /.../AE10X/INCLUDE/AE_REG.H
 * function：
 *          define base reg addr
 *          define reg size
 *          define offset
 *          define offset reg addr
 *          define base addr
 * author: Linyu
 * last edit time:2023/02/15
 ***************************************************/
/*-------------------------------------include AE_GLOBAL to config -------------------------------------*/
#include <AE_GLOBAL.H>

/*-------------------------------------Set up general purpose register address arithmetic -------------------------------------*/
#define REG_ADDR(base,offset)                   (base+offset)
#define REG8(addr)                              (*(VBYTEP)(addr))
#define REG16(addr)                             (*(VWORDP)(addr))
#define REG32(addr)                             (*(VDWORDP)(addr))
/*-----------------------------------------------Set Register Address definition Of Chip-------------------------------------*/

/***********************************INTC0  Register Set**********************************/
#define INTC0_BASE_ADDR                         0x1000UL
#define INTC0_REG_SIZE                          DEC8

#define ICTL0_INTEN0_OFFSET                     HEX00
#define ICTL0_INTEN1_OFFSET                     HEX01
#define ICTL0_INTEN2_OFFSET                     HEX02
#define ICTL0_INTEN3_OFFSET                     HEX03
#define ICTL0_INTEN4_OFFSET                     HEX04
#define ICTL0_INTEN5_OFFSET                     HEX05
#define ICTL0_INTEN6_OFFSET                     HEX06
#define ICTL0_INTEN7_OFFSET                     HEX07
#define ICTL0_INTMASK0_OFFSET                   HEX08
#define ICTL0_INTMASK1_OFFSET                   HEX09
#define ICTL0_INTMASK2_OFFSET                   HEX0A
#define ICTL0_INTMASK3_OFFSET                   HEX0B
#define ICTL0_INTMASK4_OFFSET                   HEX0C
#define ICTL0_INTMASK5_OFFSET                   HEX0D
#define ICTL0_INTMASK6_OFFSET                   HEX0E
#define ICTL0_INTMASK7_OFFSET                   HEX0F
#define ICTL0_INTFORCE0_OFFSET                  HEX10
#define ICTL0_INTFORCE1_OFFSET                  HEX11
#define ICTL0_INTFORCE2_OFFSET                  HEX12
#define ICTL0_INTFORCE3_OFFSET                  HEX13
#define ICTL0_INTFORCE4_OFFSET                  HEX14
#define ICTL0_INTFORCE5_OFFSET                  HEX15
#define ICTL0_INTFORCE6_OFFSET                  HEX16
#define ICTL0_INTFORCE7_OFFSET                  HEX17
#define ICTL0_RAWSTATUS0_OFFSET                 HEX18
#define ICTL0_RAWSTATUS1_OFFSET                 HEX19
#define ICTL0_RAWSTATUS2_OFFSET                 HEX1A
#define ICTL0_RAWSTATUS3_OFFSET                 HEX1B
#define ICTL0_RAWSTATUS4_OFFSET                 HEX1C
#define ICTL0_RAWSTATUS5_OFFSET                 HEX1D
#define ICTL0_RAWSTATUS6_OFFSET                 HEX1E
#define ICTL0_RAWSTATUS7_OFFSET                 HEX1F
#define ICTL0_STATUS0_OFFSET                    HEX20
#define ICTL0_STATUS1_OFFSET                    HEX21
#define ICTL0_STATUS2_OFFSET                    HEX22
#define ICTL0_STATUS3_OFFSET                    HEX23
#define ICTL0_STATUS4_OFFSET                    HEX24
#define ICTL0_STATUS5_OFFSET                    HEX25
#define ICTL0_STATUS6_OFFSET                    HEX26
#define ICTL0_STATUS7_OFFSET                    HEX27
#define ICTL0_MASKSTATUS0_OFFSET                HEX28
#define ICTL0_MASKSTATUS1_OFFSET                HEX29
#define ICTL0_MASKSTATUS2_OFFSET                HEX2A
#define ICTL0_MASKSTATUS3_OFFSET                HEX2B
#define ICTL0_MASKSTATUS4_OFFSET                HEX2C
#define ICTL0_MASKSTATUS5_OFFSET                HEX2D
#define ICTL0_MASKSTATUS6_OFFSET                HEX2E
#define ICTL0_MASKSTATUS7_OFFSET                HEX2F

#define INTC0_REG_ADDR(offset)                  REG_ADDR(INTC0_BASE_ADDR,offset)
#define INTC0_REG(offset)                       REG8(INTC0_REG_ADDR(offset))

#define ICTL0_INTEN0                            INTC0_REG(ICTL0_INTEN0_OFFSET)
#define ICTL0_INTEN1                            INTC0_REG(ICTL0_INTEN1_OFFSET)
#define ICTL0_INTEN2                            INTC0_REG(ICTL0_INTEN2_OFFSET)
#define ICTL0_INTEN3                            INTC0_REG(ICTL0_INTEN3_OFFSET)
#define ICTL0_INTEN4                            INTC0_REG(ICTL0_INTEN4_OFFSET)
#define ICTL0_INTEN5                            INTC0_REG(ICTL0_INTEN5_OFFSET)
#define ICTL0_INTEN6                            INTC0_REG(ICTL0_INTEN6_OFFSET)
#define ICTL0_INTEN7                            INTC0_REG(ICTL0_INTEN7_OFFSET)
#define ICTL0_INTMASK0                          INTC0_REG(ICTL0_INTMASK0_OFFSET)
#define ICTL0_INTMASK1                          INTC0_REG(ICTL0_INTMASK1_OFFSET)
#define ICTL0_INTMASK2                          INTC0_REG(ICTL0_INTMASK2_OFFSET)
#define ICTL0_INTMASK3                          INTC0_REG(ICTL0_INTMASK3_OFFSET)
#define ICTL0_INTMASK4                          INTC0_REG(ICTL0_INTMASK4_OFFSET)
#define ICTL0_INTMASK5                          INTC0_REG(ICTL0_INTMASK5_OFFSET)
#define ICTL0_INTMASK6                          INTC0_REG(ICTL0_INTMASK6_OFFSET)
#define ICTL0_INTMASK7                          INTC0_REG(ICTL0_INTMASK7_OFFSET)
#define ICTL0_INTFORCE0                         INTC0_REG(ICTL0_INTFORCE0_OFFSET)
#define ICTL0_INTFORCE1                         INTC0_REG(ICTL0_INTFORCE1_OFFSET)
#define ICTL0_INTFORCE2                         INTC0_REG(ICTL0_INTFORCE2_OFFSET)
#define ICTL0_INTFORCE3                         INTC0_REG(ICTL0_INTFORCE3_OFFSET)
#define ICTL0_INTFORCE4                         INTC0_REG(ICTL0_INTFORCE4_OFFSET)
#define ICTL0_INTFORCE5                         INTC0_REG(ICTL0_INTFORCE5_OFFSET)
#define ICTL0_INTFORCE6                         INTC0_REG(ICTL0_INTFORCE6_OFFSET)
#define ICTL0_INTFORCE7                         INTC0_REG(ICTL0_INTFORCE7_OFFSET)
#define ICTL0_RAWSTATUS0                        INTC0_REG(ICTL0_RAWSTATUS0_OFFSET)
#define ICTL0_RAWSTATUS1                        INTC0_REG(ICTL0_RAWSTATUS1_OFFSET)
#define ICTL0_RAWSTATUS2                        INTC0_REG(ICTL0_RAWSTATUS2_OFFSET)
#define ICTL0_RAWSTATUS3                        INTC0_REG(ICTL0_RAWSTATUS3_OFFSET)
#define ICTL0_RAWSTATUS4                        INTC0_REG(ICTL0_RAWSTATUS4_OFFSET)
#define ICTL0_RAWSTATUS5                        INTC0_REG(ICTL0_RAWSTATUS5_OFFSET)
#define ICTL0_RAWSTATUS6                        INTC0_REG(ICTL0_RAWSTATUS6_OFFSET)
#define ICTL0_RAWSTATUS7                        INTC0_REG(ICTL0_RAWSTATUS7_OFFSET)
#define ICTL0_STATUS0                           INTC0_REG(ICTL0_STATUS0_OFFSET)
#define ICTL0_STATUS1                           INTC0_REG(ICTL0_STATUS1_OFFSET)
#define ICTL0_STATUS2                           INTC0_REG(ICTL0_STATUS2_OFFSET)
#define ICTL0_STATUS3                           INTC0_REG(ICTL0_STATUS3_OFFSET)
#define ICTL0_STATUS4                           INTC0_REG(ICTL0_STATUS4_OFFSET)
#define ICTL0_STATUS5                           INTC0_REG(ICTL0_STATUS5_OFFSET)
#define ICTL0_STATUS6                           INTC0_REG(ICTL0_STATUS6_OFFSET)
#define ICTL0_STATUS7                           INTC0_REG(ICTL0_STATUS7_OFFSET)
#define ICTL0_MASKSTATUS0                       INTC0_REG(ICTL0_MASKSTATUS0_OFFSET)
#define ICTL0_MASKSTATUS1                       INTC0_REG(ICTL0_MASKSTATUS1_OFFSET)
#define ICTL0_MASKSTATUS2                       INTC0_REG(ICTL0_MASKSTATUS2_OFFSET)
#define ICTL0_MASKSTATUS3                       INTC0_REG(ICTL0_MASKSTATUS3_OFFSET)
#define ICTL0_MASKSTATUS4                       INTC0_REG(ICTL0_MASKSTATUS4_OFFSET)
#define ICTL0_MASKSTATUS5                       INTC0_REG(ICTL0_MASKSTATUS5_OFFSET)
#define ICTL0_MASKSTATUS6                       INTC0_REG(ICTL0_MASKSTATUS6_OFFSET)
#define ICTL0_MASKSTATUS7                       INTC0_REG(ICTL0_MASKSTATUS7_OFFSET)

/***********************************INTC1  Register Set**********************************/
#define INTC1_BASE_ADDR                         0x1400UL
#define INTC1_REG_SIZE                          DEC8

#define ICTL1_INTEN0_OFFSET                     HEX00
#define ICTL1_INTEN1_OFFSET                     HEX01
#define ICTL1_INTEN2_OFFSET                     HEX02
#define ICTL1_INTEN3_OFFSET                     HEX03
#define ICTL1_INTEN4_OFFSET                     HEX04
#define ICTL1_INTMASK0_OFFSET                   HEX08
#define ICTL1_INTMASK1_OFFSET                   HEX09
#define ICTL1_INTMASK2_OFFSET                   HEX0A
#define ICTL1_INTMASK3_OFFSET                   HEX0B
#define ICTL1_INTMASK4_OFFSET                   HEX0C
#define ICTL1_INTFORCE0_OFFSET                  HEX10
#define ICTL1_INTFORCE1_OFFSET                  HEX11
#define ICTL1_INTFORCE2_OFFSET                  HEX12
#define ICTL1_INTFORCE3_OFFSET                  HEX13
#define ICTL1_INTFORCE4_OFFSET                  HEX14
#define ICTL1_RAWSTATUS0_OFFSET                 HEX18
#define ICTL1_RAWSTATUS1_OFFSET                 HEX19
#define ICTL1_RAWSTATUS2_OFFSET                 HEX1A
#define ICTL1_RAWSTATUS3_OFFSET                 HEX1B
#define ICTL1_RAWSTATUS4_OFFSET                 HEX1C
#define ICTL1_STATUS0_OFFSET                    HEX20
#define ICTL1_STATUS1_OFFSET                    HEX21
#define ICTL1_STATUS2_OFFSET                    HEX22
#define ICTL1_STATUS3_OFFSET                    HEX23
#define ICTL1_STATUS4_OFFSET                    HEX24
#define ICTL1_MASKSTATUS0_OFFSET                HEX28
#define ICTL1_MASKSTATUS1_OFFSET                HEX29
#define ICTL1_MASKSTATUS2_OFFSET                HEX2A
#define ICTL1_MASKSTATUS3_OFFSET                HEX2B
#define ICTL1_MASKSTATUS4_OFFSET                HEX2C

#define INTC1_REG_ADDR(offset)                  REG_ADDR(INTC1_BASE_ADDR,offset)
#define INTC1_REG(offset)                       REG8(INTC1_REG_ADDR(offset))

#define ICTL1_INTEN0                            INTC1_REG(ICTL1_INTEN0_OFFSET)
#define ICTL1_INTEN1                            INTC1_REG(ICTL1_INTEN1_OFFSET)
#define ICTL1_INTEN2                            INTC1_REG(ICTL1_INTEN2_OFFSET)
#define ICTL1_INTEN3                            INTC1_REG(ICTL1_INTEN3_OFFSET)
#define ICTL1_INTEN4                            INTC1_REG(ICTL1_INTEN4_OFFSET)
#define ICTL1_INTMASK0                          INTC1_REG(ICTL1_INTMASK0_OFFSET)
#define ICTL1_INTMASK1                          INTC1_REG(ICTL1_INTMASK1_OFFSET)
#define ICTL1_INTMASK2                          INTC1_REG(ICTL1_INTMASK2_OFFSET)
#define ICTL1_INTMASK3                          INTC1_REG(ICTL1_INTMASK3_OFFSET)
#define ICTL1_INTMASK4                          INTC1_REG(ICTL1_INTMASK4_OFFSET)
#define ICTL1_INTFORCE0                         INTC1_REG(ICTL1_INTFORCE0_OFFSET)
#define ICTL1_INTFORCE1                         INTC1_REG(ICTL1_INTFORCE1_OFFSET)
#define ICTL1_INTFORCE2                         INTC1_REG(ICTL1_INTFORCE2_OFFSET)
#define ICTL1_INTFORCE3                         INTC1_REG(ICTL1_INTFORCE3_OFFSET)
#define ICTL1_INTFORCE4                         INTC1_REG(ICTL1_INTFORCE4_OFFSET)
#define ICTL1_RAWSTATUS0                        INTC1_REG(ICTL1_RAWSTATUS0_OFFSET)
#define ICTL1_RAWSTATUS1                        INTC1_REG(ICTL1_RAWSTATUS1_OFFSET)
#define ICTL1_RAWSTATUS2                        INTC1_REG(ICTL1_RAWSTATUS2_OFFSET)
#define ICTL1_RAWSTATUS3                        INTC1_REG(ICTL1_RAWSTATUS3_OFFSET)
#define ICTL1_RAWSTATUS4                        INTC1_REG(ICTL1_RAWSTATUS4_OFFSET)
#define ICTL1_STATUS0                           INTC1_REG(ICTL1_STATUS0_OFFSET)
#define ICTL1_STATUS1                           INTC1_REG(ICTL1_STATUS1_OFFSET)
#define ICTL1_STATUS2                           INTC1_REG(ICTL1_STATUS2_OFFSET)
#define ICTL1_STATUS3                           INTC1_REG(ICTL1_STATUS3_OFFSET)
#define ICTL1_STATUS4                           INTC1_REG(ICTL1_STATUS4_OFFSET)
#define ICTL1_MASKSTATUS0                       INTC1_REG(ICTL0_MASKSTATUS0_OFFSET)
#define ICTL1_MASKSTATUS1                       INTC1_REG(ICTL0_MASKSTATUS1_OFFSET)
#define ICTL1_MASKSTATUS2                       INTC1_REG(ICTL0_MASKSTATUS2_OFFSET)
#define ICTL1_MASKSTATUS3                       INTC1_REG(ICTL0_MASKSTATUS3_OFFSET)
#define ICTL1_MASKSTATUS4                       INTC1_REG(ICTL0_MASKSTATUS4_OFFSET)

/***********************************TIMER  Register Set**********************************/
#define TIMER_BASE_ADDR                         0x1800UL
#define TIMER_REG_SIZE                          DEC8

#define	TIMER0_TLC0_OFFSET	                    0x0
#define	TIMER0_TLC1_OFFSET	                    0x1
#define	TIMER0_TCV0_OFFSET	                    0x4
#define	TIMER0_TCV1_OFFSET	                    0x5
#define	TIMER0_TCR_OFFSET	                    0x8
#define	TIMER0_TEOI_OFFSET	                    0xC
#define	TIMER0_TIS_OFFSET	                    0x10
#define	TIMER1_TLC0_OFFSET	                    0x14
#define	TIMER1_TLC1_OFFSET	                    0x15
#define	TIMER1_TCV0_OFFSET	                    0x18
#define	TIMER1_TCV1_OFFSET	                    0x19
#define	TIMER1_TCR_OFFSET	                    0x1C
#define	TIMER1_TEOI_OFFSET	                    0x20
#define	TIMER1_TIS_OFFSET	                    0x24
#define	TIMER2_TLC0_OFFSET	                    0x28
#define	TIMER2_TLC1_OFFSET	                    0x29
#define	TIMER2_TCV0_OFFSET	                    0x2C
#define	TIMER2_TCV1_OFFSET	                    0x2D
#define	TIMER2_TCR_OFFSET	                    0x30
#define	TIMER2_TEOI_OFFSET	                    0x34
#define	TIMER2_TIS_OFFSET	                    0x38
#define	TIMER3_TLC0_OFFSET	                    0x3C
#define	TIMER3_TLC1_OFFSET	                    0x3D
#define	TIMER3_TCV0_OFFSET	                    0x40
#define	TIMER3_TCV1_OFFSET	                    0x41
#define	TIMER3_TCR_OFFSET	                    0x44
#define	TIMER3_TEOI_OFFSET	                    0x48
#define	TIMER3_TIS_OFFSET	                    0x4C
#define	TIMER_TIS_OFFSET	                    0xA0
#define	TIMER_TEOI_OFFSET	                    0xA4
#define	TIMER_TRIS_OFFSET	                    0xA8

#define  TIMER_REG_ADDR(offset)                 REG_ADDR(TIMER_BASE_ADDR,offset)
#define  TIMER_REG(offset)                      REG8(TIMER_REG_ADDR(offset))

#define	TIMER0_TLC0	                            TIMER_REG(TIMER0_TLC0_OFFSET)
#define	TIMER0_TLC1	                            TIMER_REG(TIMER0_TLC1_OFFSET)
#define	TIMER0_TCV0	                            TIMER_REG(TIMER0_TCV0_OFFSET)
#define	TIMER0_TCV1	                            TIMER_REG(TIMER0_TCV1_OFFSET)
#define	TIMER0_TCR	                            TIMER_REG(TIMER0_TCR_OFFSET)
#define	TIMER0_TEOI	                            TIMER_REG(TIMER0_TEOI_OFFSET)
#define	TIMER0_TIS	                            TIMER_REG(TIMER0_TIS_OFFSET)
#define	TIMER1_TLC0	                            TIMER_REG(TIMER1_TLC0_OFFSET)
#define	TIMER1_TLC1	                            TIMER_REG(TIMER1_TLC1_OFFSET)
#define	TIMER1_TCV0	                            TIMER_REG(TIMER1_TCV0_OFFSET)
#define	TIMER1_TCV1	                            TIMER_REG(TIMER1_TCV1_OFFSET)
#define	TIMER1_TCR	                            TIMER_REG(TIMER1_TCR_OFFSET)
#define	TIMER1_TEOI	                            TIMER_REG(TIMER1_TEOI_OFFSET)
#define	TIMER1_TIS	                            TIMER_REG(TIMER1_TIS_OFFSET)
#define	TIMER2_TLC0	                            TIMER_REG(TIMER2_TLC0_OFFSET)
#define	TIMER2_TLC1	                            TIMER_REG(TIMER2_TLC1_OFFSET)
#define	TIMER2_TCV0	                            TIMER_REG(TIMER2_TCV0_OFFSET)
#define	TIMER2_TCV1	                            TIMER_REG(TIMER2_TCV1_OFFSET)
#define	TIMER2_TCR	                            TIMER_REG(TIMER2_TCR_OFFSET)
#define	TIMER2_TEOI	                            TIMER_REG(TIMER2_TEOI_OFFSET)
#define	TIMER2_TIS	                            TIMER_REG(TIMER2_TIS_OFFSET)
#define	TIMER3_TLC0	                            TIMER_REG(TIMER3_TLC0_OFFSET)
#define	TIMER3_TLC1	                            TIMER_REG(TIMER3_TLC1_OFFSET)
#define	TIMER3_TCV0	                            TIMER_REG(TIMER3_TCV0_OFFSET)
#define	TIMER3_TCV1	                            TIMER_REG(TIMER3_TCV1_OFFSET)
#define	TIMER3_TCR	                            TIMER_REG(TIMER3_TCR_OFFSET)
#define	TIMER3_TEOI	                            TIMER_REG(TIMER3_TEOI_OFFSET)
#define	TIMER3_TIS	                            TIMER_REG(TIMER3_TIS_OFFSET)
#define	TIMER_TIS	                            TIMER_REG(TIMER_TIS_OFFSET)
#define	TIMER_TEOI	                            TIMER_REG(TIMER_TEOI_OFFSET)
#define	TIMER_TRIS	                            TIMER_REG(TIMER_TRIS_OFFSET)

/***********************************KBS  Register Set**********************************/
#define KBS_BASE_ADDR                           0x1C00UL
#define KBC_REG_SIZE                            DEC8

#define KBS_KSOL_OFFSET                         HEX00
#define KBS_KSOH1_OFFSET                        HEX01
#define KBS_KSOCTRL_OFFSET                      HEX02
#define KBS_KSOH2_OFFSET                        HEX03
#define KBS_KSI_OFFSET                          HEX04
#define KBS_KSO00LSD_OFFSET                     HEX10
#define KBS_KSO01LSD_OFFSET                     HEX11
#define KBS_KSO02LSD_OFFSET                     HEX12
#define KBS_KSO03LSD_OFFSET                     HEX13
#define KBS_KSO04LSD_OFFSET                     HEX14
#define KBS_KSO05LSD_OFFSET                     HEX15
#define KBS_KSO06LSD_OFFSET                     HEX16
#define KBS_KSO07LSD_OFFSET                     HEX17
#define KBS_KSO08LSD_OFFSET                     HEX18
#define KBS_KSO09LSD_OFFSET                     HEX19
#define KBS_KSO10LSD_OFFSET                     HEX1A
#define KBS_KSO11LSD_OFFSET                     HEX1B
#define KBS_KSO12LSD_OFFSET                     HEX1C
#define KBS_KSO13LSD_OFFSET                     HEX1D
#define KBS_KSO14LSD_OFFSET                     HEX1E
#define KBS_KSO15LSD_OFFSET                     HEX1F
#define KBS_KSO16LSD_OFFSET                     HEX20
#define KBS_KSO17LSD_OFFSET                     HEX21
#define KBS_KSDC1R_OFFSET                       HEX22
#define KBS_KSDC2R_OFFSET                       HEX23
#define KBS_KSDC3R_OFFSET                       HEX24
#define KBS_KSDSR_OFFSET                        HEX25

#define KBS_REG_ADDR(offset)                    REG_ADDR(KBS_BASE_ADDR,offset)
#define KBS_REG(offset)                         REG8(KBS_REG_ADDR(offset))

#define KBS_KSOL                                KBS_REG(KBS_KSOL_OFFSET)
#define KBS_KSOH1                               KBS_REG(KBS_KSOH1_OFFSET)
#define KBS_KSOCTRL                             KBS_REG(KBS_KSOCTRL_OFFSET)
#define KBS_KSOH2                               KBS_REG(KBS_KSOH2_OFFSET)
#define KBS_KSI                                 KBS_REG(KBS_KSI_OFFSET)
#define KBS_KSO00LSD                            KBS_REG(KBS_KSO00LSD_OFFSET)
#define KBS_KSO01LSD                            KBS_REG(KBS_KSO01LSD_OFFSET)
#define KBS_KSO02LSD                            KBS_REG(KBS_KSO02LSD_OFFSET)
#define KBS_KSO03LSD                            KBS_REG(KBS_KSO03LSD_OFFSET)
#define KBS_KSO04LSD                            KBS_REG(KBS_KSO04LSD_OFFSET)
#define KBS_KSO05LSD                            KBS_REG(KBS_KSO05LSD_OFFSET)
#define KBS_KSO06LSD                            KBS_REG(KBS_KSO06LSD_OFFSET)
#define KBS_KSO07LSD                            KBS_REG(KBS_KSO07LSD_OFFSET)
#define KBS_KSO08LSD                            KBS_REG(KBS_KSO08LSD_OFFSET)
#define KBS_KSO09LSD                            KBS_REG(KBS_KSO09LSD_OFFSET)
#define KBS_KSO10LSD                            KBS_REG(KBS_KSO10LSD_OFFSET)
#define KBS_KSO11LSD                            KBS_REG(KBS_KSO11LSD_OFFSET)
#define KBS_KSO12LSD                            KBS_REG(KBS_KSO12LSD_OFFSET)
#define KBS_KSO13LSD                            KBS_REG(KBS_KSO13LSD_OFFSET)
#define KBS_KSO14LSD                            KBS_REG(KBS_KSO14LSD_OFFSET)
#define KBS_KSO15LSD                            KBS_REG(KBS_KSO15LSD_OFFSET)
#define KBS_KSO16LSD                            KBS_REG(KBS_KSO16LSD_OFFSET)
#define KBS_KSO17LSD                            KBS_REG(KBS_KSO17LSD_OFFSET)
#define KBS_KSDC1R                              KBS_REG(KBS_KSDC1R_OFFSET)
#define KBS_KSDC2R                              KBS_REG(KBS_KSDC2R_OFFSET)
#define KBS_KSDC3R                              KBS_REG(KBS_KSDC3R_OFFSET)
#define KBS_KSDSR                               KBS_REG(KBS_KSDSR_OFFSET)

/***********************************PS2 PORT1 Register Set**********************************/
#define PS2_PORT0_BASE_ADDR                     0x2000UL
#define PS2_REG_SIZE HEX08

#define PS2_PORT0_IBUF_OFFSET                   HEX00
#define PS2_PORT0_OBUF_OFFSET                   HEX01
#define PS2_PORT0_SR_OFFSET                     HEX02
#define PS2_PORT0_CR_OFFSET                     HEX03
#define PS2_PORT0_CPSR_OFFSET                   HEX04
#define PS2_PORT0_DVR_OFFSET                    HEX05
#define PS2_PORT0_DEB_OFFSET                    HEX06

#define PS2_PORT0_REG_ADDR(offset)              REG_ADDR(PS2_PORT0_BASE_ADDR,offset)
#define PS2_PORT0_REG(offset)                   REG8(PS2_PORT0_REG_ADDR(offset))

#define PS2_PORT0_IBUF                          PS2_PORT0_REG(PS2_PORT0_IBUF_OFFSET)    /* PORT1输入缓冲寄存器*/ 
#define PS2_PORT0_OBUF                          PS2_PORT0_REG(PS2_PORT0_OBUF_OFFSET)    /* PORT1输出缓冲寄存器*/
#define PS2_PORT0_SR                            PS2_PORT0_REG(PS2_PORT0_SR_OFFSET)      /* PORT1状态寄存器*/
#define PS2_PORT0_CR                            PS2_PORT0_REG(PS2_PORT0_CR_OFFSET)      /* PORT1命令寄存器*/
#define PS2_PORT0_CPSR                          PS2_PORT0_REG(PS2_PORT0_CPSR_OFFSET)    /* PORT1预定标寄存器*/
#define PS2_PORT0_DVR                           PS2_PORT0_REG(PS2_PORT0_DVR_OFFSET)     /* PORT1分频寄存器*/ 
#define PS2_PORT0_DEB                           PS2_PORT0_REG(PS2_PORT0_DEB_OFFSET)

/***********************************PS2 PORT2 Register Set**********************************/

#if (defined(TEST101)||defined(AE101)||defined(AE102))//If it's TEST101 or AE102
#define PS2_PORT1_BASE_ADDR                     0x2200UL
#elif (defined(AE103))//If it's AE103
#define PS2_PORT1_BASE_ADDR                     0x2100UL
#endif
#define PS2_PORT1_IBUF_OFFSET                   HEX00
#define PS2_PORT1_OBUF_OFFSET                   HEX01
#define PS2_PORT1_SR_OFFSET                     HEX02
#define PS2_PORT1_CR_OFFSET                     HEX03
#define PS2_PORT1_CPSR_OFFSET                   HEX04
#define PS2_PORT1_DVR_OFFSET                    HEX05
#define PS2_PORT1_DEB_OFFSET                    HEX06

#define PS2_PORT1_REG_ADDR(offset)              REG_ADDR(PS2_PORT1_BASE_ADDR,offset)
#define PS2_PORT1_REG(offset)                   REG8(PS2_PORT1_REG_ADDR(offset))

#define PS2_PORT1_IBUF                          PS2_PORT1_REG(PS2_PORT1_IBUF_OFFSET)    /* KBD输入缓冲寄存器*/ 
#define PS2_PORT1_OBUF                          PS2_PORT1_REG(PS2_PORT1_OBUF_OFFSET)    /* KBD输出缓冲寄存器*/
#define PS2_PORT1_SR                            PS2_PORT1_REG(PS2_PORT1_SR_OFFSET)      /* KBD状态寄存器*/
#define PS2_PORT1_CR                            PS2_PORT1_REG(PS2_PORT1_CR_OFFSET)      /* KBD命令寄存器*/ 
#define PS2_PORT1_CPSR                          PS2_PORT1_REG(PS2_PORT1_CPSR_OFFSET)  /* KBD预定标寄存器*/
#define PS2_PORT1_DVR                           PS2_PORT1_REG(PS2_PORT1_DVR_OFFSET)    /* KBD分频寄存器*/ 
#define PS2_PORT1_DEB                           PS2_PORT1_REG(PS2_PORT1_DEB_OFFSET)

/***********************************ROM PATCH  Register Set**********************************/
#if (defined(AE103))//If it's AE103
#define ROM_PATCH_ADDR                          0x2200UL

#define PATCH_CTRL_OFFSET                       HEX00
#define PATCH0_OFESET                           HEX01
#define PATCH1_OFESET                           HEX07
#define PATCH2_OFESET                           HEX0D
#define PATCH3_OFESET                           HEX13
#define PATCH4_OFESET                           HEX19
#define PATCH5_OFESET                           HEX1F
#define PATCH6_OFESET                           HEX25
#define PATCH7_OFESET                           HEX2B

#define PATCH_ADDRL_OFFSET                     HEX00
#define PATCH_ADDRH_OFFSET                     HEX01
#define PATCH_DATA0_OFFSET                     HEX02
#define PATCH_DATA1_OFFSET                     HEX03
#define PATCH_DATA2_OFFSET                     HEX04
#define PATCH_DATA3_OFFSET                     HEX05



#define ROM_PATCH_REG_ADDR(offset)              REG_ADDR(ROM_PATCH_ADDR,offset)
#define ROM_PATCH_REG(offset)                   REG8(ROM_PATCH_REG_ADDR(offset))
#define ROM_PATCH_REG_ADDR(offset)              REG_ADDR(ROM_PATCH_ADDR,offset)

#define PATCH_CTRL                              ROM_PATCH_REG(PATCH_CTRL_OFFSET)

#define PATCH_ADDRL(x)                     ROM_PATCH_REG((PATCH_ADDRL_OFFSET+PATCH##x##_OFESET))
#define PATCH_ADDRH(x)                     ROM_PATCH_REG((PATCH_ADDRH_OFFSET+PATCH##x##_OFESET))
#define PATCH_DATA0(x)                     ROM_PATCH_REG((PATCH_DATA0_OFFSET+PATCH##x##_OFESET))
#define PATCH_DATA1(x)                     ROM_PATCH_REG((PATCH_DATA1_OFFSET+PATCH##x##_OFESET))
#define PATCH_DATA2(x)                     ROM_PATCH_REG((PATCH_DATA2_OFFSET+PATCH##x##_OFESET))
#define PATCH_DATA3(x)                     ROM_PATCH_REG((PATCH_DATA3_OFFSET+PATCH##x##_OFESET))
#endif
#if (defined(AE103))//If it's AE103
//#define PECI_BASE_ADDR                          0x2300UL
#endif

/***********************************PMC1  Register Set**********************************/
#define PMC1_BASE_ADDR                          0x2400UL
#define PMC1_REG_SIZE                           DEC8

#define PMC1_STR_OFFSET                         HEX00
#define PMC1_DOR_OFFSET                         HEX01
#define PMC1_DOSCI_OFFSET                       HEX02
#define PMC1_DOSMI_OFFSET                       HEX03
#define PMC1_DIR_OFFSET                         HEX04
#define PMC1_DISCI_OFFSET                       HEX05
#define PMC1_CTL_OFFSET                         HEX06
#define PMC1_IC_OFFSET                          HEX07
#define PMC1_IE_OFFSET                          HEX08

#define PMC1_REG_ADDR(offset)                   REG_ADDR(PMC1_BASE_ADDR,offset)
#define PMC1_REG(offset)                        REG8(PMC1_REG_ADDR(offset))

#define PMC1_STR                                PMC1_REG(PMC1_STR_OFFSET)
#define PMC1_DOR                                PMC1_REG(PMC1_DOR_OFFSET)
#define PMC1_DOSCI                              PMC1_REG(PMC1_DOSCI_OFFSET)
#define PMC1_DOSMI                              PMC1_REG(PMC1_DOSMI_OFFSET)
#define PMC1_DIR                                PMC1_REG(PMC1_DIR_OFFSET)
#define PMC1_DISCI                              PMC1_REG(PMC1_DISCI_OFFSET)
#define PMC1_CTL                                PMC1_REG(PMC1_CTL_OFFSET)
#define PMC1_IC                                 PMC1_REG(PMC1_IC_OFFSET)
#define PMC1_IE                                 PMC1_REG(PMC1_IE_OFFSET)

/***********************************PMC2  Register Set**********************************/
#define PMC2_BASE_ADDR                          0x2410UL
#define PMC2_REG_SIZE                           DEC8

#define PMC2_STR_OFFSET                         HEX00
#define PMC2_DOR_OFFSET                         HEX01
#define PMC2_DOSCI_OFFSET                       HEX02
#define PMC2_DOSMI_OFFSET                       HEX03
#define PMC2_DIR_OFFSET                         HEX04
#define PMC2_DISCI_OFFSET                       HEX05
#define PMC2_CTL_OFFSET                         HEX06
#define PMC2_IC_OFFSET                          HEX07
#define PMC2_IE_OFFSET                          HEX08

#define PMC2_REG_ADDR(offset)                   REG_ADDR(PMC2_BASE_ADDR,offset)
#define PMC2_REG(offset)                        REG8(PMC2_REG_ADDR(offset))

#define PMC2_STR                                PMC2_REG(PMC2_STR_OFFSET)
#define PMC2_DOR                                PMC2_REG(PMC2_DOR_OFFSET)
#define PMC2_DOSCI                              PMC2_REG(PMC2_DOSCI_OFFSET)
#define PMC2_DOSMI                              PMC2_REG(PMC2_DOSMI_OFFSET)
#define PMC2_DIR                                PMC2_REG(PMC2_DIR_OFFSET)
#define PMC2_DISCI                              PMC2_REG(PMC2_DISCI_OFFSET)
#define PMC2_CTL                                PMC2_REG(PMC2_CTL_OFFSET)
#define PMC2_IC                                 PMC2_REG(PMC2_IC_OFFSET)
#define PMC2_IE                                 PMC2_REG(PMC2_IE_OFFSET)

/***********************************PMC3  Register Set**********************************/
#define PMC3_BASE_ADDR                          0x2420UL
#define PMC3_REG_SIZE                           DEC8

#define PMC3_STR_OFFSET                         HEX00
#define PMC3_DOR_OFFSET                         HEX01
#define PMC3_DIR_OFFSET                         HEX02
#define PMC3_CTL_OFFSET                         HEX03
#define PMC3_IC_OFFSET                          HEX04
#define PMC3_IE_OFFSET                          HEX05

#define PMC3_REG_ADDR(offset)                   REG_ADDR(PMC3_BASE_ADDR,offset)
#define PMC3_REG(offset)                        REG8(PMC3_REG_ADDR(offset))

#define PMC3_STR                                PMC3_REG(PMC3_STR_OFFSET)
#define PMC3_DOR                                PMC3_REG(PMC3_DOR_OFFSET)
#define PMC3_DIR                                PMC3_REG(PMC3_DIR_OFFSET)
#define PMC3_CTL                                PMC3_REG(PMC3_CTL_OFFSET)
#define PMC3_IC                                 PMC3_REG(PMC3_IC_OFFSET)
#define PMC3_IE                                 PMC3_REG(PMC3_IE_OFFSET)

/***********************************PMC4  Register Set**********************************/
#define PMC4_BASE_ADDR                          0x2430UL
#define PMC4_REG_SIZE                           DEC8

#define PMC4_STR_OFFSET                         HEX00
#define PMC4_DOR_OFFSET                         HEX01
#define PMC4_DIR_OFFSET                         HEX02
#define PMC4_CTL_OFFSET                         HEX03
#define PMC4_IC_OFFSET                          HEX04
#define PMC4_IE_OFFSET                          HEX05

#define PMC4_REG_ADDR(offset)                   REG_ADDR(PMC4_BASE_ADDR,offset)
#define PMC4_REG(offset)                        REG8(PMC4_REG_ADDR(offset))

#define PMC4_STR                                PMC4_REG(PMC4_STR_OFFSET)
#define PMC4_DOR                                PMC4_REG(PMC4_DOR_OFFSET)
#define PMC4_DIR                                PMC4_REG(PMC4_DIR_OFFSET)
#define PMC4_CTL                                PMC4_REG(PMC4_CTL_OFFSET)
#define PMC4_IC                                 PMC4_REG(PMC4_IC_OFFSET)
#define PMC4_IE                                 PMC4_REG(PMC4_IE_OFFSET)

/***********************************PMC5  Register Set**********************************/
#define PMC5_BASE_ADDR                          0x2440UL
#define PMC5_REG_SIZE                           DEC8

#define PMC5_STR_OFFSET                         HEX00
#define PMC5_DOR_OFFSET                         HEX01
#define PMC5_DIR_OFFSET                         HEX02
#define PMC5_CTL_OFFSET                         HEX03
#define PMC5_IC_OFFSET                          HEX04
#define PMC5_IE_OFFSET                          HEX05

#define PMC5_REG_ADDR(offset)                   REG_ADDR(PMC5_BASE_ADDR,offset)
#define PMC5_REG(offset)                        REG8(PMC5_REG_ADDR(offset))

#define PMC5_STR                                PMC5_REG(PMC5_STR_OFFSET)
#define PMC5_DOR                                PMC5_REG(PMC5_DOR_OFFSET)
#define PMC5_DIR                                PMC5_REG(PMC5_DIR_OFFSET)
#define PMC5_CTL                                PMC5_REG(PMC5_CTL_OFFSET)
#define PMC5_IC                                 PMC5_REG(PMC5_IC_OFFSET)
#define PMC5_IE                                 PMC5_REG(PMC5_IE_OFFSET)

/***********************************KBC  Register Set**********************************/
#define KBC_BASE_ADDR                           0x2450UL
#define KBC_REG_SIZE                            DEC8

#define KBC_CTL_OFFSET                          HEX00
#define KBC_SIRQCTL_OFFSET                      HEX02
#define KBC_STA_OFFSET                          HEX04
#define KBC_KOB_OFFSET                          HEX06
#define KBC_MOB_OFFSET                          HEX08
#define KBC_IB_OFFSET                           HEX0A

#define KBC_REG_ADDR(offset)                    REG_ADDR(KBC_BASE_ADDR,offset)
#define KBC_REG(offset)                         REG8(KBC_REG_ADDR(offset))

#define KBC_CTL		                            KBC_REG(KBC_CTL_OFFSET)
#define KBC_SIRQCTL		                        KBC_REG(KBC_SIRQCTL_OFFSET)
#define KBC_STA		                            KBC_REG(KBC_STA_OFFSET)
#define KBC_KOB		                            KBC_REG(KBC_KOB_OFFSET)
#define KBC_MOB		                            KBC_REG(KBC_MOB_OFFSET)
#define KBC_IB                                  KBC_REG(KBC_IB_OFFSET)

/***********************************SHAREMEM  Register Set**********************************/
#define SHAREMEM_BASE_ADDR                      0x2500UL
#define SHAREMEM_REG_SIZE                       DEC8

#define	SMF_CMD_OFFSET	                        0x0
#define	SMF_FADDR0_OFFSET	                    0x1
#define	SMF_FADDR1_OFFSET	                    0x2
#define	SMF_FADDR2_OFFSET	                    0x3
#define	SMF_NUM_OFFSET	                        0x4
#define	SMF_SRA_OFFSET	                        0x5
#define	SMF_DR0_OFFSET	                        0x6
#define SMF_DR1_OFFSET	                        0x7
#define	SMF_DR2_OFFSET	                        0x8
#define	SMF_DR3_OFFSET	                        0x9
#define	SMF_SR_OFFSET	                        0xa
#define	SMF_FLASHSIZE_OFFSET	                0xb
#define	SMS_CTL_OFFSET	                        0x20
#define	SMS_SR_OFFSET	                        0x22
#define	SMS_WUCTL_OFFSET	                    0x5a
#define	SMS_W0BA_OFFSET	                        0x5b
#define	SMS_W1BA_OFFSET	                        0x5c
#define	SMS_W0AAS_OFFSET	                    0x5d
#define	SMS_W1AAS_OFFSET	                    0x5e
#define	SMS_W2BA_OFFSET	                        0x76
#define	SMS_W3BA_OFFSET	                        0x77
#define	SMS_W2AAS_OFFSET	                    0x78
#define	SMS_W3AAS_OFFSET	                    0x79
#define	SMS_ECSIE_OFFSET	                    0x7a
#define	SMS_ECSA_OFFSET	                        0x7b
#define	SMS_HSSTA_OFFSET	                    0x7c

#define SHAREMEM_REG_ADDR(offset)               REG_ADDR(SHAREMEM_BASE_ADDR,offset)
#define SHAREMEM_REG(offset)                    REG8(SHAREMEM_REG_ADDR(offset))

#define	SMF_CMD	                                SHAREMEM_REG(SMF_CMD_OFFSET)
#define	SMF_FADDR0	                            SHAREMEM_REG(SMF_FADDR0_OFFSET)
#define	SMF_FADDR1	                            SHAREMEM_REG(SMF_FADDR1_OFFSET)
#define	SMF_FADDR2	                            SHAREMEM_REG(SMF_FADDR2_OFFSET)
#define	SMF_NUM	                                SHAREMEM_REG(SMF_NUM_OFFSET)
#define	SMF_SRA	                                SHAREMEM_REG(SMF_SRA_OFFSET)
#define	SMF_DR0	                                SHAREMEM_REG(SMF_DR0_OFFSET)
#define	SMF_DR1	                                SHAREMEM_REG(SMF_DR1_OFFSET)
#define	SMF_DR2	                                SHAREMEM_REG(SMF_DR2_OFFSET)
#define	SMF_DR3	                                SHAREMEM_REG(SMF_DR3_OFFSET)
#define	SMF_SR	                                SHAREMEM_REG(SMF_SR_OFFSET)
#define	SMF_FLASHSIZE	                        SHAREMEM_REG(SMF_FLASHSIZE_OFFSET)
#define	SMS_CTL	                                SHAREMEM_REG(SMS_CTL_OFFSET)
#define	SMS_SR	                                SHAREMEM_REG(SMS_SR_OFFSET)
#define	SMS_WUCTL	                            SHAREMEM_REG(SMS_WUCTL_OFFSET)
#define	SMS_W0BA	                            SHAREMEM_REG(SMS_W0BA_OFFSET)
#define	SMS_W1BA	                            SHAREMEM_REG(SMS_W1BA_OFFSET)
#define	SMS_W0AAS	                            SHAREMEM_REG(SMS_W0AAS_OFFSET)
#define	SMS_W1AAS	                            SHAREMEM_REG(SMS_W1AAS_OFFSET)
#define	SMS_W2BA	                            SHAREMEM_REG(SMS_W2BA_OFFSET)
#define	SMS_W3BA	                            SHAREMEM_REG(SMS_W3BA_OFFSET)
#define	SMS_W2AAS	                            SHAREMEM_REG(SMS_W2AAS_OFFSET)
#define	SMS_W3AAS	                            SHAREMEM_REG(SMS_W3AAS_OFFSET)
#define	SMS_ECSIE	                            SHAREMEM_REG(SMS_ECSIE_OFFSET)
#define	SMS_ECSA	                            SHAREMEM_REG(SMS_ECSA_OFFSET)
#define	SMS_HSSTA	                            SHAREMEM_REG(SMS_HSSTA_OFFSET)

/***********************************SWUC  Register Set**********************************/
#define SWUC_BASE_ADDR                          0x2600UL
#define SWUC_REG_SIZE                           DEC8

#define SWUCTL1_OFFSET                          HEX00
#define SWUCTL2_OFFSET                          HEX02
#define SWUCTL3_OFFSET                          HEX04
#define SWUIE_OFFSET                            HEX0C
#define SWUSTA_OFFSET                           HEX0E
#define SWUHEIE_OFFSET                          HEX10

#define SWUC_REG_ADDR(offset)                   REG_ADDR(SWUC_BASE_ADDR,offset)
#define SWUC_REG(offset)                        REG8(SWUC_REG_ADDR(offset))

#define SWUCTL1                                 SWUC_REG(SWUCTL1_OFFSET)
#define SWUCTL2                                 SWUC_REG(SWUCTL2_OFFSET)
#define SWUCTL3                                 SWUC_REG(SWUCTL3_OFFSET)
#define SWUIE                                   SWUC_REG(SWUIE_OFFSET)
#define SWUSTA                                  SWUC_REG(SWUSTA_OFFSET)
#define SWUHEIE                                 SWUC_REG(SWUHEIE_OFFSET)

/***********************************BRAM  Register Set**********************************/
#define BRAM_BASE_ADDR                          0x2700UL
#define BRAM_SIZE                               0x30
#define BRAM_ADDR(offset)                       REG_ADDR(BRAM_BASE_ADDR,offset)
#define BRAM(offset)                            REG8(BRAM_ADDR(offset))
/***********************************GPIO  Register Set**********************************/
#define GPIO0_BASE_ADDR                         0x2800UL
#define GPIO1_BASE_ADDR                         0x2C00UL
#define GPIO2_BASE_ADDR                         0x3000UL
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103
#define GPIO3_BASE_ADDR                         0x3400UL
#endif
#define GPIO_REG_SIZE                           DEC8
#define GPIO_LS_SYNC_SIZE                       DEC32
/*数据寄存器*/
#define GPIO0_DR0_OFFSE                      0x00
#define GPIO0_DR1_OFFSE                      0x01
#define GPIO0_DR2_OFFSE                      0x02
#define GPIO0_DR3_OFFSE                      0x03
/*数据方向寄存器*/
#define GPIO_DDR0_OFFSE                           0x04
#define GPIO_DDR1_OFFSE                           0x05
#define GPIO_DDR2_OFFSE                           0x06
#define GPIO_DDR3_OFFSE                           0x07
/*中断使能寄存器*/
#define GPIO_INTEN0_OFFSE                       0x30
#define GPIO_INTEN1_OFFSE                       0x31
#define GPIO_INTEN2_OFFSE                       0x32
#define GPIO_INTEN3_OFFSE                       0x33
/*中断屏蔽寄存器*/
#define GPIO_INTMASK0_OFFSET                    0x34
#define GPIO_INTMASK1_OFFSET                    0x35
#define GPIO_INTMASK2_OFFSET                    0x36
#define GPIO_INTMASK3_OFFSET                    0x37
/*中断电平寄存器*/
#define GPIO_INTTYPE_LEVEL0_OFFSET              0x38
#define GPIO_INTTYPE_LEVEL1_OFFSET              0x39
#define GPIO_INTTYPE_LEVEL2_OFFSET              0x3A
#define GPIO_INTTYPE_LEVEL3_OFFSET              0x3B
/*中断极性寄存器*/
#define GPIO_INT_POLARITY0_OFFSET               0x3C
#define GPIO_INT_POLARITY1_OFFSET               0x3D
#define GPIO_INT_POLARITY2_OFFSET               0x3E
#define GPIO_INT_POLARITY3_OFFSET               0x3F
/*中断状态寄存器*/
#define GPIO_INTSTATUS0_OFFSET                  0x40
#define GPIO_INTSTATUS1_OFFSET                  0x41
#define GPIO_INTSTATUS2_OFFSET                  0x42
#define GPIO_INTSTATUS3_OFFSET                  0x43
/*原始中断状态寄存器*/
#define GPIO_RAW_INTSTATUS0_OFFSET              0x44
#define GPIO_RAW_INTSTATUS1_OFFSET              0x45
#define GPIO_RAW_INTSTATUS2_OFFSET              0x46
#define GPIO_RAW_INTSTATUS3_OFFSET              0x47

/*防抖使能寄存器*/
#define GPIO_DEBOUNCE0_OFFSET                   0x48
#define GPIO_DEBOUNCE1_OFFSET                   0x49
#define GPIO_DEBOUNCE2_OFFSET                   0x4A
#define GPIO_DEBOUNCE3_OFFSET                   0x4B

/*中断清除寄存器*/
#define GPIO_EOI0_OFFSET                        0x4C
#define GPIO_EOI1_OFFSET                        0x4D
#define GPIO_EOI2_OFFSET                        0x4E
#define GPIO_EOI3_OFFSET                        0x4F

/*输入数据寄存器*/
#define GPIO_EXT0_OFFSET                        0x50
#define GPIO_EXT1_OFFSET                        0x51
#define GPIO_EXT2_OFFSET                        0x52
#define GPIO_EXT3_OFFSET                        0x53

/*ABCD组GPIO电平触发中断同步使能寄存器*/
#define GPIO_LS_SYNC_OFFSET                     0x60

#define GPIOA_REG_ADDR(offset)               REG_ADDR(GPIO0_BASE_ADDR,offset)
#define GPIOB_REG_ADDR(offset)               REG_ADDR(GPIO1_BASE_ADDR,offset)
#define GPIOC_REG_ADDR(offset)               REG_ADDR(GPIO2_BASE_ADDR,offset)
#define GPIOD_REG_ADDR(offset)               REG_ADDR(GPIO2_BASE_ADDR,offset)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103
#define GPIOE_REG_ADDR(offset)               REG_ADDR(GPIO3_BASE_ADDR,offset)
#endif
#define GPIOA_REG(offset)                    REG8(GPIOA_REG_ADDR(offset))
#define GPIOB_REG(offset)                    REG8(GPIOB_REG_ADDR(offset))
#define GPIOC_REG(offset)                    REG8(GPIOC_REG_ADDR(offset))
#define GPIOD_REG(offset)                    REG8(GPIOD_REG_ADDR(offset))
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103
#define GPIOE_REG(offset)                    REG8(GPIOE_REG_ADDR(offset))
#endif
#define GPIO0_DR0                               GPIOA_REG(GPIO0_DR0_OFFSE)
#define GPIO0_DR1                               GPIOA_REG(GPIO0_DR1_OFFSE)
#define GPIO0_DR2                               GPIOA_REG(GPIO0_DR2_OFFSE)
#define GPIO0_DR3                               GPIOA_REG(GPIO0_DR3_OFFSE)

#define GPIO1_DR0                               GPIOB_REG(GPIO0_DR0_OFFSE)
#define GPIO1_DR1                               GPIOB_REG(GPIO0_DR1_OFFSE)
#define GPIO1_DR2                               GPIOB_REG(GPIO0_DR2_OFFSE)
#define GPIO1_DR3                               GPIOB_REG(GPIO0_DR3_OFFSE)

#define GPIO2_DR0                               GPIOC_REG(GPIO0_DR0_OFFSE)
#define GPIO2_DR1                               GPIOC_REG(GPIO0_DR1_OFFSE)
#define GPIO2_DR2                               GPIOD_REG(0xC)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103
#define GPIO3_DR0                                GPIOE_REG(GPIO0_DR0_OFFSE)
#define GPIO3_DR1                                GPIOE_REG(GPIO0_DR1_OFFSE)
#define GPIO3_DR2                                GPIOE_REG(GPIO0_DR2_OFFSE)
#endif


#define GPIO0_DDR0                              GPIOA_REG(GPIO_DDR0_OFFSE)
#define GPIO0_DDR1                              GPIOA_REG(GPIO_DDR1_OFFSE)
#define GPIO0_DDR2                              GPIOA_REG(GPIO_DDR2_OFFSE)
#define GPIO0_DDR3                              GPIOA_REG(GPIO_DDR3_OFFSE)

#define GPIO1_DDR0                              GPIOB_REG(GPIO_DDR0_OFFSE)
#define GPIO1_DDR1                              GPIOB_REG(GPIO_DDR1_OFFSE)
#define GPIO1_DDR2                              GPIOB_REG(GPIO_DDR2_OFFSE)
#define GPIO1_DDR3                              GPIOB_REG(GPIO_DDR3_OFFSE)

#define GPIO2_DDR0                              GPIOC_REG(GPIO_DDR0_OFFSE)
#define GPIO2_DDR1                              GPIOC_REG(GPIO_DDR1_OFFSE)
#define GPIO2_DDR2                              GPIOC_REG(0x10)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103

#define GPIO3_DDR0                              GPIOE_REG(GPIO_DDR0_OFFSE)
#define GPIO3_DDR1                              GPIOE_REG(GPIO_DDR1_OFFSE)
#define GPIO3_DDR2                              GPIOE_REG(GPIO_DDR2_OFFSE)
#endif

#define GPIO0_INTEN0                            GPIOA_REG(GPIO_INTEN0_OFFSE)
#define GPIO0_INTEN1                            GPIOA_REG(GPIO_INTEN1_OFFSE)
#define GPIO0_INTEN2                            GPIOA_REG(GPIO_INTEN2_OFFSE)
#define GPIO0_INTEN3                            GPIOA_REG(GPIO_INTEN3_OFFSE)

#define GPIO1_INTEN0                            GPIOB_REG(GPIO_INTEN0_OFFSE)
#define GPIO1_INTEN1                            GPIOB_REG(GPIO_INTEN1_OFFSE)
#define GPIO1_INTEN2                            GPIOB_REG(GPIO_INTEN2_OFFSE)
#define GPIO1_INTEN3                            GPIOB_REG(GPIO_INTEN3_OFFSE)

#define GPIO2_INTEN0                            GPIOC_REG(GPIO_INTEN0_OFFSE)
#define GPIO2_INTEN1                            GPIOC_REG(GPIO_INTEN1_OFFSE)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103

#define GPIO3_INTEN0                             GPIOE_REG(GPIO_INTEN0_OFFSE)
#define GPIO3_INTEN1                             GPIOE_REG(GPIO_INTEN1_OFFSE)
#define GPIO3_INTEN2                             GPIOE_REG(GPIO_INTEN2_OFFSE)
#endif
#define GPIO0_INTMASK0                           GPIOA_REG(GPIO_INTMASK0_OFFSET)
#define GPIO0_INTMASK1                           GPIOA_REG(GPIO_INTMASK1_OFFSET)
#define GPIO0_INTMASK2                           GPIOA_REG(GPIO_INTMASK2_OFFSET)
#define GPIO0_INTMASK3                           GPIOA_REG(GPIO_INTMASK3_OFFSET)

#define GPIO1_INTMASK0                           GPIOB_REG(GPIO_INTMASK0_OFFSET)
#define GPIO1_INTMASK1                           GPIOB_REG(GPIO_INTMASK1_OFFSET)
#define GPIO1_INTMASK2                           GPIOB_REG(GPIO_INTMASK2_OFFSET)
#define GPIO1_INTMASK3                           GPIOB_REG(GPIO_INTMASK3_OFFSET)

#define GPIO2_INTMASK0                           GPIOC_REG(GPIO_INTMASK0_OFFSET)
#define GPIO2_INTMASK1                           GPIOC_REG(GPIO_INTMASK1_OFFSET)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103

#define GPIO3_INTMASK0                           GPIOE_REG(GPIO_INTMASK0_OFFSET)
#define GPIO3_INTMASK1                           GPIOE_REG(GPIO_INTMASK1_OFFSET)
#define GPIO3_INTMASK2                           GPIOE_REG(GPIO_INTMASK2_OFFSET)
#endif

#define GPIO0_INTTYPE_LEVEL0                     GPIOA_REG(GPIO_INTTYPE_LEVEL0_OFFSET)
#define GPIO0_INTTYPE_LEVEL1                     GPIOA_REG(GPIO_INTTYPE_LEVEL1_OFFSET)
#define GPIO0_INTTYPE_LEVEL2                     GPIOA_REG(GPIO_INTTYPE_LEVEL2_OFFSET)
#define GPIO0_INTTYPE_LEVEL3                     GPIOA_REG(GPIO_INTTYPE_LEVEL3_OFFSET)

#define GPIO1_INTTYPE_LEVEL0                     GPIOB_REG(GPIO_INTTYPE_LEVEL0_OFFSET)
#define GPIO1_INTTYPE_LEVEL1                     GPIOB_REG(GPIO_INTTYPE_LEVEL1_OFFSET)
#define GPIO1_INTTYPE_LEVEL2                     GPIOB_REG(GPIO_INTTYPE_LEVEL2_OFFSET)
#define GPIO1_INTTYPE_LEVEL3                     GPIOB_REG(GPIO_INTTYPE_LEVEL3_OFFSET)

#define GPIO2_INTTYPE_LEVEL0                     GPIOC_REG(GPIO_INTTYPE_LEVEL0_OFFSET)
#define GPIO2_INTTYPE_LEVEL1                     GPIOC_REG(GPIO_INTTYPE_LEVEL1_OFFSET)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103

#define GPIO3_INTTYPE_LEVEL0                     GPIOE_REG(GPIO_INTTYPE_LEVEL0_OFFSET)
#define GPIO3_INTTYPE_LEVEL1                     GPIOE_REG(GPIO_INTTYPE_LEVEL1_OFFSET)
#define GPIO3_INTTYPE_LEVEL2                     GPIOE_REG(GPIO_INTTYPE_LEVEL2_OFFSET)
#endif

#define GPIO0_INT_POLARITY0                      GPIOA_REG(GPIO_INT_POLARITY0_OFFSET)
#define GPIO0_INT_POLARITY1                      GPIOA_REG(GPIO_INT_POLARITY1_OFFSET)
#define GPIO0_INT_POLARITY2                      GPIOA_REG(GPIO_INT_POLARITY2_OFFSET)
#define GPIO0_INT_POLARITY3                      GPIOA_REG(GPIO_INT_POLARITY3_OFFSET)

#define GPIO1_INT_POLARITY0                      GPIOB_REG(GPIO_INT_POLARITY0_OFFSET)
#define GPIO1_INT_POLARITY1                      GPIOB_REG(GPIO_INT_POLARITY1_OFFSET)
#define GPIO1_INT_POLARITY2                      GPIOB_REG(GPIO_INT_POLARITY2_OFFSET)
#define GPIO1_INT_POLARITY3                      GPIOB_REG(GPIO_INT_POLARITY3_OFFSET)

#define GPIO2_INT_POLARITY0                      GPIOC_REG(GPIO_INT_POLARITY0_OFFSET)
#define GPIO2_INT_POLARITY1                      GPIOC_REG(GPIO_INT_POLARITY1_OFFSET)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103

#define GPIO3_INT_POLARITY0                      GPIOE_REG(GPIO_INT_POLARITY0_OFFSET)
#define GPIO3_INT_POLARITY1                      GPIOE_REG(GPIO_INT_POLARITY1_OFFSET)
#define GPIO3_INT_POLARITY2                      GPIOE_REG(GPIO_INT_POLARITY2_OFFSET)
#endif

#define GPIO0_INTSTATUS0                         GPIOA_REG(GPIO_INTSTATUS0_OFFSET)
#define GPIO0_INTSTATUS1                         GPIOA_REG(GPIO_INTSTATUS1_OFFSET)
#define GPIO0_INTSTATUS2                         GPIOA_REG(GPIO_INTSTATUS2_OFFSET)
#define GPIO0_INTSTATUS3                         GPIOA_REG(GPIO_INTSTATUS3_OFFSET)

#define GPIO1_INTSTATUS0                         GPIOB_REG(GPIO_INTSTATUS0_OFFSET)
#define GPIO1_INTSTATUS1                         GPIOB_REG(GPIO_INTSTATUS1_OFFSET)
#define GPIO1_INTSTATUS2                         GPIOB_REG(GPIO_INTSTATUS2_OFFSET)
#define GPIO1_INTSTATUS3                         GPIOB_REG(GPIO_INTSTATUS3_OFFSET)

#define GPIO2_INTSTATUS0                         GPIOC_REG(GPIO_INTSTATUS0_OFFSET)
#define GPIO2_INTSTATUS1                         GPIOC_REG(GPIO_INTSTATUS1_OFFSET)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103

#define GPIO3_INTSTATUS0                         GPIOE_REG(GPIO_INTSTATUS0_OFFSET)
#define GPIO3_INTSTATUS1                         GPIOE_REG(GPIO_INTSTATUS1_OFFSET)
#define GPIO3_INTSTATUS2                         GPIOE_REG(GPIO_INTSTATUS2_OFFSET)
#endif
#define GPIO0_RAW_INTSTATUS0                     GPIOA_REG(GPIO_RAW_INTSTATUS0_OFFSET)
#define GPIO0_RAW_INTSTATUS1                     GPIOA_REG(GPIO_RAW_INTSTATUS1_OFFSET)
#define GPIO0_RAW_INTSTATUS2                     GPIOA_REG(GPIO_RAW_INTSTATUS2_OFFSET)
#define GPIO0_RAW_INTSTATUS3                     GPIOA_REG(GPIO_RAW_INTSTATUS3_OFFSET)

#define GPIO1_RAW_INTSTATUS0                     GPIOB_REG(GPIO_RAW_INTSTATUS0_OFFSET)
#define GPIO1_RAW_INTSTATUS1                     GPIOB_REG(GPIO_RAW_INTSTATUS1_OFFSET)
#define GPIO1_RAW_INTSTATUS2                     GPIOB_REG(GPIO_RAW_INTSTATUS2_OFFSET)
#define GPIO1_RAW_INTSTATUS3                     GPIOB_REG(GPIO_RAW_INTSTATUS3_OFFSET)

#define GPIO2_RAW_INTSTATUS0                     GPIOC_REG(GPIO_RAW_INTSTATUS0_OFFSET)
#define GPIO2_RAW_INTSTATUS1                     GPIOC_REG(GPIO_RAW_INTSTATUS1_OFFSET)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103

#define GPIO3_RAW_INTSTATUS0                     GPIOE_REG(GPIO_RAW_INTSTATUS0_OFFSET)
#define GPIO3_RAW_INTSTATUS1                     GPIOE_REG(GPIO_RAW_INTSTATUS1_OFFSET)
#define GPIO3_RAW_INTSTATUS2                     GPIOE_REG(GPIO_RAW_INTSTATUS2_OFFSET)
#endif

#define GPIO0_DEBOUNCE0                          GPIOA_REG(GPIO_DEBOUNCE0_OFFSET)
#define GPIO0_DEBOUNCE1                          GPIOA_REG(GPIO_DEBOUNCE1_OFFSET)
#define GPIO0_DEBOUNCE2                          GPIOA_REG(GPIO_DEBOUNCE2_OFFSET)
#define GPIO0_DEBOUNCE3                          GPIOA_REG(GPIO_DEBOUNCE3_OFFSET)

#define GPIO1_DEBOUNCE0                          GPIOB_REG(GPIO_DEBOUNCE0_OFFSET)
#define GPIO1_DEBOUNCE1                          GPIOB_REG(GPIO_DEBOUNCE1_OFFSET)
#define GPIO1_DEBOUNCE2                          GPIOB_REG(GPIO_DEBOUNCE2_OFFSET)
#define GPIO1_DEBOUNCE3                          GPIOB_REG(GPIO_DEBOUNCE3_OFFSET)

#define GPIO0_EOI0                                GPIOA_REG(GPIO_EOI0_OFFSET)
#define GPIO0_EOI1                                GPIOA_REG(GPIO_EOI1_OFFSET)
#define GPIO0_EOI2                               GPIOA_REG(GPIO_EOI2_OFFSET)
#define GPIO0_EOI3                               GPIOA_REG(GPIO_EOI3_OFFSET)

#define GPIO1_EOI0                               GPIOB_REG(GPIO_EOI0_OFFSET)
#define GPIO1_EOI1                               GPIOB_REG(GPIO_EOI1_OFFSET)
#define GPIO1_EOI2                               GPIOB_REG(GPIO_EOI2_OFFSET)
#define GPIO1_EOI3                               GPIOB_REG(GPIO_EOI3_OFFSET)

#define GPIO2_EOI0                               GPIOC_REG(GPIO_EOI0_OFFSET)
#define GPIO2_EOI1                               GPIOC_REG(GPIO_EOI1_OFFSET)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103
#define GPIO3_EOI0                               GPIOE_REG(GPIO_EOI0_OFFSET)
#define GPIO3_EOI1                               GPIOE_REG(GPIO_EOI1_OFFSET)
#define GPIO3_EOI2                               GPIOE_REG(GPIO_EOI2_OFFSET)
#endif

#define GPIO0_EXT0                               GPIOA_REG(GPIO_EXT0_OFFSET)
#define GPIO0_EXT1                               GPIOA_REG(GPIO_EXT1_OFFSET)
#define GPIO0_EXT2                               GPIOA_REG(GPIO_EXT2_OFFSET)
#define GPIO0_EXT3                               GPIOA_REG(GPIO_EXT3_OFFSET)

#define GPIO1_EXT0                               GPIOB_REG(GPIO_EXT0_OFFSET)
#define GPIO1_EXT1                               GPIOB_REG(GPIO_EXT1_OFFSET)
#define GPIO1_EXT2                               GPIOB_REG(GPIO_EXT2_OFFSET)
#define GPIO1_EXT3                               GPIOB_REG(GPIO_EXT3_OFFSET)

#define GPIO2_EXT0                               GPIOC_REG(GPIO_EXT0_OFFSET)
#define GPIO2_EXT1                               GPIOC_REG(GPIO_EXT1_OFFSET)
#define GPIO2_EXT2                               GPIOC_REG(0x54)
#if (defined(AE101)||defined(AE102)||defined(AE103))//If it's AE102 or AE103

#define GPIO3_EXT0                               GPIOE_REG(GPIO_EXT0_OFFSET)
#define GPIO3_EXT1                               GPIOE_REG(GPIO_EXT1_OFFSET)
#define GPIO3_EXT2                               GPIOE_REG(GPIO_EXT2_OFFSET)
#endif
#define GPIO0_LS_SYNC                           REG32(GPIOA_REG_ADDR(GPIO_LS_SYNC_OFFSET))
#define GPIO1_LS_SYNC                           REG32(GPIOB_REG_ADDR(GPIO_LS_SYNC_OFFSET))
#define GPIO2_LS_SYNC                           REG32(GPIOC_REG_ADDR(GPIO_LS_SYNC_OFFSET))
#define GPIO3_LS_SYNC                           REG32(GPIOE_REG_ADDR(GPIO_LS_SYNC_OFFSET))

/***********************************SMBUS0-3  Register Set**********************************/
#define SMBUS0_BASE_ADDR                        0x3800UL
#define SMBUS1_BASE_ADDR                        0x3900UL
#define SMBUS2_BASE_ADDR                        0x3A00UL
#define SMBUS3_BASE_ADDR                        0x3B00UL

#define SMBUS_REG_SIZE                          DEC16

#define I2C_CON_OFFSET                          0x0
#define I2C_TAR_OFFSET                          0x4
#define I2C_SAR_OFFSET                          0x8
#define I2C_HS_MADDR_OFFSET                     0xC
#define I2C_DATA_CMD_OFFSET                     0x10
#define I2C_SS_SCL_HCNT_OFFSET                  0x14
#define I2C_SS_SCL_LCNT_OFFSET                  0x18
#define I2C_FS_SCL_HCNT_OFFSET                  0x1C
#define I2C_FS_SCL_LCNT_OFFSET                  0x20
#define I2C_HS_SCL_HCNT_OFFSET                  0x24
#define I2C_HS_SCL_LCNT_OFFSET                  0x28
#define I2C_INTR_STAT_OFFSET                    0x2C
#define I2C_INTR_MASK_OFFSET                    0x30
#define I2C_RAW_INTR_STAT_OFFSET                0x34
#define I2C_RX_TL_OFFSET                        0x38
#define I2C_TX_TL_OFFSET                        0x3C
#define I2C_CLR_INTR_OFFSET                     0x40
#define I2C_CLR_RX_UNDER_OFFSET                 0x44
#define I2C_CLR_RX_OVER_OFFSET                  0x48
#define I2C_CLR_TX_OVER_OFFSET                  0x4C
#define I2C_CLR_RD_REQ_OFFSET                   0x50
#define I2C_CLR_TX_ABRT_OFFSET                  0x54
#define I2C_CLR_RX_DONE_OFFSET                  0x58
#define I2C_CLR_ACTIVITY_OFFSET                 0x5C
#define I2C_CLR_STOP_DET_OFFSET                 0x60
#define I2C_CLR_START_DET_OFFSET                0x64
#define I2C_CLR_GEN_CALL_OFFSET                 0x68
#define I2C_ENABLE_OFFSET                       0x6C
#define I2C_STATUS_OFFSET                       0x70
#define I2C_TXFLR_OFFSET                        0x74
#define I2C_RXFLR_OFFSET                        0x78
#define I2C_SDA_HOLD_OFFSET                     0x7C
#define I2C_TX_ABRT_SOURCE_OFFSET               0x80
#define I2C_DMA_CR_OFFSET                       0x88
#define I2C_DMA_TDLR_OFFSET                     0x8C
#define I2C_DMA_RDLR_OFFSET                     0x90
#define I2C_ACK_GENERAL_CALL_OFFSET             0x98
#define I2C_ENABLE_STATUS_OFFSET                0x9C
#define I2C_FS_SPKLEN_OFFSET                    0xA0
#define I2C_HS_SPKLEN_OFFSET                    0xA4

#define I2C0_REG_ADDR(offset)                   REG_ADDR( SMBUS0_BASE_ADDR,offset)
#define I2C1_REG_ADDR(offset)                   REG_ADDR( SMBUS1_BASE_ADDR,offset)
#define I2C2_REG_ADDR(offset)                   REG_ADDR( SMBUS2_BASE_ADDR,offset)
#define I2C3_REG_ADDR(offset)                   REG_ADDR( SMBUS3_BASE_ADDR,offset)
#define I2C0_REG(offset)                        REG16(I2C0_REG_ADDR(offset))
#define I2C1_REG(offset)                        REG16(I2C1_REG_ADDR(offset))
#define I2C2_REG(offset)                        REG16(I2C2_REG_ADDR(offset))
#define I2C3_REG(offset)                        REG16(I2C3_REG_ADDR(offset))

#define	I2C0_CON	                            I2C0_REG(I2C_CON_OFFSET)
#define	I2C0_TAR	                            I2C0_REG(I2C_TAR_OFFSET)
#define	I2C0_SAR	                            I2C0_REG(I2C_SAR_OFFSET)
#define	I2C0_HS_MADDR	                        I2C0_REG(I2C_HS_MADDR_OFFSET)
#define	I2C0_DATA_CMD	                        I2C0_REG(I2C_DATA_CMD_OFFSET)
#define	I2C0_SS_SCL_HCNT	                    I2C0_REG(I2C_SS_SCL_HCNT_OFFSET)
#define	I2C0_SS_SCL_LCNT	                    I2C0_REG(I2C_SS_SCL_LCNT_OFFSET)
#define	I2C0_FS_SCL_HCNT	                    I2C0_REG(I2C_FS_SCL_HCNT_OFFSET)
#define	I2C0_FS_SCL_LCNT	                    I2C0_REG(I2C_FS_SCL_LCNT_OFFSET)
#define	I2C0_HS_SCL_HCNT	                    I2C0_REG(I2C_HS_SCL_HCNT_OFFSET)
#define	I2C0_HS_SCL_LCNT	                    I2C0_REG(I2C_HS_SCL_LCNT_OFFSET)
#define	I2C0_INTR_STAT	                        I2C0_REG(I2C_INTR_STAT_OFFSET)
#define	I2C0_INTR_MASK	                        I2C0_REG(I2C_INTR_MASK_OFFSET)
#define	I2C0_RAW_INTR_STAT	                    I2C0_REG(I2C_RAW_INTR_STAT_OFFSET)
#define	I2C0_RX_TL	                            I2C0_REG(I2C_RX_TL_OFFSET)
#define	I2C0_TX_TL	                            I2C0_REG(I2C_TX_TL_OFFSET)
#define	I2C0_CLR_INTR	                        I2C0_REG(I2C_CLR_INTR_OFFSET)
#define	I2C0_CLR_RX_UNDER	                    I2C0_REG(I2C_CLR_RX_UNDER_OFFSET)
#define	I2C0_CLR_RX_OVER	                    I2C0_REG(I2C_CLR_RX_OVER_OFFSET)
#define	I2C0_CLR_TX_OVER	                    I2C0_REG(I2C_CLR_TX_OVER_OFFSET)
#define	I2C0_CLR_RD_REQ	                        I2C0_REG(I2C_CLR_RD_REQ_OFFSET)
#define	I2C0_CLR_TX_ABRT	                    I2C0_REG(I2C_CLR_TX_ABRT_OFFSET)
#define	I2C0_CLR_RX_DONE	                    I2C0_REG(I2C_CLR_RX_DONE_OFFSET)
#define	I2C0_CLR_ACTIVITY	                    I2C0_REG(I2C_CLR_ACTIVITY_OFFSET)
#define	I2C0_CLR_STOP_DET	                    I2C0_REG(I2C_CLR_STOP_DET_OFFSET)
#define	I2C0_CLR_START_DET	                    I2C0_REG(I2C_CLR_START_DET_OFFSET)
#define	I2C0_CLR_GEN_CALL	                    I2C0_REG(I2C_CLR_GEN_CALL_OFFSET)
#define	I2C0_ENABLE	                            I2C0_REG(I2C_ENABLE_OFFSET)
#define	I2C0_STATUS	                            I2C0_REG(I2C_STATUS_OFFSET)
#define	I2C0_TXFLR	                            I2C0_REG(I2C_TXFLR_OFFSET)
#define	I2C0_RXFLR	                            I2C0_REG(I2C_RXFLR_OFFSET)
#define	I2C0_SDA_HOLD	                        I2C0_REG(I2C_SDA_HOLD_OFFSET)
#define	I2C0_TX_ABRT_SOURCE 	                I2C0_REG(I2C_TX_ABRT_SOURCE_OFFSET)
#define	I2C0_DMA_CR	                            I2C0_REG(I2C_DMA_CR_OFFSET)
#define	I2C0_DMA_TDLR	                        I2C0_REG(I2C_DMA_TDLR_OFFSET)
#define	I2C0_DMA_RDLR	                        I2C0_REG(I2C_DMA_RDLR_OFFSET)
#define	I2C0_ACK_GENERAL_CALL	                I2C0_REG(I2C_ACK_GENERAL_CALL_OFFSET)
#define	I2C0_ENABLE_STATUS	                    I2C0_REG(I2C_ENABLE_STATUS_OFFSET)
#define	I2C0_FS_SPKLEN	                        I2C0_REG(I2C_FS_SPKLEN_OFFSET)
#define	I2C0_HS_SPKLEN	                        I2C0_REG(I2C_HS_SPKLEN_OFFSET)

#define	I2C1_CON	                            I2C1_REG(I2C_CON_OFFSET)
#define	I2C1_TAR	                            I2C1_REG(I2C_TAR_OFFSET)
#define	I2C1_SAR	                            I2C1_REG(I2C_SAR_OFFSET)
#define	I2C1_HS_MADDR	                        I2C1_REG(I2C_HS_MADDR_OFFSET)
#define	I2C1_DATA_CMD	                        I2C1_REG(I2C_DATA_CMD_OFFSET)
#define	I2C1_SS_SCL_HCNT	                    I2C1_REG(I2C_SS_SCL_HCNT_OFFSET)
#define	I2C1_SS_SCL_LCNT	                    I2C1_REG(I2C_SS_SCL_LCNT_OFFSET)
#define	I2C1_FS_SCL_HCNT	                    I2C1_REG(I2C_FS_SCL_HCNT_OFFSET)
#define	I2C1_FS_SCL_LCNT	                    I2C1_REG(I2C_FS_SCL_LCNT_OFFSET)
#define	I2C1_HS_SCL_HCNT	                    I2C1_REG(I2C_HS_SCL_HCNT_OFFSET)
#define	I2C1_HS_SCL_LCNT	                    I2C1_REG(I2C_HS_SCL_LCNT_OFFSET)
#define	I2C1_INTR_STAT	                        I2C1_REG(I2C_INTR_STAT_OFFSET)
#define	I2C1_INTR_MASK	                        I2C1_REG(I2C_INTR_MASK_OFFSET)
#define	I2C1_RAW_INTR_STAT	                    I2C1_REG(I2C_RAW_INTR_STAT_OFFSET)
#define	I2C1_RX_TL	                            I2C1_REG(I2C_RX_TL_OFFSET)
#define	I2C1_TX_TL	                            I2C1_REG(I2C_TX_TL_OFFSET)
#define	I2C1_CLR_INTR	                        I2C1_REG(I2C_CLR_INTR_OFFSET)
#define	I2C1_CLR_RX_UNDER	                    I2C1_REG(I2C_CLR_RX_UNDER_OFFSET)
#define	I2C1_CLR_RX_OVER	                    I2C1_REG(I2C_CLR_RX_OVER_OFFSET)
#define	I2C1_CLR_TX_OVER	                    I2C1_REG(I2C_CLR_TX_OVER_OFFSET)
#define	I2C1_CLR_RD_REQ	                        I2C1_REG(I2C_CLR_RD_REQ_OFFSET)
#define	I2C1_CLR_TX_ABRT	                    I2C1_REG(I2C_CLR_TX_ABRT_OFFSET)
#define	I2C1_CLR_RX_DONE	                    I2C1_REG(I2C_CLR_RX_DONE_OFFSET)
#define	I2C1_CLR_ACTIVITY	                    I2C1_REG(I2C_CLR_ACTIVITY_OFFSET)
#define	I2C1_CLR_STOP_DET	                    I2C1_REG(I2C_CLR_STOP_DET_OFFSET)
#define	I2C1_CLR_START_DET	                    I2C1_REG(I2C_CLR_START_DET_OFFSET)
#define	I2C1_CLR_GEN_CALL	                    I2C1_REG(I2C_CLR_GEN_CALL_OFFSET)
#define	I2C1_ENABLE	                            I2C1_REG(I2C_ENABLE_OFFSET)
#define	I2C1_STATUS	                            I2C1_REG(I2C_STATUS_OFFSET)
#define	I2C1_TXFLR	                            I2C1_REG(I2C_TXFLR_OFFSET)
#define	I2C1_RXFLR	                            I2C1_REG(I2C_RXFLR_OFFSET)
#define	I2C1_SDA_HOLD	                        I2C1_REG(I2C_SDA_HOLD_OFFSET)
#define	I2C1_TX_ABRT_SOURCE	                    I2C1_REG(I2C_TX_ABRT_SOURCE_OFFSET)
#define	I2C1_DMA_CR	                            I2C1_REG(I2C_DMA_CR_OFFSET)
#define	I2C1_DMA_TDLR	                        I2C1_REG(I2C_DMA_TDLR_OFFSET)
#define	I2C1_DMA_RDLR	                        I2C1_REG(I2C_DMA_RDLR_OFFSET)
#define	I2C1_ACK_GENERAL_CALL	                I2C1_REG(I2C_ACK_GENERAL_CALL_OFFSET)
#define	I2C1_ENABLE_STATUS	                    I2C1_REG(I2C_ENABLE_STATUS_OFFSET)
#define	I2C1_FS_SPKLEN	                        I2C1_REG(I2C_FS_SPKLEN_OFFSET)
#define	I2C1_HS_SPKLEN	                        I2C1_REG(I2C_HS_SPKLEN_OFFSET)

#define	I2C2_CON	                            I2C2_REG(I2C_CON_OFFSET)
#define	I2C2_TAR	                            I2C2_REG(I2C_TAR_OFFSET)
#define	I2C2_SAR	                            I2C2_REG(I2C_SAR_OFFSET)
#define	I2C2_HS_MADDR	                        I2C2_REG(I2C_HS_MADDR_OFFSET)
#define	I2C2_DATA_CMD	                        I2C2_REG(I2C_DATA_CMD_OFFSET)
#define	I2C2_SS_SCL_HCNT	                    I2C2_REG(I2C_SS_SCL_HCNT_OFFSET)
#define	I2C2_SS_SCL_LCNT	                    I2C2_REG(I2C_SS_SCL_LCNT_OFFSET)
#define	I2C2_FS_SCL_HCNT	                    I2C2_REG(I2C_FS_SCL_HCNT_OFFSET)
#define	I2C2_FS_SCL_LCNT	                    I2C2_REG(I2C_FS_SCL_LCNT_OFFSET)
#define	I2C2_HS_SCL_HCNT	                    I2C2_REG(I2C_HS_SCL_HCNT_OFFSET)
#define	I2C2_HS_SCL_LCNT	                    I2C2_REG(I2C_HS_SCL_LCNT_OFFSET)
#define	I2C2_INTR_STAT	                        I2C2_REG(I2C_INTR_STAT_OFFSET)
#define	I2C2_INTR_MASK	                        I2C2_REG(I2C_INTR_MASK_OFFSET)
#define	I2C2_RAW_INTR_STAT	                    I2C2_REG(I2C_RAW_INTR_STAT_OFFSET)
#define	I2C2_RX_TL	                            I2C2_REG(I2C_RX_TL_OFFSET)
#define	I2C2_TX_TL	                            I2C2_REG(I2C_TX_TL_OFFSET)
#define	I2C2_CLR_INTR	                        I2C2_REG(I2C_CLR_INTR_OFFSET)
#define	I2C2_CLR_RX_UNDER	                    I2C2_REG(I2C_CLR_RX_UNDER_OFFSET)
#define	I2C2_CLR_RX_OVER	                    I2C2_REG(I2C_CLR_RX_OVER_OFFSET)
#define	I2C2_CLR_TX_OVER	                    I2C2_REG(I2C_CLR_TX_OVER_OFFSET)
#define	I2C2_CLR_RD_REQ	                        I2C2_REG(I2C_CLR_RD_REQ_OFFSET)
#define	I2C2_CLR_TX_ABRT	                    I2C2_REG(I2C_CLR_TX_ABRT_OFFSET)
#define	I2C2_CLR_RX_DONE	                    I2C2_REG(I2C_CLR_RX_DONE_OFFSET)
#define	I2C2_CLR_ACTIVITY	                    I2C2_REG(I2C_CLR_ACTIVITY_OFFSET)
#define	I2C2_CLR_STOP_DET	                    I2C2_REG(I2C_CLR_STOP_DET_OFFSET)
#define	I2C2_CLR_START_DET	                    I2C2_REG(I2C_CLR_START_DET_OFFSET)
#define	I2C2_CLR_GEN_CALL	                    I2C2_REG(I2C_CLR_GEN_CALL_OFFSET)
#define	I2C2_ENABLE	                            I2C2_REG(I2C_ENABLE_OFFSET)
#define	I2C2_STATUS	                            I2C2_REG(I2C_STATUS_OFFSET)
#define	I2C2_TXFLR	                            I2C2_REG(I2C_TXFLR_OFFSET)
#define	I2C2_RXFLR	                            I2C2_REG(I2C_RXFLR_OFFSET)
#define	I2C2_SDA_HOLD	                        I2C2_REG(I2C_SDA_HOLD_OFFSET)
#define	I2C2_TX_ABRT_SOURCE	                    I2C2_REG(I2C_TX_ABRT_SOURCE_OFFSET)
#define	I2C2_DMA_CR	                            I2C2_REG(I2C_DMA_CR_OFFSET)
#define	I2C2_DMA_TDLR	                        I2C2_REG(I2C_DMA_TDLR_OFFSET)
#define	I2C2_DMA_RDLR	                        I2C2_REG(I2C_DMA_RDLR_OFFSET)
#define	I2C2_ACK_GENERAL_CALL	                I2C2_REG(I2C_ACK_GENERAL_CALL_OFFSET)
#define	I2C2_ENABLE_STATUS	                    I2C2_REG(I2C_ENABLE_STATUS_OFFSET)
#define	I2C2_FS_SPKLEN	                        I2C2_REG(I2C_FS_SPKLEN_OFFSET)
#define	I2C2_HS_SPKLEN	                        I2C2_REG(I2C_HS_SPKLEN_OFFSET)

#define	I2C3_CON	                            I2C3_REG(I2C_CON_OFFSET)
#define	I2C3_TAR	                            I2C3_REG(I2C_TAR_OFFSET)
#define	I2C3_SAR	                            I2C3_REG(I2C_SAR_OFFSET)
#define	I2C3_HS_MADDR	                        I2C3_REG(I2C_HS_MADDR_OFFSET)
#define	I2C3_DATA_CMD	                        I2C3_REG(I2C_DATA_CMD_OFFSET)
#define	I2C3_SS_SCL_HCNT	                    I2C3_REG(I2C_SS_SCL_HCNT_OFFSET)
#define	I2C3_SS_SCL_LCNT	                    I2C3_REG(I2C_SS_SCL_LCNT_OFFSET)
#define	I2C3_FS_SCL_HCNT	                    I2C3_REG(I2C_FS_SCL_HCNT_OFFSET)
#define	I2C3_FS_SCL_LCNT	                    I2C3_REG(I2C_FS_SCL_LCNT_OFFSET)
#define	I2C3_HS_SCL_HCNT	                    I2C3_REG(I2C_HS_SCL_HCNT_OFFSET)
#define	I2C3_HS_SCL_LCNT	                    I2C3_REG(I2C_HS_SCL_LCNT_OFFSET)
#define	I2C3_INTR_STAT	                        I2C3_REG(I2C_INTR_STAT_OFFSET)
#define	I2C3_INTR_MASK	                        I2C3_REG(I2C_INTR_MASK_OFFSET)
#define	I2C3_RAW_INTR_STAT	                    I2C3_REG(I2C_RAW_INTR_STAT_OFFSET)
#define	I2C3_RX_TL	                            I2C3_REG(I2C_RX_TL_OFFSET)
#define	I2C3_TX_TL	                            I2C3_REG(I2C_TX_TL_OFFSET)
#define	I2C3_CLR_INTR	                        I2C3_REG(I2C_CLR_INTR_OFFSET)
#define	I2C3_CLR_RX_UNDER	                    I2C3_REG(I2C_CLR_RX_UNDER_OFFSET)
#define	I2C3_CLR_RX_OVER	                    I2C3_REG(I2C_CLR_RX_OVER_OFFSET)
#define	I2C3_CLR_TX_OVER	                    I2C3_REG(I2C_CLR_TX_OVER_OFFSET)
#define	I2C3_CLR_RD_REQ	                        I2C3_REG(I2C_CLR_RD_REQ_OFFSET)
#define	I2C3_CLR_TX_ABRT	                    I2C3_REG(I2C_CLR_TX_ABRT_OFFSET)
#define	I2C3_CLR_RX_DONE	                    I2C3_REG(I2C_CLR_RX_DONE_OFFSET)
#define	I2C3_CLR_ACTIVITY	                    I2C3_REG(I2C_CLR_ACTIVITY_OFFSET)
#define	I2C3_CLR_STOP_DET	                    I2C3_REG(I2C_CLR_STOP_DET_OFFSET)
#define	I2C3_CLR_START_DET	                    I2C3_REG(I2C_CLR_START_DET_OFFSET)
#define	I2C3_CLR_GEN_CALL	                    I2C3_REG(I2C_CLR_GEN_CALL_OFFSET)
#define	I2C3_ENABLE	                            I2C3_REG(I2C_ENABLE_OFFSET)
#define	I2C3_STATUS	                            I2C3_REG(I2C_STATUS_OFFSET)
#define	I2C3_TXFLR	                            I2C3_REG(I2C_TXFLR_OFFSET)
#define	I2C3_RXFLR	                            I2C3_REG(I2C_RXFLR_OFFSET)
#define	I2C3_SDA_HOLD	                        I2C3_REG(I2C_SDA_HOLD_OFFSET)
#define	I2C3_TX_ABRT_SOURCE	                    I2C3_REG(I2C_TX_ABRT_SOURCE_OFFSET)
#define	I2C3_DMA_CR	                            I2C3_REG(I2C_DMA_CR_OFFSET)
#define	I2C3_DMA_TDLR	                        I2C3_REG(I2C_DMA_TDLR_OFFSET)
#define	I2C3_DMA_RDLR	                        I2C3_REG(I2C_DMA_RDLR_OFFSET)
#define	I2C3_ACK_GENERAL_CALL	                I2C3_REG(I2C_ACK_GENERAL_CALL_OFFSET)
#define	I2C3_ENABLE_STATUS	                    I2C3_REG(I2C_ENABLE_STATUS_OFFSET)
#define	I2C3_FS_SPKLEN	                        I2C3_REG(I2C_FS_SPKLEN_OFFSET)
#define	I2C3_HS_SPKLEN	                        I2C3_REG(I2C_HS_SPKLEN_OFFSET)

/***********************************WDT  Register Set**********************************/
#if (defined(TEST101))
#define WDT_BASE_ADDR                           0x3400UL 
#elif  (defined(AE101)||defined(AE102)||defined(AE103))
#define WDT_BASE_ADDR                           0x3C00UL
#endif
#define WDT_REG_SIZE                            DEC32

#define	WDT_CR_OFFSET	                        0x0
#define	WDT_TORR_OFFSET	                        0x4
#define	WDT_CCVR_OFFSET	                        0x8
#define	WDT_CRR_OFFSET	                        0xC
#define	WDT_STAT_OFFSET	                        0x10
#define	WDT_EOI_OFFSET	                        0x14

#define WDT_REG_ADDR(offset)                    REG_ADDR( WDT_BASE_ADDR,offset)
#define WDT_REG(offset)                         REG32(WDT_REG_ADDR(offset))

#define	WDT_CR	                                WDT_REG(WDT_CR_OFFSET)
#define	WDT_TORR	                            WDT_REG(WDT_TORR_OFFSET)
#define	WDT_CCVR	                            WDT_REG(WDT_CCVR_OFFSET)
#define	WDT_CRR	                                WDT_REG(WDT_CRR_OFFSET)
#define	WDT_STAT	                            WDT_REG(WDT_STAT_OFFSET)
#define	WDT_EOI	                                WDT_REG(WDT_EOI_OFFSET)

/***********************************SMBUS4-5  Register Set**********************************/
#if (defined(AE103))
#define SMBUS4_BASE_ADDR                        0x3D00UL
#define SMBUS5_BASE_ADDR                        0x3E00UL


#define I2C4_REG_ADDR(offset)                   REG_ADDR( SMBUS4_BASE_ADDR,offset)
#define I2C5_REG_ADDR(offset)                   REG_ADDR( SMBUS5_BASE_ADDR,offset)
#define I2C4_REG(offset)                        REG16(I2C4_REG_ADDR(offset))
#define I2C5_REG(offset)                        REG16(I2C5_REG_ADDR(offset))

#define I2C4_CON                                I2C4_REG(I2C_CON_OFFSET)
#define I2C4_TAR                                I2C4_REG(I2C_TAR_OFFSET)
#define I2C4_HS_MADDR                           I2C4_REG(I2C_HS_MADDR_OFFSET)
#define I2C4_DATA_CMD                           I2C4_REG(I2C_DATA_CMD_OFFSET)
#define I2C4_SS_SCL_HCNT                        I2C4_REG(I2C_SS_SCL_HCNT_OFFSET)
#define I2C4_SS_SCL_LCNT                        I2C4_REG(I2C_SS_SCL_LCNT_OFFSET)
#define I2C4_FS_SCL_HCNT                        I2C4_REG(I2C_FS_SCL_HCNT_OFFSET)
#define I2C4_FS_SCL_LCNT                        I2C4_REG(I2C_FS_SCL_LCNT_OFFSET)
#define I2C4_HS_SCL_HCNT                        I2C4_REG(I2C_HS_SCL_HCNT_OFFSET)
#define I2C4_HS_SCL_LCNT                        I2C4_REG(I2C_HS_SCL_LCNT_OFFSET)
#define I2C4_INTR_STAT                          I2C4_REG(I2C_INTR_STAT_OFFSET)
#define I2C4_INTR_MASK                          I2C4_REG(I2C_INTR_MASK_OFFSET)
#define I2C4_RAW_INTR_STAT                      I2C4_REG(I2C_RAW_INTR_STAT_OFFSET)
#define I2C4_RX_TL                              I2C4_REG(I2C_RX_TL_OFFSET)
#define I2C4_TX_TL                              I2C4_REG(I2C_TX_TL_OFFSET)
#define I2C4_CLR_INTR                           I2C4_REG(I2C_CLR_INTR_OFFSET)
#define I2C4_CLR_RX_UNDER                       I2C4_REG(I2C_CLR_RX_UNDER_OFFSET)
#define I2C4_CLR_RX_OVER                        I2C4_REG(I2C_CLR_RX_OVER_OFFSET)
#define I2C4_CLR_TX_OVER                        I2C4_REG(I2C_CLR_TX_OVER_OFFSET)
#define I2C4_CLR_RD_REQ                         I2C4_REG(I2C_CLR_RD_REQ_OFFSET)
#define I2C4_CLR_TX_ABRT                        I2C4_REG(I2C_CLR_TX_ABRT_OFFSET)
#define I2C4_CLR_RX_DONE                        I2C4_REG(I2C_CLR_RX_DONE_OFFSET)
#define I2C4_CLR_ACTIVITY                       I2C4_REG(I2C_CLR_ACTIVITY_OFFSET)
#define I2C4_CLR_STOP_DET                       I2C4_REG(I2C_CLR_STOP_DET_OFFSET)
#define I2C4_CLR_START_DET                      I2C4_REG(I2C_CLR_START_DET_OFFSET)
#define I2C4_CLR_GEN_CALL                       I2C4_REG(I2C_CLR_GEN_CALL_OFFSET)
#define I2C4_ENABLE                             I2C4_REG(I2C_ENABLE_OFFSET)
#define I2C4_STATUS                             I2C4_REG(I2C_STATUS_OFFSET)
#define I2C4_TXFLR                              I2C4_REG(I2C_TXFLR_OFFSET)
#define I2C4_RXFLR                              I2C4_REG(I2C_RXFLR_OFFSET)
#define I2C4_SDA_HOLD                           I2C4_REG(I2C_SDA_HOLD_OFFSET)
#define I2C4_TX_ABRT_SOURCE                     I2C4_REG(I2C_TX_ABRT_SOURCE_OFFSET)
#define I2C4_DMA_CR                             I2C4_REG(I2C_DMA_CR_OFFSET)
#define I2C4_DMA_TDLR                           I2C4_REG(I2C_DMA_TDLR_OFFSET)
#define I2C4_DMA_RDLR                           I2C4_REG(I2C_DMA_RDLR_OFFSET)
#define I2C4_ACK_GENERAL_CALL                   I2C4_REG(I2C_ACK_GENERAL_CALL_OFFSET)
#define I2C4_ENABLE_STATUS                      I2C4_REG(I2C_ENABLE_STATUS_OFFSET)
#define I2C4_FS_SPKLEN                          I2C4_REG(I2C_FS_SPKLEN_OFFSET)
#define I2C4_HS_SPKLEN                          I2C4_REG(I2C_HS_SPKLEN_OFFSET)


#define I2C5_CON                                I2C5_REG(I2C_CON_OFFSET)
#define I2C5_TAR                                I2C5_REG(I2C_TAR_OFFSET)
#define I2C5_HS_MADDR                           I2C5_REG(I2C_HS_MADDR_OFFSET)
#define I2C5_DATA_CMD                           I2C5_REG(I2C_DATA_CMD_OFFSET)
#define I2C5_SS_SCL_HCNT                        I2C5_REG(I2C_SS_SCL_HCNT_OFFSET)
#define I2C5_SS_SCL_LCNT                        I2C5_REG(I2C_SS_SCL_LCNT_OFFSET)
#define I2C5_FS_SCL_HCNT                        I2C5_REG(I2C_FS_SCL_HCNT_OFFSET)
#define I2C5_FS_SCL_LCNT                        I2C5_REG(I2C_FS_SCL_LCNT_OFFSET)
#define I2C5_HS_SCL_HCNT                        I2C5_REG(I2C_HS_SCL_HCNT_OFFSET)
#define I2C5_HS_SCL_LCNT                        I2C5_REG(I2C_HS_SCL_LCNT_OFFSET)
#define I2C5_INTR_STAT                          I2C5_REG(I2C_INTR_STAT_OFFSET)
#define I2C5_INTR_MASK                          I2C5_REG(I2C_INTR_MASK_OFFSET)
#define I2C5_RAW_INTR_STAT                      I2C5_REG(I2C_RAW_INTR_STAT_OFFSET)
#define I2C5_RX_TL                              I2C5_REG(I2C_RX_TL_OFFSET)
#define I2C5_TX_TL                              I2C5_REG(I2C_TX_TL_OFFSET)
#define I2C5_CLR_INTR                           I2C5_REG(I2C_CLR_INTR_OFFSET)
#define I2C5_CLR_RX_UNDER                       I2C5_REG(I2C_CLR_RX_UNDER_OFFSET)
#define I2C5_CLR_RX_OVER                        I2C5_REG(I2C_CLR_RX_OVER_OFFSET)
#define I2C5_CLR_TX_OVER                        I2C5_REG(I2C_CLR_TX_OVER_OFFSET)
#define I2C5_CLR_RD_REQ                         I2C5_REG(I2C_CLR_RD_REQ_OFFSET)
#define I2C5_CLR_TX_ABRT                        I2C5_REG(I2C_CLR_TX_ABRT_OFFSET)
#define I2C5_CLR_RX_DONE                        I2C5_REG(I2C_CLR_RX_DONE_OFFSET)
#define I2C5_CLR_ACTIVITY                       I2C5_REG(I2C_CLR_ACTIVITY_OFFSET)
#define I2C5_CLR_STOP_DET                       I2C5_REG(I2C_CLR_STOP_DET_OFFSET)
#define I2C5_CLR_START_DET                      I2C5_REG(I2C_CLR_START_DET_OFFSET)
#define I2C5_CLR_GEN_CALL                       I2C5_REG(I2C_CLR_GEN_CALL_OFFSET)
#define I2C5_ENABLE                             I2C5_REG(I2C_ENABLE_OFFSET)
#define I2C5_STATUS                             I2C5_REG(I2C_STATUS_OFFSET)
#define I2C5_TXFLR                              I2C5_REG(I2C_TXFLR_OFFSET)
#define I2C5_RXFLR                              I2C5_REG(I2C_RXFLR_OFFSET)
#define I2C5_SDA_HOLD                           I2C5_REG(I2C_SDA_HOLD_OFFSET)
#define I2C5_TX_ABRT_SOURCE                     I2C5_REG(I2C_TX_ABRT_SOURCE_OFFSET)
#define I2C5_DMA_CR                             I2C5_REG(I2C_DMA_CR_OFFSET)
#define I2C5_DMA_TDLR                           I2C5_REG(I2C_DMA_TDLR_OFFSET)
#define I2C5_DMA_RDLR                           I2C5_REG(I2C_DMA_RDLR_OFFSET)
#define I2C5_ACK_GENERAL_CALL                   I2C5_REG(I2C_ACK_GENERAL_CALL_OFFSET)
#define I2C5_ENABLE_STATUS                      I2C5_REG(I2C_ENABLE_STATUS_OFFSET)
#define I2C5_FS_SPKLEN                          I2C5_REG(I2C_FS_SPKLEN_OFFSET)
#define I2C5_HS_SPKLEN                          I2C5_REG(I2C_HS_SPKLEN_OFFSET)

#define RTC_BASE_ADDR                           0x3F00UL

#define RTC_REG_ADDR(offset)                   REG_ADDR( SMBUS5_BASE_ADDR,offset)
#define RTC_REG(offset)                       


#endif
/***********************************PPORT  Register Set**********************************/
#define PPORT_BASE_ADDR                         0x4000UL
#define PPORT_REG_SIZE                          DEC8

#define PP_DATA_OFFSET	                        HEX00
#define PP_STA_OFFSET	                        HEX01
#define PP_CTL_OFFSET                           HEX02

#define PPORT_REG_ADDR(offset)                  REG_ADDR(PPORT_BASE_ADDR,offset)
#define PPORT_REG(offset)                       REG8(PPORT_REG_ADDR(offset))

#define PP_DATA                                 PPORT_REG(PP_DATA_OFFSET)
#define PP_STA                                  PPORT_REG(PP_STA_OFFSET)
#define PP_CTL                                  PPORT_REG(PP_CTL_OFFSET)

/***********************************CEC  Register Set**********************************/
//base address
#define CEC_BASE_ADDR                        0x4400UL

#define CEC_CTRL_OFFSET                        	 0x00
#define CEC_ADDR_OFFSET                        	 0x02
#define CEC_CPSR_OFFSET                        	 0x04
#define CEC_SR_OFFSET                            0x06
#define CEC_IER_OFFSET                        	 0x08
#define CEC_ISR_OFFSET                        	 0x0A
#define CEC_FIFOCNT_OFFSET                       0x0C
#define CEC_DA_OFFSET                        	 0x10
#define CEC_TIMING0_OFFSET                       0x20
#define CEC_TIMING1_OFFSET                       0x22
#define CEC_TIMING2_OFFSET                       0x24
#define CEC_REG_ADDR(offset)                     REG_ADDR(CEC_BASE_ADDR,offset)
#define CEC_REG(offset)                          REG16(CEC_REG_ADDR(offset))


/***********************************ADC  Register Set**********************************/
#define ADC_BASE_ADDR                           0x4800UL
#define ADC_REG_SIZE                            DEC16

#define ADC_CTRL_OFFSET      	                HEX00
#define ADC_PM_OFFSET       	                HEX02
#define ADC_CHAN_EN_OFFSET   	                HEX04
#define ADC_TRIGGER_OFFSET   	                HEX06
#define ADC_READY_OFFSET     	                HEX08
#define ADC_DATA_OFFSET      	                HEX0A
#define ADC_INTMASK_OFFSET   	                HEX0C
#define ADC_INTSTAT_OFFSET    	                HEX0E
#define ADC_FIFO_STAT_OFFSET   	                HEX12
#define ADC_TESTCTRL_OFFSET 	                HEX14
#define ADC_CNT0_OFFSE                          HEX16
#define ADC_CNT1_OFFSE                          HEX18

#define ADC_REG_ADDR(offset)                    REG_ADDR(ADC_BASE_ADDR,offset)
#define ADC_REG(offset)                         REG16(ADC_REG_ADDR(offset))

#define ADC_CTRL                                ADC_REG(ADC_CTRL_OFFSET)
#define ADC_PM       	                        ADC_REG(ADC_PM_OFFSET)
#define ADC_CHAN_EN  	                        ADC_REG(ADC_CHAN_EN_OFFSET)
#define ADC_TRIGGER  	                        ADC_REG(ADC_TRIGGER_OFFSET)
#define ADC_READY    	                        ADC_REG(ADC_READY_OFFSET)
#define ADC_DATA     	                        ADC_REG(ADC_DATA_OFFSET)
#define ADC_INTMASK  	                        ADC_REG(ADC_INTMASK_OFFSET)
#define ADC_INTSTAT   	                        ADC_REG(ADC_INTSTAT_OFFSET)
#define ADC_FIFO_STAT  	                        ADC_REG(ADC_FIFO_STAT_OFFSET)
#define ADC_TESTCTRL	                        ADC_REG(ADC_TESTCTRL_OFFSET)
#define ADC_CNT0                                ADC_REG(ADC_CNT0_OFFSE)
#define ADC_CNT1                                ADC_REG(ADC_CNT1_OFFSE)

/***********************************PWM  Register Set**********************************/
#define PWM_BASE_ADDR                           0x4C00UL
#define PWM_REG_SIZE                            DEC16

#define PWM_CTRL_OFFSET                         0x0
#define PWM_MODE_OFFSET                         0x2
#define PWM_SCALER0_OFFSET                      0x4
#define PWM_SCALER1_OFFSET                      0x6
#define PWM_SCALER2_OFFSET                      0x8
#define PWM_SCALER3_OFFSET                      0xa
#define PWM_CTR0_1_OFFSET                       0xc
#define PWM_CTR2_3_OFFSET                       0xe
#define PWM_CLK_SEL_OFFSET                      0x10
#define PWM_CTR_SEL_OFFSET                      0x12
#define PWM_DCR0_1_OFFSET                       0x14
#define PWM_DCR2_3_OFFSET                       0x16
#define PWM_DCR4_5_OFFSET                       0x18
#define PWM_DCR6_7_OFFSET                       0x1a
#define PWM_STEP3_0_OFFSET                      0x1c
#define PWM_STEP7_4_OFFSET                      0x1E
#define TACH_OFFSET                             0x20

#define PWM_REG_ADDR(offset)                    REG_ADDR(PWM_BASE_ADDR,offset) 
#define PWM_REG(offset)                         REG16(PWM_REG_ADDR(offset))


#define PWM_CTRL                                PWM_REG(PWM_CTRL_OFFSET)
#define PWM_MODE                                PWM_REG(PWM_MODE_OFFSET)
#define PWM_SCALER0                             PWM_REG(PWM_SCALER0_OFFSET)
#define PWM_SCALER1                             PWM_REG(PWM_SCALER1_OFFSET)
#define PWM_SCALER2                             PWM_REG(PWM_SCALER2_OFFSET)
#define PWM_SCALER3                             PWM_REG(PWM_SCALER3_OFFSET)
#define PWM_CTR0_1                              PWM_REG(PWM_CTR0_1_OFFSET)
#define PWM_CTR2_3                              PWM_REG(PWM_CTR2_3_OFFSET)
#define PWM_CLK_SEL                             PWM_REG(PWM_CLK_SEL_OFFSET)
#define PWM_CTR_SEL                             PWM_REG(PWM_CTR_SEL_OFFSET)
#define PWM_DCR0_1                              PWM_REG(PWM_DCR0_1_OFFSET)
#define PWM_DCR2_3                              PWM_REG(PWM_DCR2_3_OFFSET)
#define PWM_DCR4_5                              PWM_REG(PWM_DCR4_5_OFFSET)
#define PWM_DCR6_7                              PWM_REG(PWM_DCR6_7_OFFSET)
#define PWM_STEP3_0                             PWM_REG(PWM_STEP3_0_OFFSET)
#define PWM_STEP7_4                             PWM_REG(PWM_STEP7_4_OFFSET)

/*tach reister*/
#define TACH_BASE_ADDR                          PWM_REG_ADDR(TACH_OFFSET)
#define TACH_CTRL_OFFSET                        0x0
#define TACH_INT_OFFSET                         0x2
#define TACH0_DATA_OFFSET                       0x4
#define TACH1_DATA_OFFSET                       0x6
#define TACH2_DATA_OFFSET                       0x8
#define TACH3_DATA_OFFSET                       0xa

#define TACH_REG_ADDR(offset)                   REG_ADDR(TACH_BASE_ADDR,offset)
#define TACH_REG(offset)                        REG16(TACH_REG_ADDR(offset))


#define TACH_CTRL           TACH_REG(TACH_CTRL_OFFSET)
#define TACH_INT            TACH_REG(TACH_INT_OFFSET)
#define TACH0_DATA          TACH_REG(TACH0_DATA_OFFSET)
#define TACH1_DATA          TACH_REG(TACH1_DATA_OFFSET)
#define TACH2_DATA          TACH_REG(TACH2_DATA_OFFSET)
#define TACH3_DATA          TACH_REG(TACH3_DATA_OFFSET)

/***********************************UART  Register Set**********************************/
#define UARTA_BASE_ADDR                         0x5000UL
#define UARTB_BASE_ADDR                         0x5400UL
#define UART0_BASE_ADDR                         0x5800UL
#if (defined(AE102)||defined(AE103))
#define UART1_BASE_ADDR                         0x5C00UL
#define UART2_BASE_ADDR                         0x6000UL
#define UART3_BASE_ADDR                         0x6400UL
#else
#define UART1_BASE_ADDR                         UARTB_BASE_ADDR        
#define UART2_BASE_ADDR                         UARTA_BASE_ADDR           
#define UART3_BASE_ADDR                         UARTB_BASE_ADDR           
#endif
#define UART_REG_SIZE                           DEC8

#define UART_RBR_OFFSET                         HEX00
#define UART_THR_OFFSET                         HEX00
#define UART_DLL_OFFSET                         HEX00
#define UART_DLH_OFFSET                         HEX01
#define UART_IER_OFFSET                         HEX01
#define UART_IIR_OFFSET                         HEX02
#define UART_FCR_OFFSET                         HEX02
#define UART_LCR_OFFSET                         HEX03
#define UART_MICR_OFFSET                        HEX04
#define UART_LSR_OFFSET                         HEX05
#define UART_MSR_OFFSET                         HEX06
#define UART_USR_OFFSET                         0x1F

#define UARTA_REG_ADDR(offset)                  REG_ADDR(UARTA_BASE_ADDR,offset)
#define UARTB_REG_ADDR(offset)                  REG_ADDR(UARTB_BASE_ADDR,offset)
#define UART0_REG_ADDR(offset)                  REG_ADDR(UART0_BASE_ADDR,offset)

#if (defined(AE102)||defined(AE103))
#define UART1_REG_ADDR(offset)                  REG_ADDR(UART1_BASE_ADDR,offset)
#define UART2_REG_ADDR(offset)                  REG_ADDR(UART2_BASE_ADDR,offset)
#define UART3_REG_ADDR(offset)                  REG_ADDR(UART3_BASE_ADDR,offset)
#else
#define UART1_REG_ADDR(offset)               
#define UART2_REG_ADDR(offset)                 
#define UART3_REG_ADDR(offset)                 
#endif
#define UARTA_REG(offset)                       REG8(UARTA_REG_ADDR(offset))
#define UARTB_REG(offset)                       REG8(UARTB_REG_ADDR(offset))
#define UART0_REG(offset)                       REG8(UART0_REG_ADDR(offset))

#if (defined(AE102)||defined(AE103))
#define UART1_REG(offset)                       REG8(UART1_REG_ADDR(offset))
#define UART2_REG(offset)                       REG8(UART2_REG_ADDR(offset))
#define UART3_REG(offset)                       REG8(UART3_REG_ADDR(offset))
#else
#define UART1_REG(offset)                       
#define UART2_REG(offset)                           
#define UART3_REG(offset)                    
#endif
#define UARTA_RX                                UARTA_REG(UART_RBR_OFFSET)
#define UARTA_TX                                UARTA_REG(UART_THR_OFFSET)
#define UARTA_DLL                               UARTA_REG(UART_DLL_OFFSET)
#define UARTA_DLH                               UARTA_REG(UART_DLH_OFFSET)
#define UARTA_IER                               UARTA_REG(UART_IER_OFFSET)
#define UARTA_IIR                               UARTA_REG(UART_IIR_OFFSET)
#define UARTA_FCR                               UARTA_REG(UART_FCR_OFFSET)
#define UARTA_LCR                               UARTA_REG(UART_LCR_OFFSET)
#define UARTA_MICR                              UARTA_REG(UART_MICR_OFFSET)
#define UARTA_LSR                               UARTA_REG(UART_LSR_OFFSET)
#define UARTA_MSR                               UARTA_REG(UART_MSR_OFFSET)
#define UARTA_USR                               UARTA_REG(UART_USR_OFFSET)

#define UARTB_RX                                UARTB_REG(UART_RBR_OFFSET)
#define UARTB_TX                                UARTB_REG(UART_THR_OFFSET)
#define UARTB_DLL                               UARTB_REG(UART_DLL_OFFSET)
#define UARTB_DLH                               UARTB_REG(UART_DLH_OFFSET)
#define UARTB_IER                               UARTB_REG(UART_IER_OFFSET)
#define UARTB_IIR                               UARTB_REG(UART_IIR_OFFSET)
#define UARTB_FCR                               UARTB_REG(UART_FCR_OFFSET)
#define UARTB_LCR                               UARTB_REG(UART_LCR_OFFSET)
#define UARTB_MICR                              UARTB_REG(UART_MICR_OFFSET)
#define UARTB_LSR                               UARTB_REG(UART_LSR_OFFSET)
#define UARTB_MSR                               UARTB_REG(UART_MSR_OFFSET)
#define UARTB_USR                               UARTB_REG(UART_USR_OFFSET)

#define UART0_RX                                UART0_REG(UART_RBR_OFFSET)
#define UART0_TX                                UART0_REG(UART_THR_OFFSET)
#define UART0_DLL                               UART0_REG(UART_DLL_OFFSET)
#define UART0_DLH                               UART0_REG(UART_DLH_OFFSET)
#define UART0_IER                               UART0_REG(UART_IER_OFFSET)
#define UART0_IIR                               UART0_REG(UART_IIR_OFFSET)
#define UART0_FCR                               UART0_REG(UART_FCR_OFFSET)
#define UART0_LCR                               UART0_REG(UART_LCR_OFFSET)
#define UART0_MICR                              UART0_REG(UART_MICR_OFFSET)
#define UART0_LSR                               UART0_REG(UART_LSR_OFFSET)
#define UART0_MSR                               UART0_REG(UART_MSR_OFFSET)
#define UART0_USR                               UART0_REG(UART_USR_OFFSET)

#define UART1_RX                                UART1_REG(UART_RBR_OFFSET)
#define UART1_TX                                UART1_REG(UART_THR_OFFSET)
#define UART1_DLL                               UART1_REG(UART_DLL_OFFSET)
#define UART1_DLH                               UART1_REG(UART_DLH_OFFSET)
#define UART1_IER                               UART1_REG(UART_IER_OFFSET)
#define UART1_IIR                               UART1_REG(UART_IIR_OFFSET)
#define UART1_FCR                               UART1_REG(UART_FCR_OFFSET)
#define UART1_LCR                               UART1_REG(UART_LCR_OFFSET)
#define UART1_MICR                              UART1_REG(UART_MICR_OFFSET)
#define UART1_LSR                               UART1_REG(UART_LSR_OFFSET)
#define UART1_MSR                               UART1_REG(UART_MSR_OFFSET)
#define UART1_USR                               UART1_REG(UART_USR_OFFSET)

#define UART2_RX                                UART2_REG(UART_RBR_OFFSET)
#define UART2_TX                                UART2_REG(UART_THR_OFFSET)
#define UART2_DLL                               UART2_REG(UART_DLL_OFFSET)
#define UART2_DLH                               UART2_REG(UART_DLH_OFFSET)
#define UART2_IER                               UART2_REG(UART_IER_OFFSET)
#define UART2_IIR                               UART2_REG(UART_IIR_OFFSET)
#define UART2_FCR                               UART2_REG(UART_FCR_OFFSET)
#define UART2_LCR                               UART2_REG(UART_LCR_OFFSET)
#define UART2_MICR                              UART2_REG(UART_MICR_OFFSET)
#define UART2_LSR                               UART2_REG(UART_LSR_OFFSET)
#define UART2_MSR                               UART2_REG(UART_MSR_OFFSET)
#define UART2_USR                               UART2_REG(UART_USR_OFFSET)


#define UART3_RX                                UART3_REG(UART_RBR_OFFSET)
#define UART3_TX                                UART3_REG(UART_THR_OFFSET)
#define UART3_DLL                               UART3_REG(UART_DLL_OFFSET)
#define UART3_DLH                               UART3_REG(UART_DLH_OFFSET)
#define UART3_IER                               UART3_REG(UART_IER_OFFSET)
#define UART3_IIR                               UART3_REG(UART_IIR_OFFSET)
#define UART3_FCR                               UART3_REG(UART_FCR_OFFSET)
#define UART3_LCR                               UART3_REG(UART_LCR_OFFSET)
#define UART3_MICR                              UART3_REG(UART_MICR_OFFSET)
#define UART3_LSR                               UART3_REG(UART_LSR_OFFSET)
#define UART3_MSR                               UART3_REG(UART_MSR_OFFSET)
#define UART3_USR                               UART3_REG(UART_USR_OFFSET)


/***********************************CAN  Register Set**********************************/
#if (defined(AE102)||defined(AE103))
#define CAN0_BASE_ADDR                          0x6800UL
#define CAN1_BASE_ADDR                          0x6C00UL
#define CAN2_BASE_ADDR                          0x7000UL
#define CAN3_BASE_ADDR                          0x7400UL
#else 
#define CAN0_BASE_ADDR                          
#define CAN1_BASE_ADDR                          
#define CAN2_BASE_ADDR                          
#define CAN3_BASE_ADDR                          
#endif
#define CAN_REG_SIZE                            DEC8

#define CAN_MOD_OFFECT                          HEX00
#define CAN_CMR_OFFECT                          HEX01
#define CAN_SR_OFFECT                           HEX02
#define CAN_IR_OFFECT                           HEX03
#define CAN_IER_OFFECT                          HEX04
#define CAN_BTR0_OFFECT                         HEX05
#define CAN_BTR1_OFFECT                         HEX06
#define CAN_ALC_OFFECT                          HEX07
#define CAN_ECC_OFFECT                          HEX08
#define CAN_EWLR_OFFECT                         HEX09
#define CAN_RXERR_OFFECT                        HEX0A
#define CAN_TXERR_OFFECT                        HEX0B
#define CAN_RMC_OFFECT                          HEX0C
#define CAN_ACR0_OFFECT                         HEX10
#define CAN_ACR1_OFFECT                         HEX11
#define CAN_ACR2_OFFECT                         HEX12
#define CAN_ACR3_OFFECT                         HEX13
#define CAN_AMR0_OFFECT                         HEX14
#define CAN_AMR1_OFFECT                         HEX15
#define CAN_AMR2_OFFECT                         HEX16
#define CAN_AMR3_OFFECT                         HEX17
#define CAN_RXB0_OFFECT                         HEX10
#define CAN_RXB1_OFFECT                         HEX11
#define CAN_RXB2_OFFECT                         HEX12
#define CAN_RXB3_OFFECT                         HEX13
#define CAN_RXB4_OFFECT                         HEX14
#define CAN_RXB5_OFFECT                         HEX15
#define CAN_RXB6_OFFECT                         HEX16
#define CAN_RXB7_OFFECT                         HEX17
#define CAN_RXB8_OFFECT                         HEX18
#define CAN_RXB9_OFFECT                         HEX19
#define CAN_RXB10_OFFECT                        HEX1A
#define CAN_RXB11_OFFECT                        HEX1B
#define CAN_RXB12_OFFECT                        HEX1C
#define CAN_TXB0_OFFECT                         HEX10
#define CAN_TXB1_OFFECT                         HEX11
#define CAN_TXB2_OFFECT                         HEX12
#define CAN_TXB3_OFFECT                         HEX13
#define CAN_TXB4_OFFECT                         HEX14
#define CAN_TXB5_OFFECT                         HEX15
#define CAN_TXB6_OFFECT                         HEX16
#define CAN_TXB7_OFFECT                         HEX17
#define CAN_TXB8_OFFECT                         HEX18
#define CAN_TXB9_OFFECT                         HEX19
#define CAN_TXB10_OFFECT                        HEX1A
#define CAN_TXB11_OFFECT                        HEX1B
#define CAN_TXB12_OFFECT                        HEX1C
#if (defined(AE102)||defined(AE103))

#define CAN0_REG_ADDR(offset)                   REG_ADDR(CAN0_BASE_ADDR,offset)
#define CAN1_REG_ADDR(offset)                   REG_ADDR(CAN1_BASE_ADDR,offset)
#define CAN2_REG_ADDR(offset)                   REG_ADDR(CAN2_BASE_ADDR,offset)
#define CAN3_REG_ADDR(offset)                   REG_ADDR(CAN3_BASE_ADDR,offset)
#define CAN0_REG(offset)                        REG8(CAN0_REG_ADDR(offset))
#define CAN1_REG(offset)                        REG8(CAN1_REG_ADDR(offset))
#define CAN2_REG(offset)                        REG8(CAN2_REG_ADDR(offset))
#define CAN3_REG(offset)                        REG8(CAN3_REG_ADDR(offset))
#else
#define CAN0_REG_ADDR(offset)                   
#define CAN1_REG_ADDR(offset)                   
#define CAN2_REG_ADDR(offset)                   
#define CAN3_REG_ADDR(offset)                   
#define CAN0_REG(offset)                       
#define CAN1_REG(offset)                       
#define CAN2_REG(offset)                        
#define CAN3_REG(offset)                        

#endif
//can0
#define	CAN0_MOD                                CAN0_REG(CAN_MOD_OFFECT)
#define	CAN0_CMR                                CAN0_REG(CAN_CMR_OFFECT)
#define	CAN0_SR                                 CAN0_REG(CAN_SR_OFFECT)
#define	CAN0_IR                                 CAN0_REG(CAN_IR_OFFECT)
#define	CAN0_IER                                CAN0_REG(CAN_IER_OFFECT)
#define	CAN0_BTR0                               CAN0_REG(CAN_BTR0_OFFECT)
#define	CAN0_BTR1                               CAN0_REG(CAN_BTR1_OFFECT)
#define	CAN0_ALC                                CAN0_REG(CAN_ALC_OFFECT)
#define	CAN0_ECC                                CAN0_REG(CAN_ECC_OFFECT)
#define	CAN0_EWLR                               CAN0_REG(CAN_EWLR_OFFECT)
#define	CAN0_RXERR                              CAN0_REG(CAN_RXERR_OFFECT)
#define	CAN0_TXERR                              CAN0_REG(CAN_TXERR_OFFECT)
#define	CAN0_RMC                                CAN0_REG(CAN_RMC_OFFECT)
#define	CAN0_ACR0                               CAN0_REG(CAN_ACR0_OFFECT)
#define	CAN0_ACR1                               CAN0_REG(CAN_ACR1_OFFECT)
#define	CAN0_ACR2                               CAN0_REG(CAN_ACR2_OFFECT)
#define	CAN0_ACR3                               CAN0_REG(CAN_ACR3_OFFECT)
#define	CAN0_AMR0                               CAN0_REG(CAN_AMR0_OFFECT)
#define	CAN0_AMR1                               CAN0_REG(CAN_AMR1_OFFECT)
#define	CAN0_AMR2                               CAN0_REG(CAN_AMR2_OFFECT)
#define	CAN0_AMR3                               CAN0_REG(CAN_AMR3_OFFECT)
#define	CAN0_RXB0                               CAN0_REG(CAN_RXB0_OFFECT)
#define	CAN0_RXB1                               CAN0_REG(CAN_RXB1_OFFECT)
#define	CAN0_RXB2                               CAN0_REG(CAN_RXB2_OFFECT)
#define	CAN0_RXB3                               CAN0_REG(CAN_RXB3_OFFECT)
#define	CAN0_RXB4                               CAN0_REG(CAN_RXB4_OFFECT)
#define	CAN0_RXB5                               CAN0_REG(CAN_RXB5_OFFECT)
#define	CAN0_RXB6                               CAN0_REG(CAN_RXB6_OFFECT)
#define	CAN0_RXB7                               CAN0_REG(CAN_RXB7_OFFECT)
#define	CAN0_RXB8                               CAN0_REG(CAN_RXB8_OFFECT)
#define	CAN0_RXB9                               CAN0_REG(CAN_RXB9_OFFECT)
#define	CAN0_RXB10                              CAN0_REG(CAN_RXB10_OFFECT)
#define	CAN0_RXB11                              CAN0_REG(CAN_RXB11_OFFECT)
#define	CAN0_RXB12                              CAN0_REG(CAN_RXB12_OFFECT)
#define	CAN0_TXB0                               CAN0_REG(CAN_TXB0_OFFECT)
#define	CAN0_TXB1                               CAN0_REG(CAN_TXB1_OFFECT)
#define	CAN0_TXB2                               CAN0_REG(CAN_TXB2_OFFECT)
#define	CAN0_TXB3                               CAN0_REG(CAN_TXB3_OFFECT)
#define	CAN0_TXB4                               CAN0_REG(CAN_TXB4_OFFECT)
#define	CAN0_TXB5                               CAN0_REG(CAN_TXB5_OFFECT)
#define	CAN0_TXB6                               CAN0_REG(CAN_TXB6_OFFECT)
#define	CAN0_TXB7                               CAN0_REG(CAN_TXB7_OFFECT)
#define	CAN0_TXB8                               CAN0_REG(CAN_TXB8_OFFECT)
#define	CAN0_TXB9                               CAN0_REG(CAN_TXB9_OFFECT)
#define	CAN0_TXB10                              CAN0_REG(CAN_TXB10_OFFECT)
#define	CAN0_TXB11                              CAN0_REG(CAN_TXB11_OFFECT)
#define	CAN0_TXB12                              CAN0_REG(CAN_TXB12_OFFECT)

//can1
#define	CAN1_MOD                                CAN1_REG(CAN_MOD_OFFECT)
#define	CAN1_CMR                                CAN1_REG(CAN_CMR_OFFECT)
#define	CAN1_SR                                 CAN1_REG(CAN_SR_OFFECT)
#define	CAN1_IR                                 CAN1_REG(CAN_IR_OFFECT)
#define	CAN1_IER                                CAN1_REG(CAN_IER_OFFECT)
#define	CAN1_BTR0                               CAN1_REG(CAN_BTR0_OFFECT)
#define	CAN1_BTR1                               CAN1_REG(CAN_BTR1_OFFECT)
#define	CAN1_ALC                                CAN1_REG(CAN_ALC_OFFECT)
#define	CAN1_ECC                                CAN1_REG(CAN_ECC_OFFECT)
#define	CAN1_EWLR                               CAN1_REG(CAN_EWLR_OFFECT)
#define	CAN1_RXERR                              CAN1_REG(CAN_RXERR_OFFECT)
#define	CAN1_TXERR                              CAN1_REG(CAN_TXERR_OFFECT)
#define	CAN1_RMC                                CAN1_REG(CAN_RMC_OFFECT)
#define	CAN1_ACR0                               CAN1_REG(CAN_ACR0_OFFECT)
#define	CAN1_ACR1                               CAN1_REG(CAN_ACR1_OFFECT)
#define	CAN1_ACR2                               CAN1_REG(CAN_ACR2_OFFECT)
#define	CAN1_ACR3                               CAN1_REG(CAN_ACR3_OFFECT)
#define	CAN1_AMR0                               CAN1_REG(CAN_AMR0_OFFECT)
#define	CAN1_AMR1                               CAN1_REG(CAN_AMR1_OFFECT)
#define	CAN1_AMR2                               CAN1_REG(CAN_AMR2_OFFECT)
#define	CAN1_AMR3                               CAN1_REG(CAN_AMR3_OFFECT)
#define	CAN1_RXB0                               CAN1_REG(CAN_RXB0_OFFECT)
#define	CAN1_RXB1                               CAN1_REG(CAN_RXB1_OFFECT)
#define	CAN1_RXB2                               CAN1_REG(CAN_RXB2_OFFECT)
#define	CAN1_RXB3                               CAN1_REG(CAN_RXB3_OFFECT)
#define	CAN1_RXB4                               CAN1_REG(CAN_RXB4_OFFECT)
#define	CAN1_RXB5                               CAN1_REG(CAN_RXB5_OFFECT)
#define	CAN1_RXB6                               CAN1_REG(CAN_RXB6_OFFECT)
#define	CAN1_RXB7                               CAN1_REG(CAN_RXB7_OFFECT)
#define	CAN1_RXB8                               CAN1_REG(CAN_RXB8_OFFECT)
#define	CAN1_RXB9                               CAN1_REG(CAN_RXB9_OFFECT)
#define	CAN1_RXB10                              CAN1_REG(CAN_RXB10_OFFECT)
#define	CAN1_RXB11                              CAN1_REG(CAN_RXB11_OFFECT)
#define	CAN1_RXB12                              CAN1_REG(CAN_RXB12_OFFECT)
#define	CAN1_TXB0                               CAN1_REG(CAN_TXB0_OFFECT)
#define	CAN1_TXB1                               CAN1_REG(CAN_TXB1_OFFECT)
#define	CAN1_TXB2                               CAN1_REG(CAN_TXB2_OFFECT)
#define	CAN1_TXB3                               CAN1_REG(CAN_TXB3_OFFECT)
#define	CAN1_TXB4                               CAN1_REG(CAN_TXB4_OFFECT)
#define	CAN1_TXB5                               CAN1_REG(CAN_TXB5_OFFECT)
#define	CAN1_TXB6                               CAN1_REG(CAN_TXB6_OFFECT)
#define	CAN1_TXB7                               CAN1_REG(CAN_TXB7_OFFECT)
#define	CAN1_TXB8                               CAN1_REG(CAN_TXB8_OFFECT)
#define	CAN1_TXB9                               CAN1_REG(CAN_TXB9_OFFECT)
#define	CAN1_TXB10                              CAN1_REG(CAN_TXB10_OFFECT)
#define	CAN1_TXB11                              CAN1_REG(CAN_TXB11_OFFECT)
#define	CAN1_TXB12                              CAN1_REG(CAN_TXB12_OFFECT)

//can2
#define	CAN2_MOD                                CAN2_REG(CAN_MOD_OFFECT)
#define	CAN2_CMR                                CAN2_REG(CAN_CMR_OFFECT)
#define	CAN2_SR                                 CAN2_REG(CAN_SR_OFFECT)
#define	CAN2_IR                                 CAN2_REG(CAN_IR_OFFECT)
#define	CAN2_IER                                CAN2_REG(CAN_IER_OFFECT)
#define	CAN2_BTR0                               CAN2_REG(CAN_BTR0_OFFECT)
#define	CAN2_BTR1                               CAN2_REG(CAN_BTR1_OFFECT)
#define	CAN2_ALC                                CAN2_REG(CAN_ALC_OFFECT)
#define	CAN2_ECC                                CAN2_REG(CAN_ECC_OFFECT)
#define	CAN2_EWLR                               CAN2_REG(CAN_EWLR_OFFECT)
#define	CAN2_RXERR                              CAN2_REG(CAN_RXERR_OFFECT)
#define	CAN2_TXERR                              CAN2_REG(CAN_TXERR_OFFECT)
#define	CAN2_RMC                                CAN2_REG(CAN_RMC_OFFECT)
#define	CAN2_ACR0                               CAN2_REG(CAN_ACR0_OFFECT)
#define	CAN2_ACR1                               CAN2_REG(CAN_ACR1_OFFECT)
#define	CAN2_ACR2                               CAN2_REG(CAN_ACR2_OFFECT)
#define	CAN2_ACR3                               CAN2_REG(CAN_ACR3_OFFECT)
#define	CAN2_AMR0                               CAN2_REG(CAN_AMR0_OFFECT)
#define	CAN2_AMR1                               CAN2_REG(CAN_AMR1_OFFECT)
#define	CAN2_AMR2                               CAN2_REG(CAN_AMR2_OFFECT)
#define	CAN2_AMR3                               CAN2_REG(CAN_AMR3_OFFECT)
#define	CAN2_RXB0                               CAN2_REG(CAN_RXB0_OFFECT)
#define	CAN2_RXB1                               CAN2_REG(CAN_RXB1_OFFECT)
#define	CAN2_RXB2                               CAN2_REG(CAN_RXB2_OFFECT)
#define	CAN2_RXB3                               CAN2_REG(CAN_RXB3_OFFECT)
#define	CAN2_RXB4                               CAN2_REG(CAN_RXB4_OFFECT)
#define	CAN2_RXB5                               CAN2_REG(CAN_RXB5_OFFECT)
#define	CAN2_RXB6                               CAN2_REG(CAN_RXB6_OFFECT)
#define	CAN2_RXB7                               CAN2_REG(CAN_RXB7_OFFECT)
#define	CAN2_RXB8                               CAN2_REG(CAN_RXB8_OFFECT)
#define	CAN2_RXB9                               CAN2_REG(CAN_RXB9_OFFECT)
#define	CAN2_RXB10                              CAN2_REG(CAN_RXB10_OFFECT)
#define	CAN2_RXB11                              CAN2_REG(CAN_RXB11_OFFECT)
#define	CAN2_RXB12                              CAN2_REG(CAN_RXB12_OFFECT)
#define	CAN2_TXB0                               CAN2_REG(CAN_TXB0_OFFECT)
#define	CAN2_TXB1                               CAN2_REG(CAN_TXB1_OFFECT)
#define	CAN2_TXB2                               CAN2_REG(CAN_TXB2_OFFECT)
#define	CAN2_TXB3                               CAN2_REG(CAN_TXB3_OFFECT)
#define	CAN2_TXB4                               CAN2_REG(CAN_TXB4_OFFECT)
#define	CAN2_TXB5                               CAN2_REG(CAN_TXB5_OFFECT)
#define	CAN2_TXB6                               CAN2_REG(CAN_TXB6_OFFECT)
#define	CAN2_TXB7                               CAN2_REG(CAN_TXB7_OFFECT)
#define	CAN2_TXB8                               CAN2_REG(CAN_TXB8_OFFECT)
#define	CAN2_TXB9                               CAN2_REG(CAN_TXB9_OFFECT)
#define	CAN2_TXB10                              CAN2_REG(CAN_TXB10_OFFECT)
#define	CAN2_TXB11                              CAN2_REG(CAN_TXB11_OFFECT)
#define	CAN2_TXB12                              CAN2_REG(CAN_TXB12_OFFECT)

//can3
#define	CAN3_MOD                                CAN3_REG(CAN_MOD_OFFECT)
#define	CAN3_CMR                                CAN3_REG(CAN_CMR_OFFECT)
#define	CAN3_SR                                 CAN3_REG(CAN_SR_OFFECT)
#define	CAN3_IR                                 CAN3_REG(CAN_IR_OFFECT)
#define	CAN3_IER                                CAN3_REG(CAN_IER_OFFECT)
#define	CAN3_BTR0                               CAN3_REG(CAN_BTR0_OFFECT)
#define	CAN3_BTR1                               CAN3_REG(CAN_BTR1_OFFECT)
#define	CAN3_ALC                                CAN3_REG(CAN_ALC_OFFECT)
#define	CAN3_ECC                                CAN3_REG(CAN_ECC_OFFECT)
#define	CAN3_EWLR                               CAN3_REG(CAN_EWLR_OFFECT)
#define	CAN3_RXERR                              CAN3_REG(CAN_RXERR_OFFECT)
#define	CAN3_TXERR                              CAN3_REG(CAN_TXERR_OFFECT)
#define	CAN3_RMC                                CAN3_REG(CAN_RMC_OFFECT)
#define	CAN3_ACR0                               CAN3_REG(CAN_ACR0_OFFECT)
#define	CAN3_ACR1                               CAN3_REG(CAN_ACR1_OFFECT)
#define	CAN3_ACR2                               CAN3_REG(CAN_ACR2_OFFECT)
#define	CAN3_ACR3                               CAN3_REG(CAN_ACR3_OFFECT)
#define	CAN3_AMR0                               CAN3_REG(CAN_AMR0_OFFECT)
#define	CAN3_AMR1                               CAN3_REG(CAN_AMR1_OFFECT)
#define	CAN3_AMR2                               CAN3_REG(CAN_AMR2_OFFECT)
#define	CAN3_AMR3                               CAN3_REG(CAN_AMR3_OFFECT)
#define	CAN3_RXB0                               CAN3_REG(CAN_RXB0_OFFECT)
#define	CAN3_RXB1                               CAN3_REG(CAN_RXB1_OFFECT)
#define	CAN3_RXB2                               CAN3_REG(CAN_RXB2_OFFECT)
#define	CAN3_RXB3                               CAN3_REG(CAN_RXB3_OFFECT)
#define	CAN3_RXB4                               CAN3_REG(CAN_RXB4_OFFECT)
#define	CAN3_RXB5                               CAN3_REG(CAN_RXB5_OFFECT)
#define	CAN3_RXB6                               CAN3_REG(CAN_RXB6_OFFECT)
#define	CAN3_RXB7                               CAN3_REG(CAN_RXB7_OFFECT)
#define	CAN3_RXB8                               CAN3_REG(CAN_RXB8_OFFECT)
#define	CAN3_RXB9                               CAN3_REG(CAN_RXB9_OFFECT)
#define	CAN3_RXB10                              CAN3_REG(CAN_RXB10_OFFECT)
#define	CAN3_RXB11                              CAN3_REG(CAN_RXB11_OFFECT)
#define	CAN3_RXB12                              CAN3_REG(CAN_RXB12_OFFECT)
#define	CAN3_TXB0                               CAN3_REG(CAN_TXB0_OFFECT)
#define	CAN3_TXB1                               CAN3_REG(CAN_TXB1_OFFECT)
#define	CAN3_TXB2                               CAN3_REG(CAN_TXB2_OFFECT)
#define	CAN3_TXB3                               CAN3_REG(CAN_TXB3_OFFECT)
#define	CAN3_TXB4                               CAN3_REG(CAN_TXB4_OFFECT)
#define	CAN3_TXB5                               CAN3_REG(CAN_TXB5_OFFECT)
#define	CAN3_TXB6                               CAN3_REG(CAN_TXB6_OFFECT)
#define	CAN3_TXB7                               CAN3_REG(CAN_TXB7_OFFECT)
#define	CAN3_TXB8                               CAN3_REG(CAN_TXB8_OFFECT)
#define	CAN3_TXB9                               CAN3_REG(CAN_TXB9_OFFECT)
#define	CAN3_TXB10                              CAN3_REG(CAN_TXB10_OFFECT)
#define	CAN3_TXB11                              CAN3_REG(CAN_TXB11_OFFECT)
#define	CAN3_TXB12                              CAN3_REG(CAN_TXB12_OFFECT)

/***********************************SPIM  Register Set**********************************/
#define SPIM_BASE_ADDR                          0x7800UL
#define SPIM_REG_SIZE                           DEC8

#define SPIM_CTRL0_OFFSET	                    HEX00
#define SPIM_CTRL1_OFFSET	                    HEX01
#define SPIM_CPSR_OFFSET	                    HEX02
#define SPIM_TXFTLR_OFFSET	                    HEX03
#define SPIM_RXFTLR_OFFSET	                    HEX04
#define SPIM_TXFLR_OFFSET	                    HEX05
#define SPIM_RXFLR_OFFSET	                    HEX06
#define SPIM_SR_OFFSET		                    HEX07
#define SPIM_IMSR_OFFSET	                    HEX08
#define SPIM_ISR_OFFSET		                    HEX09
#define SPIM_DA0_OFFSET		                    HEX0A
#define SPIM_DA1_OFFSET		                    HEX0B
#define SPIM_CSN0_OFFSET	                    HEX0C
#define SPIM_CSN1_OFFSET	                    HEX0D

#define SPIM_REG_ADDR(offset)                   REG_ADDR(SPIM_BASE_ADDR,offset)
#define SPIM_REG(offset)                        REG8(SPIM_REG_ADDR(offset))

#define SPIM_CTRL0         SPIM_REG(SPIM_CTRL0_OFFSET)
#define SPIM_CTRL1         SPIM_REG(SPIM_CTRL1_OFFSET)
#define SPIM_CPSR          SPIM_REG(SPIM_CPSR_OFFSET)
#define SPIM_TXFTLR        SPIM_REG(SPIM_TXFTLR_OFFSET)
#define SPIM_RXFTLR        SPIM_REG(SPIM_RXFTLR_OFFSET)
#define SPIM_TXFLR         SPIM_REG(SPIM_TXFLR_OFFSET)
#define SPIM_RXFLR         SPIM_REG(SPIM_RXFLR_OFFSET)
#define SPIM_SR            SPIM_REG(SPIM_SR_OFFSET)
#define SPIM_IMSR          SPIM_REG(SPIM_IMSR_OFFSET)
#define SPIM_ISR           SPIM_REG(SPIM_ISR_OFFSET)
#define SPIM_DA0           SPIM_REG(SPIM_DA0_OFFSET)
#define SPIM_DA1           SPIM_REG(SPIM_DA1_OFFSET)
#define SPIM_CSN0          SPIM_REG(SPIM_CSN0_OFFSET)
#define SPIM_CSN1          SPIM_REG(SPIM_CSN1_OFFSET)
/***********************************ROM  Register Set**********************************/
#if (defined(AE103))
#define PECI_BASE_ADDR                           0x7C00UL

#define ROM_BASE_ADDR                           0x10000UL
#endif

/***********************************DRAM  Register Set**********************************/
#define DRAM_BASE_ADDR                          0x20000UL//memory
/***********************************SPI FLASH  Register Set**********************************/
#define SPI_FLASH_BASE_ADDR                     0x30000UL
#define SPIF_REG_SIZE                           DEC32

#define SPIF_CTRL0_OFFSET                       HEX00
#define SPIF_FIFO_CNT_OFFSET                    HEX04
#define SPIF_STATUS_OFFSET                      HEX08
#define SPIF_READY_OFFSET                       HEX0C
#define SPIF_INT_MASK_OFFSET                    HEX10
#define SPIF_DLY_CNT_OFFSET                     HEX14
#define SPIF_DBYTE_OFFSET                       HEX18
#define SPIF_FIFO_TOP_OFFSET                    HEX1C

#define SPIF_REG_ADDR(offset)                   REG_ADDR(SPI_FLASH_BASE_ADDR,offset)
#define SPIF_REG(offset)                        REG32(SPIF_REG_ADDR(offset))

#define SPIF_CTRL0                              SPIF_REG(SPIF_CTRL0_OFFSET)
#define SPIF_FIFO_CNT                           SPIF_REG(SPIF_FIFO_CNT_OFFSET)
#define SPIF_STATUS                             SPIF_REG(SPIF_STATUS_OFFSET)
#define SPIF_READY                              SPIF_REG(SPIF_READY_OFFSET)
#define SPIF_INT_MASK                           SPIF_REG(SPIF_INT_MASK_OFFSET)
#define SPIF_DLY_CNT                            SPIF_REG(SPIF_DLY_CNT_OFFSET)
#define SPIF_DBYTE                              SPIF_REG(SPIF_DBYTE_OFFSET)
#define SPIF_FIFO_TOP                           SPIF_REG(SPIF_FIFO_TOP_OFFSET)
/***********************************SYSCTL  Register Set**********************************/

#define SYSCTL_BASE_ADDR                        0x30400UL
#define SYSCTL_REG_SIZE                         DEC32

#define SYSCTL_PNPKEY_OFFSET                    HEX00
#define SYSCTL_IDVER_OFFSET                     HEX04
#define SYSCTL_HDEVEN_OFFSET                    HEX08
#define SYSCTL_PORTCFG_OFFSET                   HEX0C
#define SYSCTL_SPCTL0_OFFSET                    HEX10
#define SYSCTL_SPCTL1_OFFSET                    HEX14
#define SYSCTL_PLLCFG_OFFSET                    HEX18
#define SYSCTL_ESTAT_OFFSET                     HEX1C
#define SYSCTL_MODEN0_OFFSET                    HEX20
#define SYSCTL_MODEN1_OFFSET                    HEX24
#define SYSCTL_RST0_OFFSET                      HEX28
#define SYSCTL_RST1_OFFSET                      HEX2C
#define SYSCTL_CLKDIV_SLEEPGPIODB_OFFSET        0x30
#define SYSCTL_CLKDIV_PCLK_OFFSET               0x34
#define SYSCTL_CLKDIV_TMR0_OFFSET               0x38
#define SYSCTL_CLKDIV_TMR1_OFFSET               0x40
#define SYSCTL_CLKDIV_TMR2_OFFSET               0x44
#define SYSCTL_CLKDIV_TMR3_OFFSET               0x48
#define SYSCTL_WDTCFG_OFFSET                    0x4C
#define SYSCTL_CLKDIV_GPIODB_OFFSET             0x50
#define SYSCTL_PIO0_CFG_OFFSET                  0x54
#define SYSCTL_PIO1_CFG_OFFSET                  0x58
#define SYSCTL_PIO2_CFG_OFFSET                  0x5C
#define SYSCTL_PIO3_CFG_OFFSET                  0x60
#define SYSCTL_PIO4_CFG_OFFSET                  0x64
#define SYSCTL_PIO5_CFG_OFFSET                  0x68
#define SYSCTL_PIO0_UDCFG_OFFSET                0x6C
#define SYSCTL_PIO1_UDCFG_OFFSET                0x70
#define SYSCTL_PIO2_UDCFG_OFFSET                0x74
#define SYSCTL_PIO3_UDCFG_OFFSET                0x78
#define SYSCTL_PIO4_UDCFG_OFFSET                0x7C
#define SYSCTL_PIO5_UDCFG_OFFSET                0x80
#define SYSCTL_CLKDIV_SMB_OFFSET                0x84
#define SYSCTL_CLKDIV_UART_OFFSET               0x88
#define SYSCTL_CLKDIV_CAN_OFFSET                0x8C
#define SYSCTL_CLKDIV_PWM_OFFSET                0x90
#define SYSCTL_CLKDIV_SPIM_OFFSET               0x94
#define SYSCTL_PMUCSR_OFFSET                    0x98
#define SYSCTL_PWRSWCSR_OFFSET                  0x9C
#define SYSCTL_PMCODEN_OFFSET                   0xA0
#define SYSCTL_PIO0_IECFG_OFFSET                0xA4
#define SYSCTL_PIO1_IECFG_OFFSET                0xA8
#define SYSCTL_PIO2_IECFG_OFFSET                0xAC
#define SYSCTL_PIO3_IECFG_OFFSET                0xB0
#define SYSCTL_PIO4_IECFG_OFFSET                0xB4
#define SYSCTL_PIO5_IECFG_OFFSET                0xB8
#define SYSCTL_PORINT_OFFSET                    0xBC
#define SYSCTL_RESERVED_OFFSET                  0xC0
#define SYSCTL_DBG_STATE_OFFSET                 0xC4
#define SYSCTL_SERIRQ_PS_OFFSET                 0xC8
#define SYSCTL_SWITCH_PLL_OFFSET                0xD4
#define SYSCTL_DVDD_EN_OFFSET                   0xDC

#define SYSCTL_REG_ADDR(offset)                 REG_ADDR(SYSCTL_BASE_ADDR,offset) 
#define SYSCTL_REG(offset)                      REG32(SYSCTL_REG_ADDR(offset))

#define SYSCTL_PNPKEY                           SYSCTL_REG(SYSCTL_PNPKEY_OFFSET)
#define SYSCTL_IDVER                            SYSCTL_REG(SYSCTL_IDVER_OFFSET)
#define SYSCTL_HDEVEN                           SYSCTL_REG(SYSCTL_HDEVEN_OFFSET)
#define SYSCTL_PORTCFG                          SYSCTL_REG(SYSCTL_PORTCFG_OFFSET)
#define SYSCTL_SPCTL0                           SYSCTL_REG(SYSCTL_SPCTL0_OFFSET)
#define SYSCTL_SPCTL1                           SYSCTL_REG(SYSCTL_SPCTL1_OFFSET)
#define SYSCTL_PLLCFG                           SYSCTL_REG(SYSCTL_PLLCFG_OFFSET)
#define SYSCTL_ESTAT                            SYSCTL_REG(SYSCTL_ESTAT_OFFSET)
#define SYSCTL_MODEN0                           SYSCTL_REG(SYSCTL_MODEN0_OFFSET)
#define SYSCTL_MODEN1                           SYSCTL_REG(SYSCTL_MODEN1_OFFSET)
#define SYSCTL_RST0                             SYSCTL_REG(SYSCTL_RST0_OFFSET)
#define SYSCTL_RST1                             SYSCTL_REG(SYSCTL_RST1_OFFSET)
#define SYSCTL_CLKDIV_SLEEPGPIODB               SYSCTL_REG(SYSCTL_CLKDIV_SLEEPGPIODB_OFFSET)
#define SYSCTL_CLKDIV_PCLK                      SYSCTL_REG(SYSCTL_CLKDIV_PCLK_OFFSET)
#define SYSCTL_CLKDIV_TMR0                      SYSCTL_REG(SYSCTL_CLKDIV_TMR0_OFFSET)
#define SYSCTL_CLKDIV_TMR1                      SYSCTL_REG(SYSCTL_CLKDIV_TMR1_OFFSET)
#define SYSCTL_CLKDIV_TMR2                      SYSCTL_REG(SYSCTL_CLKDIV_TMR2_OFFSET)
#define SYSCTL_CLKDIV_TMR3                      SYSCTL_REG(SYSCTL_CLKDIV_TMR3_OFFSET)
#define SYSCTL_WDTCFG                           SYSCTL_REG(SYSCTL_WDTCFG_OFFSET)
#define SYSCTL_CLKDIV_GPIODB                    SYSCTL_REG(SYSCTL_CLKDIV_GPIODB_OFFSET)
#define SYSCTL_PIO0_CFG                         SYSCTL_REG(SYSCTL_PIO0_CFG_OFFSET)
#define SYSCTL_PIO1_CFG                         SYSCTL_REG(SYSCTL_PIO1_CFG_OFFSET)
#define SYSCTL_PIO2_CFG                         SYSCTL_REG(SYSCTL_PIO2_CFG_OFFSET)
#define SYSCTL_PIO3_CFG                         SYSCTL_REG(SYSCTL_PIO3_CFG_OFFSET)
#define SYSCTL_PIO4_CFG                         SYSCTL_REG(SYSCTL_PIO4_CFG_OFFSET)
#define SYSCTL_PIO5_CFG                         SYSCTL_REG(SYSCTL_PIO5_CFG_OFFSET)
#define SYSCTL_PIO0_UDCFG                       SYSCTL_REG(SYSCTL_PIO0_UDCFG_OFFSET)
#define SYSCTL_PIO1_UDCFG                       SYSCTL_REG(SYSCTL_PIO1_UDCFG_OFFSET)
#define SYSCTL_PIO2_UDCFG                       SYSCTL_REG(SYSCTL_PIO2_UDCFG_OFFSET)
#define SYSCTL_PIO3_UDCFG                       SYSCTL_REG(SYSCTL_PIO3_UDCFG_OFFSET)
#define SYSCTL_PIO4_UDCFG                       SYSCTL_REG(SYSCTL_PIO4_UDCFG_OFFSET)
#define SYSCTL_PIO5_UDCFG                       SYSCTL_REG(SYSCTL_PIO5_UDCFG_OFFSET)
#define SYSCTL_CLKDIV_SMB                       SYSCTL_REG(SYSCTL_CLKDIV_SMB_OFFSET)
#define SYSCTL_CLKDIV_UART                      SYSCTL_REG(SYSCTL_CLKDIV_UART_OFFSET)
#define SYSCTL_CLKDIV_CAN                       SYSCTL_REG(SYSCTL_CLKDIV_CAN_OFFSET)
#define SYSCTL_CLKDIV_PWM                       SYSCTL_REG(SYSCTL_CLKDIV_PWM_OFFSET)
#define SYSCTL_CLKDIV_SPIM                      SYSCTL_REG(SYSCTL_CLKDIV_SPIM_OFFSET)
#define SYSCTL_PMUCSR                           SYSCTL_REG(SYSCTL_PMUCSR_OFFSET)
#define SYSCTL_PWRSWCSR                         SYSCTL_REG(SYSCTL_PWRSWCSR_OFFSET)
#define SYSCTL_PMCODEN                          SYSCTL_REG(SYSCTL_PMCODEN_OFFSET)
#define SYSCTL_PIO0_IECFG                       SYSCTL_REG(SYSCTL_PIO0_IECFG_OFFSET)
#define SYSCTL_PIO1_IECFG                       SYSCTL_REG(SYSCTL_PIO1_IECFG_OFFSET)
#define SYSCTL_PIO2_IECFG                       SYSCTL_REG(SYSCTL_PIO2_IECFG_OFFSET)
#define SYSCTL_PIO3_IECFG                       SYSCTL_REG(SYSCTL_PIO3_IECFG_OFFSET)
#define SYSCTL_PIO4_IECFG                       SYSCTL_REG(SYSCTL_PIO4_IECFG_OFFSET)
#define SYSCTL_PIO5_IECFG                       SYSCTL_REG(SYSCTL_PIO5_IECFG_OFFSET)
#define SYSCTL_PORINT                           SYSCTL_REG(SYSCTL_PORINT_OFFSET)
#define SYSCTL_RESERVED                         SYSCTL_REG(SYSCTL_RESERVED_OFFSET)
#define SYSCTL_DBG_STATE                        SYSCTL_REG(SYSCTL_DBG_STATE_OFFSET)
#define SYSCTL_SERIRQ_PS                        SYSCTL_REG(SYSCTL_SERIRQ_PS_OFFSET)
#define SYSCTL_SWITCH_PLL                       SYSCTL_REG(SYSCTL_SWITCH_PLL_OFFSET)
#define SYSCTL_DVDD_EN                          SYSCTL_REG(SYSCTL_DVDD_EN_OFFSET)

/***********************************LPC MON  Register Set**********************************/
#define LPC_MON_BASE_ADDR                       0x30800UL

#define WMARK_FULL_OFFSET                       0x0
#define RMARK_EMPTY_OFFSET                      0x4
#define INTR_MASK_OFFSET                        0x8
#define INTR_RAW_OFFSET                         0xc
#define INTR_STS_OFFSET                         0x10
#define FIFO_RDATA_OFFSET                       0x14

#define LPC_MON_REG_ADDR(offset)                 REG_ADDR(LPC_MON_BASE_ADDR,offset) 
#define LPC_MON_REG(offset)                      REG32(LPC_MON_REG_ADDR(offset))

#define WMARK_FULL   LPC_MON_REG(WMARK_FULL_OFFSET)
#define RMARK_EMPTY  LPC_MON_REG(RMARK_EMPTY_OFFSET)
#define INTR_MASK    LPC_MON_REG(INTR_MASK_OFFSET)
#define INTR_RAW     LPC_MON_REG(INTR_RAW_OFFSET)
#define INTR_STS     LPC_MON_REG(INTR_STS_OFFSET)
#define FIFO_RDATA   LPC_MON_REG(FIFO_RDATA_OFFSET)

/***********************************SM2  Register Set**********************************/
#if (defined(AE103))
#define SM2_BASE_ADDR                           0x30C00UL
#define SM2_REG_SIZE                            DEC32

#define SM2_P1X0_OFFSET                         0x00
#define SM2_P1X1_OFFSET                         0x04
#define SM2_P1X2_OFFSET                         0x08
#define SM2_P1X3_OFFSET                         0x0C
#define SM2_P1X4_OFFSET                         0x10
#define SM2_P1X5_OFFSET                         0x14
#define SM2_P1X6_OFFSET                         0x18
#define SM2_P1X7_OFFSET                         0x1C
#define SM2_P2X0_OFFSET                         0x20
#define SM2_P2X1_OFFSET                         0x24
#define SM2_P2X2_OFFSET                         0x28
#define SM2_P2X3_OFFSET                         0x2C
#define SM2_P2X4_OFFSET                         0x30
#define SM2_P2X5_OFFSET                         0x34
#define SM2_P2X6_OFFSET                         0x38
#define SM2_P2X7_OFFSET                         0x3C
#define SM2_P1Y0_OFFSET                         0x40
#define SM2_P1Y1_OFFSET                         0x44
#define SM2_P1Y2_OFFSET                         0x48
#define SM2_P1Y3_OFFSET                         0x4C
#define SM2_P1Y4_OFFSET                         0x50
#define SM2_P1Y5_OFFSET                         0x54
#define SM2_P1Y6_OFFSET                         0x58
#define SM2_P1Y7_OFFSET                         0x5C
#define SM2_P2Y0_OFFSET                         0x60
#define SM2_P2Y1_OFFSET                         0x64
#define SM2_P2Y2_OFFSET                         0x68
#define SM2_P2Y3_OFFSET                         0x6C
#define SM2_P2Y4_OFFSET                         0x70
#define SM2_P2Y5_OFFSET                         0x74
#define SM2_P2Y6_OFFSET                         0x78
#define SM2_P2Y7_OFFSET                         0x7C
#define SM2_K0_OFFSET                           0x80
#define SM2_K1_OFFSET                           0x84
#define SM2_K2_OFFSET                           0x88
#define SM2_K3_OFFSET                           0x8C
#define SM2_K4_OFFSET                           0x90
#define SM2_K5_OFFSET                           0x94
#define SM2_K6_OFFSET                           0x98
#define SM2_K7_OFFSET                           0x9C
#define SM2_P3X0_OFFSET                         0xA0
#define SM2_P3X1_OFFSET                         0xA4
#define SM2_P3X2_OFFSET                         0xA8
#define SM2_P3X3_OFFSET                         0xAC
#define SM2_P3X4_OFFSET                         0xB0
#define SM2_P3X5_OFFSET                         0xB4
#define SM2_P3X6_OFFSET                         0xB8
#define SM2_P3X7_OFFSET                         0xBC
#define SM2_P3Y0_OFFSET                         0xC0
#define SM2_P3Y1_OFFSET                         0xC4
#define SM2_P3Y2_OFFSET                         0xC8
#define SM2_P3Y3_OFFSET                         0xCC
#define SM2_P3Y4_OFFSET                         0xD0
#define SM2_P3Y5_OFFSET                         0xD4
#define SM2_P3Y6_OFFSET                         0xD8
#define SM2_P3Y7_OFFSET                         0xDC
#define SM2_CONTROL_OFFSET                      0xE0
#define SM2_STATUS_OFFSET                       0xE4

#define SM2_REG_ADDR(offset)                    REG_ADDR(SM2_BASE_ADDR,offset)
#define SM2_REG(offset)                         REG32(SM2_REG_ADDR(offset))

#define SM2_P1X0                                SM2_REG(SM2_P1X0_OFFSET)
#define SM2_P1X1                                SM2_REG(SM2_P1X1_OFFSET)
#define SM2_P1X2                                SM2_REG(SM2_P1X2_OFFSET)
#define SM2_P1X3                                SM2_REG(SM2_P1X3_OFFSET)
#define SM2_P1X4                                SM2_REG(SM2_P1X4_OFFSET)
#define SM2_P1X5                                SM2_REG(SM2_P1X5_OFFSET)
#define SM2_P1X6                                SM2_REG(SM2_P1X6_OFFSET)
#define SM2_P1X7                                SM2_REG(SM2_P1X7_OFFSET)
#define SM2_P2X0                                SM2_REG(SM2_P2X0_OFFSET)
#define SM2_P2X1                                SM2_REG(SM2_P2X1_OFFSET)
#define SM2_P2X2                                SM2_REG(SM2_P2X2_OFFSET)
#define SM2_P2X3                                SM2_REG(SM2_P2X3_OFFSET)
#define SM2_P2X4                                SM2_REG(SM2_P2X4_OFFSET)
#define SM2_P2X5                                SM2_REG(SM2_P2X5_OFFSET)
#define SM2_P2X6                                SM2_REG(SM2_P2X6_OFFSET)
#define SM2_P2X7                                SM2_REG(SM2_P2X7_OFFSET)
#define SM2_P1Y0                                SM2_REG(SM2_P1Y0_OFFSET)
#define SM2_P1Y1                                SM2_REG(SM2_P1Y1_OFFSET)
#define SM2_P1Y2                                SM2_REG(SM2_P1Y2_OFFSET)
#define SM2_P1Y3                                SM2_REG(SM2_P1Y3_OFFSET)
#define SM2_P1Y4                                SM2_REG(SM2_P1Y4_OFFSET)
#define SM2_P1Y5                                SM2_REG(SM2_P1Y5_OFFSET)
#define SM2_P1Y6                                SM2_REG(SM2_P1Y6_OFFSET)
#define SM2_P1Y7                                SM2_REG(SM2_P1Y7_OFFSET)
#define SM2_P2Y0                                SM2_REG(SM2_P2Y0_OFFSET)
#define SM2_P2Y1                                SM2_REG(SM2_P2Y1_OFFSET)
#define SM2_P2Y2                                SM2_REG(SM2_P2Y2_OFFSET)
#define SM2_P2Y3                                SM2_REG(SM2_P2Y3_OFFSET)
#define SM2_P2Y4                                SM2_REG(SM2_P2Y4_OFFSET)
#define SM2_P2Y5                                SM2_REG(SM2_P2Y5_OFFSET)
#define SM2_P2Y6                                SM2_REG(SM2_P2Y6_OFFSET)
#define SM2_P2Y7                                SM2_REG(SM2_P2Y7_OFFSET)
#define SM2_K0                                  SM2_REG(SM2_K0_OFFSET)
#define SM2_K1                                  SM2_REG(SM2_K1_OFFSET)
#define SM2_K2                                  SM2_REG(SM2_K2_OFFSET)
#define SM2_K3                                  SM2_REG(SM2_K3_OFFSET)
#define SM2_K4                                  SM2_REG(SM2_K4_OFFSET)
#define SM2_K5                                  SM2_REG(SM2_K5_OFFSET)
#define SM2_K6                                  SM2_REG(SM2_K6_OFFSET)
#define SM2_K7                                  SM2_REG(SM2_K7_OFFSET)
#define SM2_P3X0                                SM2_REG(SM2_P3X0_OFFSET)
#define SM2_P3X1                                SM2_REG(SM2_P3X1_OFFSET)
#define SM2_P3X2                                SM2_REG(SM2_P3X2_OFFSET)
#define SM2_P3X3                                SM2_REG(SM2_P3X3_OFFSET)
#define SM2_P3X4                                SM2_REG(SM2_P3X4_OFFSET)
#define SM2_P3X5                                SM2_REG(SM2_P3X5_OFFSET)
#define SM2_P3X6                                SM2_REG(SM2_P3X6_OFFSET)
#define SM2_P3X7                                SM2_REG(SM2_P3X7_OFFSET)
#define SM2_P3Y0                                SM2_REG(SM2_P3Y0_OFFSET)
#define SM2_P3Y1                                SM2_REG(SM2_P3Y1_OFFSET)
#define SM2_P3Y2                                SM2_REG(SM2_P3Y2_OFFSET)
#define SM2_P3Y3                                SM2_REG(SM2_P3Y3_OFFSET)
#define SM2_P3Y4                                SM2_REG(SM2_P3Y4_OFFSET)
#define SM2_P3Y5                                SM2_REG(SM2_P3Y5_OFFSET)
#define SM2_P3Y6                                SM2_REG(SM2_P3Y6_OFFSET)
#define SM2_P3Y7                                SM2_REG(SM2_P3Y7_OFFSET)
#define SM2_CONTROL                             SM2_REG(SM2_CONTROL_OFFSET)
#define SM2_STATUS                              SM2_REG(SM2_STATUS_OFFSET)

#endif
/***********************************SRAM  Register Set**********************************/
#define SRAM_BASE_ADDR                          0x31000UL
#if (defined(AE103))
#define EFUSE_BASE_ADDR                         0x32000UL
#define EFUSE_REG_SIZE                          DEC64

#define EFUSE_DATA0_OFFSET                      0
#define EFUSE_DATA1_OFFSET                      4

#define EFUSE_REG_ADDR(offset)                  REG_ADDR(EFUSE_BASE_ADDR,offset)
#define EFUSE_REG(offset)                       REG32(EFUSE_REG_ADDR(offset))

#define EFUSE_DATA0                             EFUSE_REG(EFUSE_DATA0_OFFSET)

/***********************************SM3  Register Set**********************************/
#define SM3_BASE_ADDR                           0x32400UL
#define SM3_REG_SIZE                            DEC32

#define SM3_CONFIG_OFFSET                       HEX00
#define SM3_STATE_OFFSET                        HEX04
#define SM3_DMA_OFFSET                          HEX08
#define SM3_INTE_OFFSET                         HEX0C
#define SM3_INT_OFFSET                          HEX10
#define SM3_DATA0_OFFSET                        0x100
#define SM3_DATA1_OFFSET                        0x104
#define SM3_DATA2_OFFSET                        0x108
#define SM3_DATA3_OFFSET                        0x10C
#define SM3_DATA4_OFFSET                        0x110
#define SM3_DATA5_OFFSET                        0x114
#define SM3_DATA6_OFFSET                        0x118
#define SM3_DATA7_OFFSET                        0x11C
#define SM3_DATA8_OFFSET                        0x120
#define SM3_DATA9_OFFSET                        0x124
#define SM3_DATA10_OFFSET                       0x128
#define SM3_DATA11_OFFSET                       0x12C
#define SM3_DATA12_OFFSET                       0x130
#define SM3_DATA13_OFFSET                       0x134
#define SM3_DATA14_OFFSET                       0x138
#define SM3_DATA15_OFFSET                       0x13C
#define SM3_IN_OFFSET                           DEC256
#define SM3_OUT0_OFFSET                         DEC512
#define SM3_OUT1_OFFSET                         0x204
#define SM3_OUT2_OFFSET                         0x208
#define SM3_OUT3_OFFSET                         0x20C
#define SM3_OUT4_OFFSET                         0x210
#define SM3_OUT5_OFFSET                         0x214
#define SM3_OUT6_OFFSET                         0x218
#define SM3_OUT7_OFFSET                         0x21C

#define SM3_REG_ADDR(offset)                    REG_ADDR(SM3_BASE_ADDR,offset)
#define SM3_REG(offset)                         REG32(SM3_REG_ADDR(offset))

#define SM3_CONIFG		                        SM3_REG(SM3_CONFIG_OFFSET)
#define SM3_STATE		                        SM3_REG(SM3_STATE_OFFSET)
#define SM3_DMA		                            SM3_REG(SM3_DMA_OFFSET)
#define SM3_INTE		                        SM3_REG(SM3_INTE_OFFSET)
#define SM3_INT		                            SM3_REG(SM3_INT_OFFSET)
#define SM3_DATA0                               SM3_REG(SM3_DATA0_OFFSET)
#define SM3_DATA1                               SM3_REG(SM3_DATA1_OFFSET)
#define SM3_DATA2                               SM3_REG(SM3_DATA2_OFFSET)
#define SM3_DATA3                               SM3_REG(SM3_DATA3_OFFSET)
#define SM3_DATA4                               SM3_REG(SM3_DATA4_OFFSET)
#define SM3_DATA5                               SM3_REG(SM3_DATA5_OFFSET)
#define SM3_DATA6                               SM3_REG(SM3_DATA6_OFFSET)
#define SM3_DATA7                               SM3_REG(SM3_DATA7_OFFSET)
#define SM3_DATA8                               SM3_REG(SM3_DATA8_OFFSET)
#define SM3_DATA9                               SM3_REG(SM3_DATA9_OFFSET)
#define SM3_DATA10                              SM3_REG(SM3_DATA10_OFFSET)
#define SM3_DATA11                              SM3_REG(SM3_DATA11_OFFSET)
#define SM3_DATA12                              SM3_REG(SM3_DATA12_OFFSET)
#define SM3_DATA13                              SM3_REG(SM3_DATA13_OFFSET)
#define SM3_DATA14                              SM3_REG(SM3_DATA14_OFFSET)
#define SM3_DATA15                              SM3_REG(SM3_DATA15_OFFSET)
#define SM3_IN		                            SM3_REG(SM3_IN_OFFSET)
#define SM3_OUT0		                        SM3_REG(SM3_OUT0_OFFSET)
#define SM3_OUT1		                        SM3_REG(SM3_OUT1_OFFSET)
#define SM3_OUT2		                        SM3_REG(SM3_OUT2_OFFSET)
#define SM3_OUT3		                        SM3_REG(SM3_OUT3_OFFSET)
#define SM3_OUT4		                        SM3_REG(SM3_OUT4_OFFSET)
#define SM3_OUT5		                        SM3_REG(SM3_OUT5_OFFSET)
#define SM3_OUT6		                        SM3_REG(SM3_OUT6_OFFSET)
#define SM3_OUT7		                        SM3_REG(SM3_OUT7_OFFSET)

/***********************************OWI**********************************/
//define LEDC_BASE_ADDR                          0x32800UL
#define OWI_GENERAL_CTRL    (*(volatile unsigned int *)0x32800UL)  //存储控制信息
#define OWI_TM1803_CTRL     (*(volatile unsigned int *)0x32804UL)  //存储TM1803控制信息
#define OWI_DATA            (*(volatile unsigned int *)0x32900UL)  //存储sdo的发送数据
/***********************************SM4  Register Set**********************************/
#define SM4_BASE_ADDR                           0x32C00UL
#define SM4_REG_SIZE                            DEC32

#define SM4_MODE_OFFSET                         HEX00
#define SM4_CTRL_OFFSET                         HEX04
#define SM4_STATUS_OFFSET                       HEX08
#define SM4_INT_OFFSET                          HEX0C
#define SM4_DATA0_OFFSET                        HEX10
#define SM4_DATA1_OFFSET                        HEX14
#define SM4_DATA2_OFFSET                        HEX18
#define SM4_DATA3_OFFSET                        HEX1C
#define SM4_KEY0_OFFSET                         HEX20
#define SM4_KEY1_OFFSET                         HEX24
#define SM4_KEY2_OFFSET                         HEX28
#define SM4_KEY3_OFFSET                         HEX2C
#define SM4_XORD0_OFFSET                        0x30
#define SM4_XORD1_OFFSET                        0x34
#define SM4_XORD2_OFFSET                        0x38
#define SM4_XORD3_OFFSET                        0x3C

#define SM4_REG_ADDR(offset)                    REG_ADDR(SM4_BASE_ADDR,offset)
#define SM4_REG(offset)                         REG32(SM4_REG_ADDR(offset))

#define SM4_MODE                                SM4_REG(SM4_MODE_OFFSET)
#define SM4_CTRL                                SM4_REG(SM4_CTRL_OFFSET)
#define SM4_STATUS                              SM4_REG(SM4_STATUS_OFFSET)
#define SM4_INT                                 SM4_REG(SM4_INT_OFFSET)
#define SM4_DATA0                               SM4_REG(SM4_DATA0_OFFSET)
#define SM4_DATA1                               SM4_REG(SM4_DATA1_OFFSET)
#define SM4_DATA2                               SM4_REG(SM4_DATA2_OFFSET)
#define SM4_DATA3                               SM4_REG(SM4_DATA3_OFFSET)
#define SM4_KEY0                                SM4_REG(SM4_KEY0_OFFSET)
#define SM4_KEY1                                SM4_REG(SM4_KEY1_OFFSET)
#define SM4_KEY2                                SM4_REG(SM4_KEY2_OFFSET)
#define SM4_KEY3                                SM4_REG(SM4_KEY3_OFFSET)
#define SM4_XORD0                               SM4_REG(SM4_XORD0_OFFSET)
#define SM4_XORD1                               SM4_REG(SM4_XORD1_OFFSET)
#define SM4_XORD2                               SM4_REG(SM4_XORD2_OFFSET)
#define SM4_XORD3                               SM4_REG(SM4_XORD3_OFFSET)



#define ESPI_BASE_ADDR                          0x33000UL
#endif

#define FLASH_BASE_ADDR                         0x80000UL

#include <AE_CONFIG.H>
#endif