// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/20/2021 15:10:50"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor_8085_multi (
	clk,
	reset,
	z,
	cy,
	ACC);
input 	clk;
input 	reset;
output 	z;
output 	cy;
output 	[7:0] ACC;

// Design Ports Information
// z	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cy	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACC[0]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACC[1]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACC[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACC[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACC[4]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACC[5]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACC[6]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACC[7]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_8085_multi_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \z~output_o ;
wire \cy~output_o ;
wire \ACC[0]~output_o ;
wire \ACC[1]~output_o ;
wire \ACC[2]~output_o ;
wire \ACC[3]~output_o ;
wire \ACC[4]~output_o ;
wire \ACC[5]~output_o ;
wire \ACC[6]~output_o ;
wire \ACC[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \mem1|mem_reg~91feeder_combout ;
wire \mem1|mem_reg~5460_combout ;
wire \mem1|mem_reg~156feeder_combout ;
wire \mem1|mem_reg~5652_combout ;
wire \ac1|Equal18~2_combout ;
wire \T1|out[7]~1_combout ;
wire \contr|always1~4_combout ;
wire \contr|next_state.S30~0_combout ;
wire \contr|state.S30~q ;
wire \contr|next_state~0_combout ;
wire \ac1|Equal18~9_combout ;
wire \contr|Selector1~0_combout ;
wire \contr|Selector1~1_combout ;
wire \contr|state.S3~q ;
wire \contr|always1~0_combout ;
wire \contr|next_state.S13~6_combout ;
wire \contr|always1~2_combout ;
wire \ac1|Equal18~3_combout ;
wire \contr|next_state.S28~0_combout ;
wire \contr|state.S28~q ;
wire \contr|next_state.S28bar~0_combout ;
wire \contr|state.S28bar~q ;
wire \contr|always1~3_combout ;
wire \contr|always1~1_combout ;
wire \contr|next_state.S13~1_combout ;
wire \ac1|Equal18~5_combout ;
wire \ac1|Equal18~6_combout ;
wire \contr|next_state.S13~3_combout ;
wire \ac1|Equal18~10_combout ;
wire \ac1|Equal18~8_combout ;
wire \contr|next_state.S13~4_combout ;
wire \contr|next_state.S13~2_combout ;
wire \contr|next_state.S13~5_combout ;
wire \contr|next_state.S13~7_combout ;
wire \contr|state.S13~q ;
wire \contr|next_state.S25bar~0_combout ;
wire \contr|state.S25bar~q ;
wire \contr|Selector6~0_combout ;
wire \contr|state.S24~q ;
wire \Equal22~0_combout ;
wire \alu_b[7]~0_combout ;
wire \alu_b[7]~1_combout ;
wire \ac1|op[0]~2_combout ;
wire \ac1|always0~8_combout ;
wire \ac1|Equal18~4_combout ;
wire \ac1|op[0]~3_combout ;
wire \contr|next_state.S15~0_combout ;
wire \contr|state.S15~q ;
wire \ac1|Equal18~15_combout ;
wire \contr|next_state.S51~0_combout ;
wire \contr|next_state.S53~0_combout ;
wire \contr|state.S53~q ;
wire \ac1|Equal18~13_combout ;
wire \contr|next_state.S55~0_combout ;
wire \contr|state.S55~q ;
wire \contr|WideOr25~0_combout ;
wire \ac1|Equal18~11_combout ;
wire \contr|Selector2~0_combout ;
wire \contr|Selector2~1_combout ;
wire \contr|state.S6~q ;
wire \contr|WideOr27~combout ;
wire \contr|always1~5_combout ;
wire \contr|next_state.S32~0_combout ;
wire \contr|state.S32~q ;
wire \contr|WideOr29~combout ;
wire \T1|out[6]~7_combout ;
wire \alu_a[6]~2_combout ;
wire \alu_a[6]~3_combout ;
wire \alu_b[6]~2_combout ;
wire \alu_b[6]~3_combout ;
wire \ac1|Equal18~7_combout ;
wire \ac1|always0~9_combout ;
wire \ac1|always0~10_combout ;
wire \ac1|always0~11_combout ;
wire \ac1|always0~12_combout ;
wire \ac1|op[0]~6_combout ;
wire \ac1|op[1]~7_combout ;
wire \alu1|Mux1~0_combout ;
wire \alu1|Add0~1_combout ;
wire \T1|out[5]~5_combout ;
wire \Accin[5]~10_combout ;
wire \Accin[5]~11_combout ;
wire \cy2|out~0_combout ;
wire \cin~4_combout ;
wire \contr|Selector31~0_combout ;
wire \contr|Selector31~1_combout ;
wire \contr|Selector31~2_combout ;
wire \pc[5]~feeder_combout ;
wire \cy2|out~1_combout ;
wire \cy2|out~2_combout ;
wire \cy2|out~3_combout ;
wire \contr|cysrc~0_combout ;
wire \cy2|out~4_combout ;
wire \cy2|out~5_combout ;
wire \cy2|out~6_combout ;
wire \ac1|op[0]~11_combout ;
wire \pc[7]~feeder_combout ;
wire \alu_a[7]~0_combout ;
wire \alu_a[7]~1_combout ;
wire \alu1|Add0~23 ;
wire \alu1|Add0~25 ;
wire \alu1|Add0~26_combout ;
wire \cy2|out~7_combout ;
wire \mem1|mem_reg~3576feeder_combout ;
wire \mem1|mem_reg~5583_combout ;
wire \mem1|mem_reg~5839_combout ;
wire \mem1|mem_reg~5853_combout ;
wire \mem1|mem_reg~3576_q ;
wire \mem1|mem_reg~3512feeder_combout ;
wire \mem1|mem_reg~5788_combout ;
wire \mem1|mem_reg~5796_combout ;
wire \mem1|mem_reg~3512_q ;
wire \mem1|mem_reg~3384feeder_combout ;
wire \mem1|mem_reg~5822_combout ;
wire \mem1|mem_reg~5826_combout ;
wire \mem1|mem_reg~3384_q ;
wire \mem1|mem_reg~3448feeder_combout ;
wire \mem1|mem_reg~5805_combout ;
wire \mem1|mem_reg~5818_combout ;
wire \mem1|mem_reg~3448_q ;
wire \mem1|mem_reg~5912_combout ;
wire \mem1|mem_reg~5913_combout ;
wire \mem1|mem_reg~3496feeder_combout ;
wire \mem1|mem_reg~5568_combout ;
wire \mem1|mem_reg~5584_combout ;
wire \mem1|mem_reg~3496_q ;
wire \mem1|mem_reg~3560feeder_combout ;
wire \mem1|mem_reg~5635_combout ;
wire \mem1|mem_reg~5649_combout ;
wire \mem1|mem_reg~3560_q ;
wire \mem1|mem_reg~3432feeder_combout ;
wire \mem1|mem_reg~5601_combout ;
wire \mem1|mem_reg~5614_combout ;
wire \mem1|mem_reg~3432_q ;
wire \mem1|mem_reg~3368feeder_combout ;
wire \mem1|mem_reg~5618_combout ;
wire \mem1|mem_reg~5622_combout ;
wire \mem1|mem_reg~3368_q ;
wire \mem1|mem_reg~5905_combout ;
wire \mem1|mem_reg~5906_combout ;
wire \mem1|mem_reg~3464feeder_combout ;
wire \mem1|mem_reg~5720_combout ;
wire \mem1|mem_reg~5724_combout ;
wire \mem1|mem_reg~3464_q ;
wire \mem1|mem_reg~3528feeder_combout ;
wire \mem1|mem_reg~5771_combout ;
wire \mem1|mem_reg~5785_combout ;
wire \mem1|mem_reg~3528_q ;
wire \mem1|mem_reg~3400feeder_combout ;
wire \mem1|mem_reg~5737_combout ;
wire \mem1|mem_reg~5745_combout ;
wire \mem1|mem_reg~3400_q ;
wire \mem1|mem_reg~3336feeder_combout ;
wire \mem1|mem_reg~5754_combout ;
wire \mem1|mem_reg~5758_combout ;
wire \mem1|mem_reg~3336_q ;
wire \mem1|mem_reg~5909_combout ;
wire \mem1|mem_reg~5910_combout ;
wire \mem1|mem_reg~3480feeder_combout ;
wire \mem1|mem_reg~5660_combout ;
wire \mem1|mem_reg~3480_q ;
wire \mem1|mem_reg~3544feeder_combout ;
wire \mem1|mem_reg~5703_combout ;
wire \mem1|mem_reg~5717_combout ;
wire \mem1|mem_reg~3544_q ;
wire \mem1|mem_reg~3352feeder_combout ;
wire \mem1|mem_reg~5686_combout ;
wire \mem1|mem_reg~5690_combout ;
wire \mem1|mem_reg~3352_q ;
wire \mem1|mem_reg~3416feeder_combout ;
wire \mem1|mem_reg~5669_combout ;
wire \mem1|mem_reg~5682_combout ;
wire \mem1|mem_reg~3416_q ;
wire \mem1|mem_reg~5907_combout ;
wire \mem1|mem_reg~5908_combout ;
wire \mem1|mem_reg~5911_combout ;
wire \mem1|mem_reg~5914_combout ;
wire \mem1|mem_reg~3304feeder_combout ;
wire \mem1|mem_reg~5579_combout ;
wire \mem1|mem_reg~5640_combout ;
wire \mem1|mem_reg~3304_q ;
wire \mem1|mem_reg~3288feeder_combout ;
wire \mem1|mem_reg~5708_combout ;
wire \mem1|mem_reg~3288_q ;
wire \mem1|mem_reg~3320feeder_combout ;
wire \mem1|mem_reg~5844_combout ;
wire \mem1|mem_reg~3320_q ;
wire \mem1|mem_reg~5896_combout ;
wire \mem1|mem_reg~5897_combout ;
wire \mem1|mem_reg~5898_combout ;
wire \mem1|mem_reg~3672feeder_combout ;
wire \mem1|mem_reg~5593_combout ;
wire \mem1|mem_reg~5673_combout ;
wire \mem1|mem_reg~3672_q ;
wire \mem1|mem_reg~5901_combout ;
wire \mem1|mem_reg~3624feeder_combout ;
wire \mem1|mem_reg~5632_combout ;
wire \mem1|mem_reg~3624_q ;
wire \mem1|mem_reg~3640feeder_combout ;
wire \mem1|mem_reg~5836_combout ;
wire \mem1|mem_reg~3640_q ;
wire \mem1|mem_reg~3608feeder_combout ;
wire \mem1|mem_reg~5699_combout ;
wire \mem1|mem_reg~3608_q ;
wire \mem1|mem_reg~3592feeder_combout ;
wire \mem1|mem_reg~5762_combout ;
wire \mem1|mem_reg~3592_q ;
wire \mem1|mem_reg~5899_combout ;
wire \mem1|mem_reg~5900_combout ;
wire \mem1|mem_reg~3688feeder_combout ;
wire \mem1|mem_reg~5605_combout ;
wire \mem1|mem_reg~3688_q ;
wire \mem1|mem_reg~3656feeder_combout ;
wire \mem1|mem_reg~5741_combout ;
wire \mem1|mem_reg~3656_q ;
wire \mem1|mem_reg~5902_combout ;
wire \mem1|mem_reg~5903_combout ;
wire \mem1|mem_reg~5904_combout ;
wire \mem1|mem_reg~5915_combout ;
wire \mem1|mem_reg~2808feeder_combout ;
wire \mem1|mem_reg~5569_combout ;
wire \mem1|mem_reg~5845_combout ;
wire \mem1|mem_reg~2808_q ;
wire \mem1|mem_reg~2744feeder_combout ;
wire \mem1|mem_reg~5789_combout ;
wire \mem1|mem_reg~2744_q ;
wire \mem1|mem_reg~2616feeder_combout ;
wire \mem1|mem_reg~5828_combout ;
wire \mem1|mem_reg~2616_q ;
wire \mem1|mem_reg~2680feeder_combout ;
wire \mem1|mem_reg~5806_combout ;
wire \mem1|mem_reg~2680_q ;
wire \mem1|mem_reg~5930_combout ;
wire \mem1|mem_reg~5931_combout ;
wire \mem1|mem_reg~2728feeder_combout ;
wire \mem1|mem_reg~5570_combout ;
wire \mem1|mem_reg~2728_q ;
wire \mem1|mem_reg~2792feeder_combout ;
wire \mem1|mem_reg~5641_combout ;
wire \mem1|mem_reg~2792_q ;
wire \mem1|mem_reg~2600feeder_combout ;
wire \mem1|mem_reg~5624_combout ;
wire \mem1|mem_reg~2600_q ;
wire \mem1|mem_reg~2664feeder_combout ;
wire \mem1|mem_reg~5602_combout ;
wire \mem1|mem_reg~2664_q ;
wire \mem1|mem_reg~5923_combout ;
wire \mem1|mem_reg~5924_combout ;
wire \mem1|mem_reg~2760feeder_combout ;
wire \mem1|mem_reg~5773_combout ;
wire \mem1|mem_reg~2760_q ;
wire \mem1|mem_reg~2696feeder_combout ;
wire \mem1|mem_reg~5735_combout ;
wire \mem1|mem_reg~2696_q ;
wire \mem1|mem_reg~2568feeder_combout ;
wire \mem1|mem_reg~5760_combout ;
wire \mem1|mem_reg~2568_q ;
wire \mem1|mem_reg~2632feeder_combout ;
wire \mem1|mem_reg~5739_combout ;
wire \mem1|mem_reg~2632_q ;
wire \mem1|mem_reg~5927_combout ;
wire \mem1|mem_reg~5928_combout ;
wire \mem1|mem_reg~2712feeder_combout ;
wire \mem1|mem_reg~5653_combout ;
wire \mem1|mem_reg~2712_q ;
wire \mem1|mem_reg~2776feeder_combout ;
wire \mem1|mem_reg~5709_combout ;
wire \mem1|mem_reg~2776_q ;
wire \mem1|mem_reg~2648feeder_combout ;
wire \mem1|mem_reg~5670_combout ;
wire \mem1|mem_reg~2648_q ;
wire \mem1|mem_reg~2584feeder_combout ;
wire \mem1|mem_reg~5691_combout ;
wire \mem1|mem_reg~2584_q ;
wire \mem1|mem_reg~5925_combout ;
wire \mem1|mem_reg~5926_combout ;
wire \mem1|mem_reg~5929_combout ;
wire \mem1|mem_reg~5932_combout ;
wire \mem1|mem_reg~40feeder_combout ;
wire \mem1|mem_reg~5629_combout ;
wire \mem1|mem_reg~40_q ;
wire \mem1|mem_reg~8feeder_combout ;
wire \mem1|mem_reg~5765_combout ;
wire \mem1|mem_reg~8_q ;
wire \mem1|mem_reg~5934_combout ;
wire \mem1|mem_reg~24feeder_combout ;
wire \mem1|mem_reg~5697_combout ;
wire \mem1|mem_reg~24_q ;
wire \mem1|mem_reg~5935_combout ;
wire \mem1|mem_reg~248feeder_combout ;
wire \mem1|mem_reg~5850_combout ;
wire \mem1|mem_reg~248_q ;
wire \mem1|mem_reg~5478_combout ;
wire \mem1|mem_reg~5933_combout ;
wire \mem1|mem_reg~5936_combout ;
wire \mem1|mem_reg~5937_combout ;
wire \mem1|mem_reg~2872feeder_combout ;
wire \mem1|mem_reg~5575_combout ;
wire \mem1|mem_reg~5830_combout ;
wire \mem1|mem_reg~2872_q ;
wire \mem1|mem_reg~2856feeder_combout ;
wire \mem1|mem_reg~5626_combout ;
wire \mem1|mem_reg~2856_q ;
wire \mem1|mem_reg~2824feeder_combout ;
wire \mem1|mem_reg~5768_combout ;
wire \mem1|mem_reg~2824_q ;
wire \mem1|mem_reg~2840feeder_combout ;
wire \mem1|mem_reg~5694_combout ;
wire \mem1|mem_reg~2840_q ;
wire \mem1|mem_reg~5916_combout ;
wire \mem1|mem_reg~5917_combout ;
wire \mem1|mem_reg~2472feeder_combout ;
wire \mem1|mem_reg~5591_combout ;
wire \mem1|mem_reg~5592_combout ;
wire \mem1|mem_reg~2472_q ;
wire \mem1|mem_reg~2488feeder_combout ;
wire \mem1|mem_reg~5800_combout ;
wire \mem1|mem_reg~2488_q ;
wire \mem1|mem_reg~5920_combout ;
wire \mem1|mem_reg~2552feeder_combout ;
wire \mem1|mem_reg~5854_combout ;
wire \mem1|mem_reg~2552_q ;
wire \mem1|mem_reg~2536feeder_combout ;
wire \mem1|mem_reg~5650_combout ;
wire \mem1|mem_reg~2536_q ;
wire \mem1|mem_reg~2504feeder_combout ;
wire \mem1|mem_reg~5786_combout ;
wire \mem1|mem_reg~2504_q ;
wire \mem1|mem_reg~2520feeder_combout ;
wire \mem1|mem_reg~5718_combout ;
wire \mem1|mem_reg~2520_q ;
wire \mem1|mem_reg~5918_combout ;
wire \mem1|mem_reg~5919_combout ;
wire \mem1|mem_reg~5921_combout ;
wire \mem1|mem_reg~5922_combout ;
wire \mem1|mem_reg~5938_combout ;
wire \mem1|mem_reg~5939_combout ;
wire \RF_a1[0]~1_combout ;
wire \contr|next_state.S51~1_combout ;
wire \contr|state.S51~q ;
wire \contr|RFsrcd2[1]~0_combout ;
wire \Accin[0]~0_combout ;
wire \Accin[0]~1_combout ;
wire \contr|next_state.S39~1_combout ;
wire \contr|state.S39~q ;
wire \contr|WideOr19~0_combout ;
wire \RF_d2[0]~0_combout ;
wire \RF_d2[0]~1_combout ;
wire \rf1_1|reg_file~56feeder_combout ;
wire \contr|next_state.S37~0_combout ;
wire \contr|state.S37~q ;
wire \alu_b[2]~10_combout ;
wire \alu_b[2]~11_combout ;
wire \alu_a[2]~10_combout ;
wire \alu_a[2]~11_combout ;
wire \alu1|Mux5~0_combout ;
wire \alu1|Add0~5_combout ;
wire \T1|out[1]~0_combout ;
wire \alu_b[1]~12_combout ;
wire \alu_b[1]~13_combout ;
wire \alu1|Add0~6_combout ;
wire \alu_a[0]~14_combout ;
wire \alu_a[0]~15_combout ;
wire \cin~1_combout ;
wire \cin~2_combout ;
wire \cin~0_combout ;
wire \cin~3_combout ;
wire \ac1|always0~0_combout ;
wire \ac1|always0~1_combout ;
wire \ac1|Equal18~0_combout ;
wire \ac1|op[0]~12_combout ;
wire \ac1|op[0]~9_combout ;
wire \ac1|op[0]~10_combout ;
wire \alu1|Add0~9_cout ;
wire \alu1|Add0~11 ;
wire \alu1|Add0~12_combout ;
wire \alu1|Mux6~0_combout ;
wire \alu1|Mux6~1_combout ;
wire \dataw[1]~2_combout ;
wire \dataw[1]~3_combout ;
wire \mem1|mem_reg~3681_q ;
wire \mem1|mem_reg~2657_q ;
wire \mem1|mem_reg~3169feeder_combout ;
wire \mem1|mem_reg~5603_combout ;
wire \mem1|mem_reg~3169_q ;
wire \mem1|mem_reg~5587_combout ;
wire \mem1|mem_reg~5604_combout ;
wire \mem1|mem_reg~2145_q ;
wire \mem1|mem_reg~4270_combout ;
wire \mem1|mem_reg~4271_combout ;
wire \mem1|mem_reg~3937feeder_combout ;
wire \mem1|mem_reg~5599_combout ;
wire \mem1|mem_reg~5617_combout ;
wire \mem1|mem_reg~3937_q ;
wire \mem1|mem_reg~3425_q ;
wire \mem1|mem_reg~5616_combout ;
wire \mem1|mem_reg~2401_q ;
wire \mem1|mem_reg~2913feeder_combout ;
wire \mem1|mem_reg~5615_combout ;
wire \mem1|mem_reg~2913_q ;
wire \mem1|mem_reg~4277_combout ;
wire \mem1|mem_reg~4278_combout ;
wire \mem1|mem_reg~609feeder_combout ;
wire \mem1|mem_reg~5573_combout ;
wire \mem1|mem_reg~5610_combout ;
wire \mem1|mem_reg~609_q ;
wire \mem1|mem_reg~5597_combout ;
wire \mem1|mem_reg~5613_combout ;
wire \mem1|mem_reg~1633_q ;
wire \mem1|mem_reg~1121feeder_combout ;
wire \mem1|mem_reg~5581_combout ;
wire \mem1|mem_reg~5611_combout ;
wire \mem1|mem_reg~1121_q ;
wire \mem1|mem_reg~5612_combout ;
wire \mem1|mem_reg~97_q ;
wire \mem1|mem_reg~4274_combout ;
wire \mem1|mem_reg~4275_combout ;
wire \mem1|mem_reg~5577_combout ;
wire \mem1|mem_reg~5606_combout ;
wire \mem1|mem_reg~1377_q ;
wire \mem1|mem_reg~5595_combout ;
wire \mem1|mem_reg~5609_combout ;
wire \mem1|mem_reg~1889_q ;
wire \mem1|mem_reg~865feeder_combout ;
wire \mem1|mem_reg~5571_combout ;
wire \mem1|mem_reg~5607_combout ;
wire \mem1|mem_reg~865_q ;
wire \mem1|mem_reg~5585_combout ;
wire \mem1|mem_reg~5608_combout ;
wire \mem1|mem_reg~353_q ;
wire \mem1|mem_reg~4272_combout ;
wire \mem1|mem_reg~4273_combout ;
wire \mem1|mem_reg~4276_combout ;
wire \mem1|mem_reg~4279_combout ;
wire \mem1|mem_reg~2977feeder_combout ;
wire \mem1|mem_reg~5576_combout ;
wire \mem1|mem_reg~2977_q ;
wire \mem1|mem_reg~2721_q ;
wire \mem1|mem_reg~929feeder_combout ;
wire \mem1|mem_reg~5572_combout ;
wire \mem1|mem_reg~929_q ;
wire \mem1|mem_reg~5574_combout ;
wire \mem1|mem_reg~673_q ;
wire \mem1|mem_reg~4280_combout ;
wire \mem1|mem_reg~4281_combout ;
wire \mem1|mem_reg~3745feeder_combout ;
wire \mem1|mem_reg~5594_combout ;
wire \mem1|mem_reg~3745_q ;
wire \mem1|mem_reg~5600_combout ;
wire \mem1|mem_reg~4001_q ;
wire \mem1|mem_reg~1953feeder_combout ;
wire \mem1|mem_reg~5596_combout ;
wire \mem1|mem_reg~1953_q ;
wire \mem1|mem_reg~5598_combout ;
wire \mem1|mem_reg~1697_q ;
wire \mem1|mem_reg~4287_combout ;
wire \mem1|mem_reg~4288_combout ;
wire \mem1|mem_reg~5578_combout ;
wire \mem1|mem_reg~1441_q ;
wire \mem1|mem_reg~3489_q ;
wire \mem1|mem_reg~3233feeder_combout ;
wire \mem1|mem_reg~5580_combout ;
wire \mem1|mem_reg~3233_q ;
wire \mem1|mem_reg~5582_combout ;
wire \mem1|mem_reg~1185_q ;
wire \mem1|mem_reg~4282_combout ;
wire \mem1|mem_reg~4283_combout ;
wire \mem1|mem_reg~5586_combout ;
wire \mem1|mem_reg~417_q ;
wire \mem1|mem_reg~2465_q ;
wire \mem1|mem_reg~5588_combout ;
wire \mem1|mem_reg~2209_q ;
wire \mem1|mem_reg~5590_combout ;
wire \mem1|mem_reg~161_q ;
wire \mem1|mem_reg~4284_combout ;
wire \mem1|mem_reg~4285_combout ;
wire \mem1|mem_reg~4286_combout ;
wire \mem1|mem_reg~4289_combout ;
wire \mem1|mem_reg~3617feeder_combout ;
wire \mem1|mem_reg~3617_q ;
wire \mem1|mem_reg~5633_combout ;
wire \mem1|mem_reg~1569_q ;
wire \mem1|mem_reg~4297_combout ;
wire \mem1|mem_reg~5634_combout ;
wire \mem1|mem_reg~3873_q ;
wire \mem1|mem_reg~1825feeder_combout ;
wire \mem1|mem_reg~5631_combout ;
wire \mem1|mem_reg~1825_q ;
wire \mem1|mem_reg~4298_combout ;
wire \mem1|mem_reg~801feeder_combout ;
wire \mem1|mem_reg~5623_combout ;
wire \mem1|mem_reg~801_q ;
wire \mem1|mem_reg~2849_q ;
wire \mem1|mem_reg~5625_combout ;
wire \mem1|mem_reg~545_q ;
wire \mem1|mem_reg~2593feeder_combout ;
wire \mem1|mem_reg~2593_q ;
wire \mem1|mem_reg~4292_combout ;
wire \mem1|mem_reg~4293_combout ;
wire \mem1|mem_reg~5971_combout ;
wire \mem1|mem_reg~33_q ;
wire \mem1|mem_reg~5628_combout ;
wire \mem1|mem_reg~289_q ;
wire \mem1|mem_reg~4294_combout ;
wire \mem1|mem_reg~2081feeder_combout ;
wire \mem1|mem_reg~5627_combout ;
wire \mem1|mem_reg~2081_q ;
wire \mem1|mem_reg~5630_combout ;
wire \mem1|mem_reg~2337_q ;
wire \mem1|mem_reg~4295_combout ;
wire \mem1|mem_reg~4296_combout ;
wire \mem1|mem_reg~5620_combout ;
wire \mem1|mem_reg~1313_q ;
wire \mem1|mem_reg~5621_combout ;
wire \mem1|mem_reg~1057_q ;
wire \mem1|mem_reg~4290_combout ;
wire \mem1|mem_reg~3361_q ;
wire \mem1|mem_reg~5619_combout ;
wire \mem1|mem_reg~3105_q ;
wire \mem1|mem_reg~4291_combout ;
wire \mem1|mem_reg~4299_combout ;
wire \mem1|mem_reg~4300_combout ;
wire \mem1|mem_reg~3553feeder_combout ;
wire \mem1|mem_reg~3553_q ;
wire \mem1|mem_reg~2529_q ;
wire \mem1|mem_reg~4308_combout ;
wire \mem1|mem_reg~5648_combout ;
wire \mem1|mem_reg~3041_q ;
wire \mem1|mem_reg~4065feeder_combout ;
wire \mem1|mem_reg~5651_combout ;
wire \mem1|mem_reg~4065_q ;
wire \mem1|mem_reg~4309_combout ;
wire \mem1|mem_reg~2017feeder_combout ;
wire \mem1|mem_reg~5639_combout ;
wire \mem1|mem_reg~2017_q ;
wire \mem1|mem_reg~1505feeder_combout ;
wire \mem1|mem_reg~5637_combout ;
wire \mem1|mem_reg~1505_q ;
wire \mem1|mem_reg~5638_combout ;
wire \mem1|mem_reg~481_q ;
wire \mem1|mem_reg~4301_combout ;
wire \mem1|mem_reg~5636_combout ;
wire \mem1|mem_reg~993_q ;
wire \mem1|mem_reg~4302_combout ;
wire \mem1|mem_reg~1249feeder_combout ;
wire \mem1|mem_reg~5644_combout ;
wire \mem1|mem_reg~1249_q ;
wire \mem1|mem_reg~737feeder_combout ;
wire \mem1|mem_reg~5645_combout ;
wire \mem1|mem_reg~737_q ;
wire \mem1|mem_reg~5646_combout ;
wire \mem1|mem_reg~225_q ;
wire \mem1|mem_reg~4305_combout ;
wire \mem1|mem_reg~5647_combout ;
wire \mem1|mem_reg~1761_q ;
wire \mem1|mem_reg~4306_combout ;
wire \mem1|mem_reg~3297feeder_combout ;
wire \mem1|mem_reg~3297_q ;
wire \mem1|mem_reg~2785feeder_combout ;
wire \mem1|mem_reg~2785_q ;
wire \mem1|mem_reg~5642_combout ;
wire \mem1|mem_reg~2273_q ;
wire \mem1|mem_reg~4303_combout ;
wire \mem1|mem_reg~5643_combout ;
wire \mem1|mem_reg~3809_q ;
wire \mem1|mem_reg~4304_combout ;
wire \mem1|mem_reg~4307_combout ;
wire \mem1|mem_reg~4310_combout ;
wire \mem1|mem_reg~4311_combout ;
wire \mem1|mem_reg~6028_combout ;
wire \mem1|mem_reg~5838_combout ;
wire \mem1|mem_reg~3889_q ;
wire \mem1|mem_reg~5835_combout ;
wire \mem1|mem_reg~1841_q ;
wire \mem1|mem_reg~6027_combout ;
wire \mem1|mem_reg~3633_q ;
wire \mem1|mem_reg~5837_combout ;
wire \mem1|mem_reg~1585_q ;
wire \mem1|mem_reg~4424_combout ;
wire \mem1|mem_reg~4425_combout ;
wire \mem1|mem_reg~6023_combout ;
wire \mem1|mem_reg~2865_q ;
wire \mem1|mem_reg~5827_combout ;
wire \mem1|mem_reg~817_q ;
wire \mem1|mem_reg~6022_combout ;
wire \mem1|mem_reg~2609_q ;
wire \mem1|mem_reg~5829_combout ;
wire \mem1|mem_reg~561_q ;
wire \mem1|mem_reg~4419_combout ;
wire \mem1|mem_reg~4420_combout ;
wire \mem1|mem_reg~6024_combout ;
wire \mem1|mem_reg~5831_combout ;
wire \mem1|mem_reg~2097_q ;
wire \mem1|mem_reg~6026_combout ;
wire \mem1|mem_reg~5834_combout ;
wire \mem1|mem_reg~2353_q ;
wire \mem1|mem_reg~6025_combout ;
wire \mem1|mem_reg~5833_combout ;
wire \mem1|mem_reg~49_q ;
wire \mem1|mem_reg~5832_combout ;
wire \mem1|mem_reg~305_q ;
wire \mem1|mem_reg~4421_combout ;
wire \mem1|mem_reg~4422_combout ;
wire \mem1|mem_reg~4423_combout ;
wire \mem1|mem_reg~6021_combout ;
wire \mem1|mem_reg~3377_q ;
wire \mem1|mem_reg~6020_combout ;
wire \mem1|mem_reg~5823_combout ;
wire \mem1|mem_reg~3121_q ;
wire \mem1|mem_reg~1329feeder_combout ;
wire \mem1|mem_reg~5824_combout ;
wire \mem1|mem_reg~1329_q ;
wire \mem1|mem_reg~5825_combout ;
wire \mem1|mem_reg~1073_q ;
wire \mem1|mem_reg~4417_combout ;
wire \mem1|mem_reg~4418_combout ;
wire \mem1|mem_reg~4426_combout ;
wire \mem1|mem_reg~881feeder_combout ;
wire \mem1|mem_reg~5811_combout ;
wire \mem1|mem_reg~881_q ;
wire \mem1|mem_reg~5812_combout ;
wire \mem1|mem_reg~369_q ;
wire \mem1|mem_reg~4409_combout ;
wire \mem1|mem_reg~5813_combout ;
wire \mem1|mem_reg~1905_q ;
wire \mem1|mem_reg~1393feeder_combout ;
wire \mem1|mem_reg~5810_combout ;
wire \mem1|mem_reg~1393_q ;
wire \mem1|mem_reg~4410_combout ;
wire \mem1|mem_reg~625feeder_combout ;
wire \mem1|mem_reg~5814_combout ;
wire \mem1|mem_reg~625_q ;
wire \mem1|mem_reg~5817_combout ;
wire \mem1|mem_reg~1649_q ;
wire \mem1|mem_reg~1137feeder_combout ;
wire \mem1|mem_reg~5815_combout ;
wire \mem1|mem_reg~1137_q ;
wire \mem1|mem_reg~5816_combout ;
wire \mem1|mem_reg~113_q ;
wire \mem1|mem_reg~4411_combout ;
wire \mem1|mem_reg~4412_combout ;
wire \mem1|mem_reg~4413_combout ;
wire \mem1|mem_reg~6017_combout ;
wire \mem1|mem_reg~5819_combout ;
wire \mem1|mem_reg~2929_q ;
wire \mem1|mem_reg~6018_combout ;
wire \mem1|mem_reg~5820_combout ;
wire \mem1|mem_reg~2417_q ;
wire \mem1|mem_reg~4414_combout ;
wire \mem1|mem_reg~6016_combout ;
wire \mem1|mem_reg~3441_q ;
wire \mem1|mem_reg~6019_combout ;
wire \mem1|mem_reg~5821_combout ;
wire \mem1|mem_reg~3953_q ;
wire \mem1|mem_reg~4415_combout ;
wire \mem1|mem_reg~6015_combout ;
wire \mem1|mem_reg~5809_combout ;
wire \mem1|mem_reg~3697_q ;
wire \mem1|mem_reg~6012_combout ;
wire \mem1|mem_reg~2673_q ;
wire \mem1|mem_reg~6014_combout ;
wire \mem1|mem_reg~5808_combout ;
wire \mem1|mem_reg~2161_q ;
wire \mem1|mem_reg~6013_combout ;
wire \mem1|mem_reg~5807_combout ;
wire \mem1|mem_reg~3185_q ;
wire \mem1|mem_reg~4407_combout ;
wire \mem1|mem_reg~4408_combout ;
wire \mem1|mem_reg~4416_combout ;
wire \mem1|mem_reg~4427_combout ;
wire \mem1|mem_reg~6033_combout ;
wire \mem1|mem_reg~5852_combout ;
wire \mem1|mem_reg~3057_q ;
wire \mem1|mem_reg~6036_combout ;
wire \mem1|mem_reg~5855_combout ;
wire \mem1|mem_reg~4081_q ;
wire \mem1|mem_reg~6035_combout ;
wire \mem1|mem_reg~2545_q ;
wire \mem1|mem_reg~6034_combout ;
wire \mem1|mem_reg~3569_q ;
wire \mem1|mem_reg~4435_combout ;
wire \mem1|mem_reg~4436_combout ;
wire \mem1|mem_reg~2033feeder_combout ;
wire \mem1|mem_reg~5843_combout ;
wire \mem1|mem_reg~2033_q ;
wire \mem1|mem_reg~5840_combout ;
wire \mem1|mem_reg~1009_q ;
wire \mem1|mem_reg~1521feeder_combout ;
wire \mem1|mem_reg~5841_combout ;
wire \mem1|mem_reg~1521_q ;
wire \mem1|mem_reg~5842_combout ;
wire \mem1|mem_reg~497_q ;
wire \mem1|mem_reg~4428_combout ;
wire \mem1|mem_reg~4429_combout ;
wire \mem1|mem_reg~5851_combout ;
wire \mem1|mem_reg~1777_q ;
wire \mem1|mem_reg~5848_combout ;
wire \mem1|mem_reg~1265_q ;
wire \mem1|mem_reg~753feeder_combout ;
wire \mem1|mem_reg~5849_combout ;
wire \mem1|mem_reg~753_q ;
wire \mem1|mem_reg~241_q ;
wire \mem1|mem_reg~4432_combout ;
wire \mem1|mem_reg~4433_combout ;
wire \mem1|mem_reg~6032_combout ;
wire \mem1|mem_reg~5847_combout ;
wire \mem1|mem_reg~3825_q ;
wire \mem1|mem_reg~6030_combout ;
wire \mem1|mem_reg~2801_q ;
wire \mem1|mem_reg~6031_combout ;
wire \mem1|mem_reg~5846_combout ;
wire \mem1|mem_reg~2289_q ;
wire \mem1|mem_reg~4430_combout ;
wire \mem1|mem_reg~6029_combout ;
wire \mem1|mem_reg~3313_q ;
wire \mem1|mem_reg~4431_combout ;
wire \mem1|mem_reg~4434_combout ;
wire \mem1|mem_reg~4437_combout ;
wire \mem1|mem_reg~6010_combout ;
wire \mem1|mem_reg~5801_combout ;
wire \mem1|mem_reg~3761_q ;
wire \mem1|mem_reg~1969feeder_combout ;
wire \mem1|mem_reg~5802_combout ;
wire \mem1|mem_reg~1969_q ;
wire \mem1|mem_reg~5803_combout ;
wire \mem1|mem_reg~1713_q ;
wire \mem1|mem_reg~4404_combout ;
wire \mem1|mem_reg~6011_combout ;
wire \mem1|mem_reg~5804_combout ;
wire \mem1|mem_reg~4017_q ;
wire \mem1|mem_reg~4405_combout ;
wire \mem1|mem_reg~6009_combout ;
wire \mem1|mem_reg~2481_q ;
wire \mem1|mem_reg~5797_combout ;
wire \mem1|mem_reg~433_q ;
wire \mem1|mem_reg~5799_combout ;
wire \mem1|mem_reg~177_q ;
wire \mem1|mem_reg~6008_combout ;
wire \mem1|mem_reg~5798_combout ;
wire \mem1|mem_reg~2225_q ;
wire \mem1|mem_reg~4401_combout ;
wire \mem1|mem_reg~4402_combout ;
wire \mem1|mem_reg~6007_combout ;
wire \mem1|mem_reg~3505_q ;
wire \mem1|mem_reg~5793_combout ;
wire \mem1|mem_reg~1457_q ;
wire \mem1|mem_reg~6006_combout ;
wire \mem1|mem_reg~5794_combout ;
wire \mem1|mem_reg~3249_q ;
wire \mem1|mem_reg~5795_combout ;
wire \mem1|mem_reg~1201_q ;
wire \mem1|mem_reg~4399_combout ;
wire \mem1|mem_reg~4400_combout ;
wire \mem1|mem_reg~4403_combout ;
wire \mem1|mem_reg~6005_combout ;
wire \mem1|mem_reg~5792_combout ;
wire \mem1|mem_reg~2993_q ;
wire \mem1|mem_reg~6004_combout ;
wire \mem1|mem_reg~2737_q ;
wire \mem1|mem_reg~945feeder_combout ;
wire \mem1|mem_reg~5790_combout ;
wire \mem1|mem_reg~945_q ;
wire \mem1|mem_reg~5791_combout ;
wire \mem1|mem_reg~689_q ;
wire \mem1|mem_reg~4397_combout ;
wire \mem1|mem_reg~4398_combout ;
wire \mem1|mem_reg~4406_combout ;
wire \mem1|mem_reg~4438_combout ;
wire \mem1|mem_reg~3009feeder_combout ;
wire \mem1|mem_reg~5784_combout ;
wire \mem1|mem_reg~3009_q ;
wire \mem1|mem_reg~5787_combout ;
wire \mem1|mem_reg~4033_q ;
wire \mem1|mem_reg~3521feeder_combout ;
wire \mem1|mem_reg~3521_q ;
wire \mem1|mem_reg~2497_q ;
wire \mem1|mem_reg~4392_combout ;
wire \mem1|mem_reg~4393_combout ;
wire \mem1|mem_reg~1473feeder_combout ;
wire \mem1|mem_reg~5777_combout ;
wire \mem1|mem_reg~1473_q ;
wire \mem1|mem_reg~5778_combout ;
wire \mem1|mem_reg~449_q ;
wire \mem1|mem_reg~4385_combout ;
wire \mem1|mem_reg~961feeder_combout ;
wire \mem1|mem_reg~5776_combout ;
wire \mem1|mem_reg~961_q ;
wire \mem1|mem_reg~5779_combout ;
wire \mem1|mem_reg~1985_q ;
wire \mem1|mem_reg~4386_combout ;
wire \mem1|mem_reg~3265feeder_combout ;
wire \mem1|mem_reg~5772_combout ;
wire \mem1|mem_reg~3265_q ;
wire \mem1|mem_reg~2753feeder_combout ;
wire \mem1|mem_reg~2753_q ;
wire \mem1|mem_reg~5774_combout ;
wire \mem1|mem_reg~2241_q ;
wire \mem1|mem_reg~4387_combout ;
wire \mem1|mem_reg~5775_combout ;
wire \mem1|mem_reg~3777_q ;
wire \mem1|mem_reg~4388_combout ;
wire \mem1|mem_reg~1217feeder_combout ;
wire \mem1|mem_reg~5781_combout ;
wire \mem1|mem_reg~1217_q ;
wire \mem1|mem_reg~5783_combout ;
wire \mem1|mem_reg~1729_q ;
wire \mem1|mem_reg~705feeder_combout ;
wire \mem1|mem_reg~5780_combout ;
wire \mem1|mem_reg~705_q ;
wire \mem1|mem_reg~5782_combout ;
wire \mem1|mem_reg~193_q ;
wire \mem1|mem_reg~4389_combout ;
wire \mem1|mem_reg~4390_combout ;
wire \mem1|mem_reg~4391_combout ;
wire \mem1|mem_reg~4394_combout ;
wire \mem1|mem_reg~2561_q ;
wire \mem1|mem_reg~5761_combout ;
wire \mem1|mem_reg~513_q ;
wire \mem1|mem_reg~4376_combout ;
wire \mem1|mem_reg~769feeder_combout ;
wire \mem1|mem_reg~5769_combout ;
wire \mem1|mem_reg~769_q ;
wire \mem1|mem_reg~2817_q ;
wire \mem1|mem_reg~4377_combout ;
wire \mem1|mem_reg~2049feeder_combout ;
wire \mem1|mem_reg~5764_combout ;
wire \mem1|mem_reg~2049_q ;
wire \mem1|mem_reg~1_q ;
wire \mem1|mem_reg~2305feeder_combout ;
wire \mem1|mem_reg~5756_combout ;
wire \mem1|mem_reg~2305_q ;
wire \mem1|mem_reg~5757_combout ;
wire \mem1|mem_reg~257_q ;
wire \mem1|mem_reg~4378_combout ;
wire \mem1|mem_reg~4379_combout ;
wire \mem1|mem_reg~4380_combout ;
wire \mem1|mem_reg~3073feeder_combout ;
wire \mem1|mem_reg~5766_combout ;
wire \mem1|mem_reg~3073_q ;
wire \mem1|mem_reg~3329_q ;
wire \mem1|mem_reg~1281feeder_combout ;
wire \mem1|mem_reg~5755_combout ;
wire \mem1|mem_reg~1281_q ;
wire \mem1|mem_reg~5763_combout ;
wire \mem1|mem_reg~1025_q ;
wire \mem1|mem_reg~4374_combout ;
wire \mem1|mem_reg~4375_combout ;
wire \mem1|mem_reg~3585feeder_combout ;
wire \mem1|mem_reg~3585_q ;
wire \mem1|mem_reg~5759_combout ;
wire \mem1|mem_reg~1537_q ;
wire \mem1|mem_reg~4381_combout ;
wire \mem1|mem_reg~5770_combout ;
wire \mem1|mem_reg~3841_q ;
wire \mem1|mem_reg~1793feeder_combout ;
wire \mem1|mem_reg~5767_combout ;
wire \mem1|mem_reg~1793_q ;
wire \mem1|mem_reg~4382_combout ;
wire \mem1|mem_reg~4383_combout ;
wire \mem1|mem_reg~2625feeder_combout ;
wire \mem1|mem_reg~2625_q ;
wire \mem1|mem_reg~3649_q ;
wire \mem1|mem_reg~5747_combout ;
wire \mem1|mem_reg~2113_q ;
wire \mem1|mem_reg~3137feeder_combout ;
wire \mem1|mem_reg~5749_combout ;
wire \mem1|mem_reg~3137_q ;
wire \mem1|mem_reg~4364_combout ;
wire \mem1|mem_reg~4365_combout ;
wire \mem1|mem_reg~3393feeder_combout ;
wire \mem1|mem_reg~3393_q ;
wire \mem1|mem_reg~5753_combout ;
wire \mem1|mem_reg~3905_q ;
wire \mem1|mem_reg~2881feeder_combout ;
wire \mem1|mem_reg~5751_combout ;
wire \mem1|mem_reg~2881_q ;
wire \mem1|mem_reg~5743_combout ;
wire \mem1|mem_reg~2369_q ;
wire \mem1|mem_reg~4371_combout ;
wire \mem1|mem_reg~4372_combout ;
wire \mem1|mem_reg~577feeder_combout ;
wire \mem1|mem_reg~5740_combout ;
wire \mem1|mem_reg~577_q ;
wire \mem1|mem_reg~5738_combout ;
wire \mem1|mem_reg~1601_q ;
wire \mem1|mem_reg~5748_combout ;
wire \mem1|mem_reg~65_q ;
wire \mem1|mem_reg~1089feeder_combout ;
wire \mem1|mem_reg~5746_combout ;
wire \mem1|mem_reg~1089_q ;
wire \mem1|mem_reg~4368_combout ;
wire \mem1|mem_reg~4369_combout ;
wire \mem1|mem_reg~1345feeder_combout ;
wire \mem1|mem_reg~5742_combout ;
wire \mem1|mem_reg~1345_q ;
wire \mem1|mem_reg~5750_combout ;
wire \mem1|mem_reg~1857_q ;
wire \mem1|mem_reg~833feeder_combout ;
wire \mem1|mem_reg~5752_combout ;
wire \mem1|mem_reg~833_q ;
wire \mem1|mem_reg~5744_combout ;
wire \mem1|mem_reg~321_q ;
wire \mem1|mem_reg~4366_combout ;
wire \mem1|mem_reg~4367_combout ;
wire \mem1|mem_reg~4370_combout ;
wire \mem1|mem_reg~4373_combout ;
wire \mem1|mem_reg~4384_combout ;
wire \mem1|mem_reg~2945feeder_combout ;
wire \mem1|mem_reg~5734_combout ;
wire \mem1|mem_reg~2945_q ;
wire \mem1|mem_reg~897feeder_combout ;
wire \mem1|mem_reg~5726_combout ;
wire \mem1|mem_reg~897_q ;
wire \mem1|mem_reg~5727_combout ;
wire \mem1|mem_reg~641_q ;
wire \mem1|mem_reg~4354_combout ;
wire \mem1|mem_reg~2689feeder_combout ;
wire \mem1|mem_reg~2689_q ;
wire \mem1|mem_reg~4355_combout ;
wire \mem1|mem_reg~385feeder_combout ;
wire \mem1|mem_reg~5730_combout ;
wire \mem1|mem_reg~385_q ;
wire \mem1|mem_reg~5722_combout ;
wire \mem1|mem_reg~2433_q ;
wire \mem1|mem_reg~2177feeder_combout ;
wire \mem1|mem_reg~5723_combout ;
wire \mem1|mem_reg~2177_q ;
wire \mem1|mem_reg~5731_combout ;
wire \mem1|mem_reg~129_q ;
wire \mem1|mem_reg~4358_combout ;
wire \mem1|mem_reg~4359_combout ;
wire \mem1|mem_reg~1409feeder_combout ;
wire \mem1|mem_reg~5732_combout ;
wire \mem1|mem_reg~1409_q ;
wire \mem1|mem_reg~3201feeder_combout ;
wire \mem1|mem_reg~5721_combout ;
wire \mem1|mem_reg~3201_q ;
wire \mem1|mem_reg~5729_combout ;
wire \mem1|mem_reg~1153_q ;
wire \mem1|mem_reg~4356_combout ;
wire \mem1|mem_reg~3457_q ;
wire \mem1|mem_reg~4357_combout ;
wire \mem1|mem_reg~4360_combout ;
wire \mem1|mem_reg~5728_combout ;
wire \mem1|mem_reg~1921_q ;
wire \mem1|mem_reg~5725_combout ;
wire \mem1|mem_reg~1665_q ;
wire \mem1|mem_reg~4361_combout ;
wire \mem1|mem_reg~3713feeder_combout ;
wire \mem1|mem_reg~5733_combout ;
wire \mem1|mem_reg~3713_q ;
wire \mem1|mem_reg~5736_combout ;
wire \mem1|mem_reg~3969_q ;
wire \mem1|mem_reg~4362_combout ;
wire \mem1|mem_reg~4363_combout ;
wire \mem1|mem_reg~4395_combout ;
wire \mem1|mem_reg~6000_combout ;
wire \mem1|mem_reg~5716_combout ;
wire \mem1|mem_reg~3025_q ;
wire \mem1|mem_reg~6003_combout ;
wire \mem1|mem_reg~5719_combout ;
wire \mem1|mem_reg~4049_q ;
wire \mem1|mem_reg~6002_combout ;
wire \mem1|mem_reg~2513_q ;
wire \mem1|mem_reg~6001_combout ;
wire \mem1|mem_reg~3537_q ;
wire \mem1|mem_reg~4350_combout ;
wire \mem1|mem_reg~4351_combout ;
wire \mem1|mem_reg~977feeder_combout ;
wire \mem1|mem_reg~5704_combout ;
wire \mem1|mem_reg~977_q ;
wire \mem1|mem_reg~5707_combout ;
wire \mem1|mem_reg~2001_q ;
wire \mem1|mem_reg~1489feeder_combout ;
wire \mem1|mem_reg~5705_combout ;
wire \mem1|mem_reg~1489_q ;
wire \mem1|mem_reg~5706_combout ;
wire \mem1|mem_reg~465_q ;
wire \mem1|mem_reg~4343_combout ;
wire \mem1|mem_reg~4344_combout ;
wire \mem1|mem_reg~1745feeder_combout ;
wire \mem1|mem_reg~5715_combout ;
wire \mem1|mem_reg~1745_q ;
wire \mem1|mem_reg~721feeder_combout ;
wire \mem1|mem_reg~5713_combout ;
wire \mem1|mem_reg~721_q ;
wire \mem1|mem_reg~5714_combout ;
wire \mem1|mem_reg~209_q ;
wire \mem1|mem_reg~4347_combout ;
wire \mem1|mem_reg~1233feeder_combout ;
wire \mem1|mem_reg~5712_combout ;
wire \mem1|mem_reg~1233_q ;
wire \mem1|mem_reg~4348_combout ;
wire \mem1|mem_reg~5999_combout ;
wire \mem1|mem_reg~5711_combout ;
wire \mem1|mem_reg~3793_q ;
wire \mem1|mem_reg~5996_combout ;
wire \mem1|mem_reg~3281_q ;
wire \mem1|mem_reg~5998_combout ;
wire \mem1|mem_reg~5710_combout ;
wire \mem1|mem_reg~2257_q ;
wire \mem1|mem_reg~5997_combout ;
wire \mem1|mem_reg~2769_q ;
wire \mem1|mem_reg~4345_combout ;
wire \mem1|mem_reg~4346_combout ;
wire \mem1|mem_reg~4349_combout ;
wire \mem1|mem_reg~4352_combout ;
wire \mem1|mem_reg~5983_combout ;
wire \mem1|mem_reg~3665_q ;
wire \mem1|mem_reg~5982_combout ;
wire \mem1|mem_reg~5672_combout ;
wire \mem1|mem_reg~2129_q ;
wire \mem1|mem_reg~5981_combout ;
wire \mem1|mem_reg~5671_combout ;
wire \mem1|mem_reg~3153_q ;
wire \mem1|mem_reg~4322_combout ;
wire \mem1|mem_reg~5980_combout ;
wire \mem1|mem_reg~2641_q ;
wire \mem1|mem_reg~4323_combout ;
wire \mem1|mem_reg~1361feeder_combout ;
wire \mem1|mem_reg~5674_combout ;
wire \mem1|mem_reg~1361_q ;
wire \mem1|mem_reg~5677_combout ;
wire \mem1|mem_reg~1873_q ;
wire \mem1|mem_reg~849feeder_combout ;
wire \mem1|mem_reg~5675_combout ;
wire \mem1|mem_reg~849_q ;
wire \mem1|mem_reg~5676_combout ;
wire \mem1|mem_reg~337_q ;
wire \mem1|mem_reg~4324_combout ;
wire \mem1|mem_reg~4325_combout ;
wire \mem1|mem_reg~593feeder_combout ;
wire \mem1|mem_reg~5678_combout ;
wire \mem1|mem_reg~593_q ;
wire \mem1|mem_reg~81_q ;
wire \mem1|mem_reg~1617feeder_combout ;
wire \mem1|mem_reg~5681_combout ;
wire \mem1|mem_reg~1617_q ;
wire \mem1|mem_reg~5679_combout ;
wire \mem1|mem_reg~1105_q ;
wire \mem1|mem_reg~4326_combout ;
wire \mem1|mem_reg~4327_combout ;
wire \mem1|mem_reg~4328_combout ;
wire \mem1|mem_reg~5984_combout ;
wire \mem1|mem_reg~3409_q ;
wire \mem1|mem_reg~5986_combout ;
wire \mem1|mem_reg~5684_combout ;
wire \mem1|mem_reg~2385_q ;
wire \mem1|mem_reg~5985_combout ;
wire \mem1|mem_reg~5683_combout ;
wire \mem1|mem_reg~2897_q ;
wire \mem1|mem_reg~4329_combout ;
wire \mem1|mem_reg~5987_combout ;
wire \mem1|mem_reg~5685_combout ;
wire \mem1|mem_reg~3921_q ;
wire \mem1|mem_reg~4330_combout ;
wire \mem1|mem_reg~4331_combout ;
wire \mem1|mem_reg~5995_combout ;
wire \mem1|mem_reg~5702_combout ;
wire \mem1|mem_reg~3857_q ;
wire \mem1|mem_reg~5994_combout ;
wire \mem1|mem_reg~3601_q ;
wire \mem1|mem_reg~5701_combout ;
wire \mem1|mem_reg~1553_q ;
wire \mem1|mem_reg~4339_combout ;
wire \mem1|mem_reg~5700_combout ;
wire \mem1|mem_reg~1809_q ;
wire \mem1|mem_reg~4340_combout ;
wire \mem1|mem_reg~5989_combout ;
wire \mem1|mem_reg~3345_q ;
wire \mem1|mem_reg~5988_combout ;
wire \mem1|mem_reg~5687_combout ;
wire \mem1|mem_reg~3089_q ;
wire \mem1|mem_reg~1297feeder_combout ;
wire \mem1|mem_reg~5688_combout ;
wire \mem1|mem_reg~1297_q ;
wire \mem1|mem_reg~5689_combout ;
wire \mem1|mem_reg~1041_q ;
wire \mem1|mem_reg~4332_combout ;
wire \mem1|mem_reg~4333_combout ;
wire \mem1|mem_reg~5991_combout ;
wire \mem1|mem_reg~2833_q ;
wire \mem1|mem_reg~5990_combout ;
wire \mem1|mem_reg~2577_q ;
wire \mem1|mem_reg~5693_combout ;
wire \mem1|mem_reg~529_q ;
wire \mem1|mem_reg~4334_combout ;
wire \mem1|mem_reg~5692_combout ;
wire \mem1|mem_reg~785_q ;
wire \mem1|mem_reg~4335_combout ;
wire \mem1|mem_reg~5992_combout ;
wire \mem1|mem_reg~5695_combout ;
wire \mem1|mem_reg~2065_q ;
wire \mem1|mem_reg~17_q ;
wire \mem1|mem_reg~5993_combout ;
wire \mem1|mem_reg~5698_combout ;
wire \mem1|mem_reg~2321_q ;
wire \mem1|mem_reg~5696_combout ;
wire \mem1|mem_reg~273_q ;
wire \mem1|mem_reg~4336_combout ;
wire \mem1|mem_reg~4337_combout ;
wire \mem1|mem_reg~4338_combout ;
wire \mem1|mem_reg~4341_combout ;
wire \mem1|mem_reg~4342_combout ;
wire \mem1|mem_reg~5979_combout ;
wire \mem1|mem_reg~5668_combout ;
wire \mem1|mem_reg~3985_q ;
wire \mem1|mem_reg~5978_combout ;
wire \mem1|mem_reg~5665_combout ;
wire \mem1|mem_reg~3729_q ;
wire \mem1|mem_reg~1937feeder_combout ;
wire \mem1|mem_reg~5666_combout ;
wire \mem1|mem_reg~1937_q ;
wire \mem1|mem_reg~5667_combout ;
wire \mem1|mem_reg~1681_q ;
wire \mem1|mem_reg~4319_combout ;
wire \mem1|mem_reg~4320_combout ;
wire \mem1|mem_reg~5972_combout ;
wire \mem1|mem_reg~2705_q ;
wire \mem1|mem_reg~5973_combout ;
wire \mem1|mem_reg~5656_combout ;
wire \mem1|mem_reg~2961_q ;
wire \mem1|mem_reg~913feeder_combout ;
wire \mem1|mem_reg~5654_combout ;
wire \mem1|mem_reg~913_q ;
wire \mem1|mem_reg~5655_combout ;
wire \mem1|mem_reg~657_q ;
wire \mem1|mem_reg~4312_combout ;
wire \mem1|mem_reg~4313_combout ;
wire \mem1|mem_reg~5977_combout ;
wire \mem1|mem_reg~5664_combout ;
wire \mem1|mem_reg~2449_q ;
wire \mem1|mem_reg~5976_combout ;
wire \mem1|mem_reg~5661_combout ;
wire \mem1|mem_reg~2193_q ;
wire \mem1|mem_reg~145_q ;
wire \mem1|mem_reg~4316_combout ;
wire \mem1|mem_reg~5662_combout ;
wire \mem1|mem_reg~401_q ;
wire \mem1|mem_reg~4317_combout ;
wire \mem1|mem_reg~5975_combout ;
wire \mem1|mem_reg~3473_q ;
wire \mem1|mem_reg~5657_combout ;
wire \mem1|mem_reg~1425_q ;
wire \mem1|mem_reg~5974_combout ;
wire \mem1|mem_reg~5658_combout ;
wire \mem1|mem_reg~3217_q ;
wire \mem1|mem_reg~5659_combout ;
wire \mem1|mem_reg~1169_q ;
wire \mem1|mem_reg~4314_combout ;
wire \mem1|mem_reg~4315_combout ;
wire \mem1|mem_reg~4318_combout ;
wire \mem1|mem_reg~4321_combout ;
wire \mem1|mem_reg~4353_combout ;
wire \mem1|mem_reg~4396_combout ;
wire \mem1|mem_reg~4439_combout ;
wire \IR|out[1]~feeder_combout ;
wire \pc[1]~feeder_combout ;
wire \RF_d2[1]~2_combout ;
wire \RF_d2[1]~3_combout ;
wire \rf1_1|reg_file~17feeder_combout ;
wire \contr|Selector3~0_combout ;
wire \contr|Selector3~1_combout ;
wire \contr|state.S7~q ;
wire \contr|WideOr19~combout ;
wire \RF_a2[0]~1_combout ;
wire \RF_a2[1]~0_combout ;
wire \rf1_1|reg_file~96_combout ;
wire \rf1_1|reg_file~17_q ;
wire \rf1_1|reg_file~99_combout ;
wire \rf1_1|reg_file~25_q ;
wire \rf1_1|reg_file~9feeder_combout ;
wire \rf1_1|reg_file~97_combout ;
wire \rf1_1|reg_file~9_q ;
wire \rf1_1|reg_file~98_combout ;
wire \rf1_1|reg_file~1_q ;
wire \rf1_1|reg_file~68_combout ;
wire \rf1_1|reg_file~69_combout ;
wire \rf1_1|reg_file~102_combout ;
wire \rf1_1|reg_file~33_q ;
wire \rf1_1|reg_file~101_combout ;
wire \rf1_1|reg_file~49_q ;
wire \rf1_1|reg_file~70_combout ;
wire \rf1_1|reg_file~100_combout ;
wire \rf1_1|reg_file~41_q ;
wire \rf1_1|reg_file~57_q ;
wire \rf1_1|reg_file~71_combout ;
wire \pc[1]~0_combout ;
wire \Accin[1]~2_combout ;
wire \Accin[1]~3_combout ;
wire \alu_a[1]~12_combout ;
wire \alu_a[1]~13_combout ;
wire \alu1|Add0~13 ;
wire \alu1|Add0~14_combout ;
wire \alu1|Mux5~1_combout ;
wire \Accin[2]~4_combout ;
wire \Accin[2]~5_combout ;
wire \dataw[2]~4_combout ;
wire \dataw[2]~5_combout ;
wire \mem1|mem_reg~6040_combout ;
wire \mem1|mem_reg~3682_q ;
wire \mem1|mem_reg~6037_combout ;
wire \mem1|mem_reg~2658_q ;
wire \mem1|mem_reg~6038_combout ;
wire \mem1|mem_reg~3170_q ;
wire \mem1|mem_reg~6039_combout ;
wire \mem1|mem_reg~2146_q ;
wire \mem1|mem_reg~4442_combout ;
wire \mem1|mem_reg~4443_combout ;
wire \mem1|mem_reg~98_q ;
wire \mem1|mem_reg~1122feeder_combout ;
wire \mem1|mem_reg~1122_q ;
wire \mem1|mem_reg~4444_combout ;
wire \mem1|mem_reg~610feeder_combout ;
wire \mem1|mem_reg~610_q ;
wire \mem1|mem_reg~1634_q ;
wire \mem1|mem_reg~4445_combout ;
wire \mem1|mem_reg~4446_combout ;
wire \mem1|mem_reg~354_q ;
wire \mem1|mem_reg~866_q ;
wire \mem1|mem_reg~4440_combout ;
wire \mem1|mem_reg~1378_q ;
wire \mem1|mem_reg~1890feeder_combout ;
wire \mem1|mem_reg~1890_q ;
wire \mem1|mem_reg~4441_combout ;
wire \mem1|mem_reg~6044_combout ;
wire \mem1|mem_reg~3938_q ;
wire \mem1|mem_reg~6041_combout ;
wire \mem1|mem_reg~3426_q ;
wire \mem1|mem_reg~6043_combout ;
wire \mem1|mem_reg~2402_q ;
wire \mem1|mem_reg~6042_combout ;
wire \mem1|mem_reg~2914_q ;
wire \mem1|mem_reg~4447_combout ;
wire \mem1|mem_reg~4448_combout ;
wire \mem1|mem_reg~4449_combout ;
wire \mem1|mem_reg~6061_combout ;
wire \mem1|mem_reg~3298_q ;
wire \mem1|mem_reg~6062_combout ;
wire \mem1|mem_reg~3810_q ;
wire \mem1|mem_reg~1762feeder_combout ;
wire \mem1|mem_reg~1762_q ;
wire \mem1|mem_reg~1250_q ;
wire \mem1|mem_reg~4471_combout ;
wire \mem1|mem_reg~4472_combout ;
wire \mem1|mem_reg~6068_combout ;
wire \mem1|mem_reg~3554_q ;
wire \mem1|mem_reg~2018feeder_combout ;
wire \mem1|mem_reg~2018_q ;
wire \mem1|mem_reg~1506_q ;
wire \mem1|mem_reg~4478_combout ;
wire \mem1|mem_reg~6069_combout ;
wire \mem1|mem_reg~4066_q ;
wire \mem1|mem_reg~4479_combout ;
wire \mem1|mem_reg~738_q ;
wire \mem1|mem_reg~6066_combout ;
wire \mem1|mem_reg~226_q ;
wire \mem1|mem_reg~4475_combout ;
wire \mem1|mem_reg~6067_combout ;
wire \mem1|mem_reg~2786_q ;
wire \mem1|mem_reg~6065_combout ;
wire \mem1|mem_reg~2274_q ;
wire \mem1|mem_reg~4476_combout ;
wire \mem1|mem_reg~6063_combout ;
wire \mem1|mem_reg~2530_q ;
wire \mem1|mem_reg~6064_combout ;
wire \mem1|mem_reg~3042_q ;
wire \mem1|mem_reg~994feeder_combout ;
wire \mem1|mem_reg~994_q ;
wire \mem1|mem_reg~482_q ;
wire \mem1|mem_reg~4473_combout ;
wire \mem1|mem_reg~4474_combout ;
wire \mem1|mem_reg~4477_combout ;
wire \mem1|mem_reg~4480_combout ;
wire \mem1|mem_reg~6059_combout ;
wire \mem1|mem_reg~3362_q ;
wire \mem1|mem_reg~6060_combout ;
wire \mem1|mem_reg~3874_q ;
wire \mem1|mem_reg~1826feeder_combout ;
wire \mem1|mem_reg~1826_q ;
wire \mem1|mem_reg~1314_q ;
wire \mem1|mem_reg~4467_combout ;
wire \mem1|mem_reg~4468_combout ;
wire \mem1|mem_reg~6055_combout ;
wire \mem1|mem_reg~3106_q ;
wire \mem1|mem_reg~1058_q ;
wire \mem1|mem_reg~4462_combout ;
wire \mem1|mem_reg~1570_q ;
wire \mem1|mem_reg~6056_combout ;
wire \mem1|mem_reg~3618_q ;
wire \mem1|mem_reg~4463_combout ;
wire \mem1|mem_reg~6058_combout ;
wire \mem1|mem_reg~2594_q ;
wire \mem1|mem_reg~546_q ;
wire \mem1|mem_reg~6057_combout ;
wire \mem1|mem_reg~2082_q ;
wire \mem1|mem_reg~34_q ;
wire \mem1|mem_reg~4464_combout ;
wire \mem1|mem_reg~4465_combout ;
wire \mem1|mem_reg~4466_combout ;
wire \mem1|mem_reg~6054_combout ;
wire \mem1|mem_reg~2850_q ;
wire \mem1|mem_reg~802_q ;
wire \mem1|mem_reg~6053_combout ;
wire \mem1|mem_reg~2338_q ;
wire \mem1|mem_reg~290_q ;
wire \mem1|mem_reg~4460_combout ;
wire \mem1|mem_reg~4461_combout ;
wire \mem1|mem_reg~4469_combout ;
wire \mem1|mem_reg~418_q ;
wire \mem1|mem_reg~674feeder_combout ;
wire \mem1|mem_reg~674_q ;
wire \mem1|mem_reg~162_q ;
wire \mem1|mem_reg~4454_combout ;
wire \mem1|mem_reg~930_q ;
wire \mem1|mem_reg~4455_combout ;
wire \mem1|mem_reg~1442feeder_combout ;
wire \mem1|mem_reg~1442_q ;
wire \mem1|mem_reg~1954_q ;
wire \mem1|mem_reg~1698feeder_combout ;
wire \mem1|mem_reg~1698_q ;
wire \mem1|mem_reg~1186_q ;
wire \mem1|mem_reg~4452_combout ;
wire \mem1|mem_reg~4453_combout ;
wire \mem1|mem_reg~4456_combout ;
wire \mem1|mem_reg~6049_combout ;
wire \mem1|mem_reg~3490_q ;
wire \mem1|mem_reg~6051_combout ;
wire \mem1|mem_reg~3234_q ;
wire \mem1|mem_reg~6050_combout ;
wire \mem1|mem_reg~3746_q ;
wire \mem1|mem_reg~4457_combout ;
wire \mem1|mem_reg~6052_combout ;
wire \mem1|mem_reg~4002_q ;
wire \mem1|mem_reg~4458_combout ;
wire \mem1|mem_reg~6045_combout ;
wire \mem1|mem_reg~2466_q ;
wire \mem1|mem_reg~6048_combout ;
wire \mem1|mem_reg~2978_q ;
wire \mem1|mem_reg~6047_combout ;
wire \mem1|mem_reg~2210_q ;
wire \mem1|mem_reg~6046_combout ;
wire \mem1|mem_reg~2722_q ;
wire \mem1|mem_reg~4450_combout ;
wire \mem1|mem_reg~4451_combout ;
wire \mem1|mem_reg~4459_combout ;
wire \mem1|mem_reg~4470_combout ;
wire \mem1|mem_reg~4481_combout ;
wire \mem1|mem_reg~962feeder_combout ;
wire \mem1|mem_reg~962_q ;
wire \mem1|mem_reg~1986_q ;
wire \mem1|mem_reg~1474feeder_combout ;
wire \mem1|mem_reg~1474_q ;
wire \mem1|mem_reg~450_q ;
wire \mem1|mem_reg~4555_combout ;
wire \mem1|mem_reg~4556_combout ;
wire \mem1|mem_reg~3010feeder_combout ;
wire \mem1|mem_reg~3010_q ;
wire \mem1|mem_reg~4034_q ;
wire \mem1|mem_reg~3522feeder_combout ;
wire \mem1|mem_reg~3522_q ;
wire \mem1|mem_reg~2498_q ;
wire \mem1|mem_reg~4562_combout ;
wire \mem1|mem_reg~4563_combout ;
wire \mem1|mem_reg~1218feeder_combout ;
wire \mem1|mem_reg~1218_q ;
wire \mem1|mem_reg~1730_q ;
wire \mem1|mem_reg~706feeder_combout ;
wire \mem1|mem_reg~706_q ;
wire \mem1|mem_reg~194_q ;
wire \mem1|mem_reg~4559_combout ;
wire \mem1|mem_reg~4560_combout ;
wire \mem1|mem_reg~3266feeder_combout ;
wire \mem1|mem_reg~3266_q ;
wire \mem1|mem_reg~3778_q ;
wire \mem1|mem_reg~2754feeder_combout ;
wire \mem1|mem_reg~2754_q ;
wire \mem1|mem_reg~2242_q ;
wire \mem1|mem_reg~4557_combout ;
wire \mem1|mem_reg~4558_combout ;
wire \mem1|mem_reg~4561_combout ;
wire \mem1|mem_reg~4564_combout ;
wire \mem1|mem_reg~3394feeder_combout ;
wire \mem1|mem_reg~3394_q ;
wire \mem1|mem_reg~3906_q ;
wire \mem1|mem_reg~2882feeder_combout ;
wire \mem1|mem_reg~2882_q ;
wire \mem1|mem_reg~2370_q ;
wire \mem1|mem_reg~4531_combout ;
wire \mem1|mem_reg~4532_combout ;
wire \mem1|mem_reg~3650feeder_combout ;
wire \mem1|mem_reg~3650_q ;
wire \mem1|mem_reg~2626_q ;
wire \mem1|mem_reg~2114_q ;
wire \mem1|mem_reg~3138feeder_combout ;
wire \mem1|mem_reg~3138_q ;
wire \mem1|mem_reg~4524_combout ;
wire \mem1|mem_reg~4525_combout ;
wire \mem1|mem_reg~578feeder_combout ;
wire \mem1|mem_reg~578_q ;
wire \mem1|mem_reg~1602_q ;
wire \mem1|mem_reg~66_q ;
wire \mem1|mem_reg~1090feeder_combout ;
wire \mem1|mem_reg~1090_q ;
wire \mem1|mem_reg~4528_combout ;
wire \mem1|mem_reg~4529_combout ;
wire \mem1|mem_reg~1346feeder_combout ;
wire \mem1|mem_reg~1346_q ;
wire \mem1|mem_reg~1858_q ;
wire \mem1|mem_reg~834feeder_combout ;
wire \mem1|mem_reg~834_q ;
wire \mem1|mem_reg~322_q ;
wire \mem1|mem_reg~4526_combout ;
wire \mem1|mem_reg~4527_combout ;
wire \mem1|mem_reg~4530_combout ;
wire \mem1|mem_reg~4533_combout ;
wire \mem1|mem_reg~2050feeder_combout ;
wire \mem1|mem_reg~2050_q ;
wire \mem1|mem_reg~2306_q ;
wire \mem1|mem_reg~258feeder_combout ;
wire \mem1|mem_reg~258_q ;
wire \mem1|mem_reg~2_q ;
wire \mem1|mem_reg~4548_combout ;
wire \mem1|mem_reg~4549_combout ;
wire \mem1|mem_reg~770feeder_combout ;
wire \mem1|mem_reg~770_q ;
wire \mem1|mem_reg~2562feeder_combout ;
wire \mem1|mem_reg~2562_q ;
wire \mem1|mem_reg~514_q ;
wire \mem1|mem_reg~4546_combout ;
wire \mem1|mem_reg~2818_q ;
wire \mem1|mem_reg~4547_combout ;
wire \mem1|mem_reg~4550_combout ;
wire \mem1|mem_reg~1794feeder_combout ;
wire \mem1|mem_reg~1794_q ;
wire \mem1|mem_reg~3842_q ;
wire \mem1|mem_reg~3586feeder_combout ;
wire \mem1|mem_reg~3586_q ;
wire \mem1|mem_reg~1538_q ;
wire \mem1|mem_reg~4551_combout ;
wire \mem1|mem_reg~4552_combout ;
wire \mem1|mem_reg~3074feeder_combout ;
wire \mem1|mem_reg~3074_q ;
wire \mem1|mem_reg~3330_q ;
wire \mem1|mem_reg~1282feeder_combout ;
wire \mem1|mem_reg~1282_q ;
wire \mem1|mem_reg~1026_q ;
wire \mem1|mem_reg~4544_combout ;
wire \mem1|mem_reg~4545_combout ;
wire \mem1|mem_reg~4553_combout ;
wire \mem1|mem_reg~1922feeder_combout ;
wire \mem1|mem_reg~1922_q ;
wire \mem1|mem_reg~1666_q ;
wire \mem1|mem_reg~4541_combout ;
wire \mem1|mem_reg~3714feeder_combout ;
wire \mem1|mem_reg~3714_q ;
wire \mem1|mem_reg~3970_q ;
wire \mem1|mem_reg~4542_combout ;
wire \mem1|mem_reg~2690feeder_combout ;
wire \mem1|mem_reg~2690_q ;
wire \mem1|mem_reg~2946_q ;
wire \mem1|mem_reg~898feeder_combout ;
wire \mem1|mem_reg~898_q ;
wire \mem1|mem_reg~642_q ;
wire \mem1|mem_reg~4534_combout ;
wire \mem1|mem_reg~4535_combout ;
wire \mem1|mem_reg~6070_combout ;
wire \mem1|mem_reg~130_q ;
wire \mem1|mem_reg~2178_q ;
wire \mem1|mem_reg~4538_combout ;
wire \mem1|mem_reg~2434_q ;
wire \mem1|mem_reg~386feeder_combout ;
wire \mem1|mem_reg~386_q ;
wire \mem1|mem_reg~4539_combout ;
wire \mem1|mem_reg~3202feeder_combout ;
wire \mem1|mem_reg~3202_q ;
wire \mem1|mem_reg~1154_q ;
wire \mem1|mem_reg~4536_combout ;
wire \mem1|mem_reg~1410feeder_combout ;
wire \mem1|mem_reg~1410_q ;
wire \mem1|mem_reg~3458_q ;
wire \mem1|mem_reg~4537_combout ;
wire \mem1|mem_reg~4540_combout ;
wire \mem1|mem_reg~4543_combout ;
wire \mem1|mem_reg~4554_combout ;
wire \mem1|mem_reg~4565_combout ;
wire \mem1|mem_reg~2898feeder_combout ;
wire \mem1|mem_reg~2898_q ;
wire \mem1|mem_reg~850_q ;
wire \mem1|mem_reg~2834feeder_combout ;
wire \mem1|mem_reg~2834_q ;
wire \mem1|mem_reg~786_q ;
wire \mem1|mem_reg~4482_combout ;
wire \mem1|mem_reg~4483_combout ;
wire \mem1|mem_reg~3858feeder_combout ;
wire \mem1|mem_reg~3858_q ;
wire \mem1|mem_reg~1810_q ;
wire \mem1|mem_reg~4489_combout ;
wire \mem1|mem_reg~1874feeder_combout ;
wire \mem1|mem_reg~1874_q ;
wire \mem1|mem_reg~3922_q ;
wire \mem1|mem_reg~4490_combout ;
wire \mem1|mem_reg~3602feeder_combout ;
wire \mem1|mem_reg~3602_q ;
wire \mem1|mem_reg~1554_q ;
wire \mem1|mem_reg~4484_combout ;
wire \mem1|mem_reg~3666_q ;
wire \mem1|mem_reg~1618feeder_combout ;
wire \mem1|mem_reg~1618_q ;
wire \mem1|mem_reg~4485_combout ;
wire \mem1|mem_reg~594feeder_combout ;
wire \mem1|mem_reg~594_q ;
wire \mem1|mem_reg~2642_q ;
wire \mem1|mem_reg~2578feeder_combout ;
wire \mem1|mem_reg~2578_q ;
wire \mem1|mem_reg~530_q ;
wire \mem1|mem_reg~4486_combout ;
wire \mem1|mem_reg~4487_combout ;
wire \mem1|mem_reg~4488_combout ;
wire \mem1|mem_reg~4491_combout ;
wire \mem1|mem_reg~2258feeder_combout ;
wire \mem1|mem_reg~2258_q ;
wire \mem1|mem_reg~3282_q ;
wire \mem1|mem_reg~3218feeder_combout ;
wire \mem1|mem_reg~3218_q ;
wire \mem1|mem_reg~2194_q ;
wire \mem1|mem_reg~4492_combout ;
wire \mem1|mem_reg~4493_combout ;
wire \mem1|mem_reg~2514feeder_combout ;
wire \mem1|mem_reg~2514_q ;
wire \mem1|mem_reg~3538_q ;
wire \mem1|mem_reg~3474feeder_combout ;
wire \mem1|mem_reg~3474_q ;
wire \mem1|mem_reg~2450_q ;
wire \mem1|mem_reg~4499_combout ;
wire \mem1|mem_reg~4500_combout ;
wire \mem1|mem_reg~466feeder_combout ;
wire \mem1|mem_reg~466_q ;
wire \mem1|mem_reg~1490_q ;
wire \mem1|mem_reg~1426feeder_combout ;
wire \mem1|mem_reg~1426_q ;
wire \mem1|mem_reg~402_q ;
wire \mem1|mem_reg~4494_combout ;
wire \mem1|mem_reg~4495_combout ;
wire \mem1|mem_reg~210feeder_combout ;
wire \mem1|mem_reg~210_q ;
wire \mem1|mem_reg~1234_q ;
wire \mem1|mem_reg~1170feeder_combout ;
wire \mem1|mem_reg~1170_q ;
wire \mem1|mem_reg~146_q ;
wire \mem1|mem_reg~4496_combout ;
wire \mem1|mem_reg~4497_combout ;
wire \mem1|mem_reg~4498_combout ;
wire \mem1|mem_reg~4501_combout ;
wire \mem1|mem_reg~2130feeder_combout ;
wire \mem1|mem_reg~2130_q ;
wire \mem1|mem_reg~2386_q ;
wire \mem1|mem_reg~2322feeder_combout ;
wire \mem1|mem_reg~2322_q ;
wire \mem1|mem_reg~2066_q ;
wire \mem1|mem_reg~4502_combout ;
wire \mem1|mem_reg~4503_combout ;
wire \mem1|mem_reg~3154feeder_combout ;
wire \mem1|mem_reg~3154_q ;
wire \mem1|mem_reg~3346feeder_combout ;
wire \mem1|mem_reg~3346_q ;
wire \mem1|mem_reg~3090_q ;
wire \mem1|mem_reg~4509_combout ;
wire \mem1|mem_reg~3410_q ;
wire \mem1|mem_reg~4510_combout ;
wire \mem1|mem_reg~274feeder_combout ;
wire \mem1|mem_reg~274_q ;
wire \mem1|mem_reg~18_q ;
wire \mem1|mem_reg~4506_combout ;
wire \mem1|mem_reg~338_q ;
wire \mem1|mem_reg~82feeder_combout ;
wire \mem1|mem_reg~82_q ;
wire \mem1|mem_reg~4507_combout ;
wire \mem1|mem_reg~1106feeder_combout ;
wire \mem1|mem_reg~1106_q ;
wire \mem1|mem_reg~1362_q ;
wire \mem1|mem_reg~1298feeder_combout ;
wire \mem1|mem_reg~1298_q ;
wire \mem1|mem_reg~1042_q ;
wire \mem1|mem_reg~4504_combout ;
wire \mem1|mem_reg~4505_combout ;
wire \mem1|mem_reg~4508_combout ;
wire \mem1|mem_reg~4511_combout ;
wire \mem1|mem_reg~4512_combout ;
wire \mem1|mem_reg~3794feeder_combout ;
wire \mem1|mem_reg~3794_q ;
wire \mem1|mem_reg~4050_q ;
wire \mem1|mem_reg~3986feeder_combout ;
wire \mem1|mem_reg~3986_q ;
wire \mem1|mem_reg~3730_q ;
wire \mem1|mem_reg~4520_combout ;
wire \mem1|mem_reg~4521_combout ;
wire \mem1|mem_reg~2770feeder_combout ;
wire \mem1|mem_reg~2770_q ;
wire \mem1|mem_reg~3026_q ;
wire \mem1|mem_reg~2962feeder_combout ;
wire \mem1|mem_reg~2962_q ;
wire \mem1|mem_reg~2706_q ;
wire \mem1|mem_reg~4513_combout ;
wire \mem1|mem_reg~4514_combout ;
wire \mem1|mem_reg~722_q ;
wire \mem1|mem_reg~978_q ;
wire \mem1|mem_reg~914feeder_combout ;
wire \mem1|mem_reg~914_q ;
wire \mem1|mem_reg~658_q ;
wire \mem1|mem_reg~4517_combout ;
wire \mem1|mem_reg~4518_combout ;
wire \mem1|mem_reg~1746feeder_combout ;
wire \mem1|mem_reg~1746_q ;
wire \mem1|mem_reg~2002_q ;
wire \mem1|mem_reg~1938feeder_combout ;
wire \mem1|mem_reg~1938_q ;
wire \mem1|mem_reg~1682_q ;
wire \mem1|mem_reg~4515_combout ;
wire \mem1|mem_reg~4516_combout ;
wire \mem1|mem_reg~4519_combout ;
wire \mem1|mem_reg~4522_combout ;
wire \mem1|mem_reg~4523_combout ;
wire \mem1|mem_reg~4566_combout ;
wire \mem1|mem_reg~6078_combout ;
wire \mem1|mem_reg~3954_q ;
wire \mem1|mem_reg~1842feeder_combout ;
wire \mem1|mem_reg~1842_q ;
wire \mem1|mem_reg~6077_combout ;
wire \mem1|mem_reg~3890_q ;
wire \mem1|mem_reg~4574_combout ;
wire \mem1|mem_reg~1906feeder_combout ;
wire \mem1|mem_reg~1906_q ;
wire \mem1|mem_reg~4575_combout ;
wire \mem1|mem_reg~6071_combout ;
wire \mem1|mem_reg~2866_q ;
wire \mem1|mem_reg~818_q ;
wire \mem1|mem_reg~4567_combout ;
wire \mem1|mem_reg~6072_combout ;
wire \mem1|mem_reg~2930_q ;
wire \mem1|mem_reg~882_q ;
wire \mem1|mem_reg~4568_combout ;
wire \mem1|mem_reg~6076_combout ;
wire \mem1|mem_reg~2674_q ;
wire \mem1|mem_reg~626_q ;
wire \mem1|mem_reg~6075_combout ;
wire \mem1|mem_reg~2610_q ;
wire \mem1|mem_reg~562_q ;
wire \mem1|mem_reg~4571_combout ;
wire \mem1|mem_reg~4572_combout ;
wire \mem1|mem_reg~6074_combout ;
wire \mem1|mem_reg~3698_q ;
wire \mem1|mem_reg~1650_q ;
wire \mem1|mem_reg~6073_combout ;
wire \mem1|mem_reg~3634_q ;
wire \mem1|mem_reg~1586_q ;
wire \mem1|mem_reg~4569_combout ;
wire \mem1|mem_reg~4570_combout ;
wire \mem1|mem_reg~4573_combout ;
wire \mem1|mem_reg~4576_combout ;
wire \mem1|mem_reg~6099_combout ;
wire \mem1|mem_reg~3826_q ;
wire \mem1|mem_reg~6096_combout ;
wire \mem1|mem_reg~2802_q ;
wire \mem1|mem_reg~6098_combout ;
wire \mem1|mem_reg~2738_q ;
wire \mem1|mem_reg~6097_combout ;
wire \mem1|mem_reg~3762_q ;
wire \mem1|mem_reg~4598_combout ;
wire \mem1|mem_reg~4599_combout ;
wire \mem1|mem_reg~1010feeder_combout ;
wire \mem1|mem_reg~1010_q ;
wire \mem1|mem_reg~2034_q ;
wire \mem1|mem_reg~1970feeder_combout ;
wire \mem1|mem_reg~1970_q ;
wire \mem1|mem_reg~946_q ;
wire \mem1|mem_reg~4600_combout ;
wire \mem1|mem_reg~4601_combout ;
wire \mem1|mem_reg~1778_q ;
wire \mem1|mem_reg~754_q ;
wire \mem1|mem_reg~1714feeder_combout ;
wire \mem1|mem_reg~1714_q ;
wire \mem1|mem_reg~690_q ;
wire \mem1|mem_reg~4602_combout ;
wire \mem1|mem_reg~4603_combout ;
wire \mem1|mem_reg~4604_combout ;
wire \mem1|mem_reg~6103_combout ;
wire \mem1|mem_reg~4082_q ;
wire \mem1|mem_reg~6102_combout ;
wire \mem1|mem_reg~2994_q ;
wire \mem1|mem_reg~6101_combout ;
wire \mem1|mem_reg~4018_q ;
wire \mem1|mem_reg~4605_combout ;
wire \mem1|mem_reg~6100_combout ;
wire \mem1|mem_reg~3058_q ;
wire \mem1|mem_reg~4606_combout ;
wire \mem1|mem_reg~4607_combout ;
wire \mem1|mem_reg~6083_combout ;
wire \mem1|mem_reg~3314_q ;
wire \mem1|mem_reg~6086_combout ;
wire \mem1|mem_reg~3570_q ;
wire \mem1|mem_reg~6085_combout ;
wire \mem1|mem_reg~3250_q ;
wire \mem1|mem_reg~6084_combout ;
wire \mem1|mem_reg~3506_q ;
wire \mem1|mem_reg~4584_combout ;
wire \mem1|mem_reg~4585_combout ;
wire \mem1|mem_reg~1266feeder_combout ;
wire \mem1|mem_reg~1266_q ;
wire \mem1|mem_reg~1522_q ;
wire \mem1|mem_reg~1458feeder_combout ;
wire \mem1|mem_reg~1458_q ;
wire \mem1|mem_reg~1202_q ;
wire \mem1|mem_reg~4577_combout ;
wire \mem1|mem_reg~4578_combout ;
wire \mem1|mem_reg~242_q ;
wire \mem1|mem_reg~498_q ;
wire \mem1|mem_reg~434_q ;
wire \mem1|mem_reg~178_q ;
wire \mem1|mem_reg~4581_combout ;
wire \mem1|mem_reg~4582_combout ;
wire \mem1|mem_reg~6079_combout ;
wire \mem1|mem_reg~2290_q ;
wire \mem1|mem_reg~6081_combout ;
wire \mem1|mem_reg~2226_q ;
wire \mem1|mem_reg~6080_combout ;
wire \mem1|mem_reg~2482_q ;
wire \mem1|mem_reg~4579_combout ;
wire \mem1|mem_reg~6082_combout ;
wire \mem1|mem_reg~2546_q ;
wire \mem1|mem_reg~4580_combout ;
wire \mem1|mem_reg~4583_combout ;
wire \mem1|mem_reg~4586_combout ;
wire \mem1|mem_reg~6092_combout ;
wire \mem1|mem_reg~2418_q ;
wire \mem1|mem_reg~6095_combout ;
wire \mem1|mem_reg~3442_q ;
wire \mem1|mem_reg~6093_combout ;
wire \mem1|mem_reg~3378_q ;
wire \mem1|mem_reg~6094_combout ;
wire \mem1|mem_reg~2354_q ;
wire \mem1|mem_reg~4594_combout ;
wire \mem1|mem_reg~4595_combout ;
wire \mem1|mem_reg~6087_combout ;
wire \mem1|mem_reg~2162_q ;
wire \mem1|mem_reg~6090_combout ;
wire \mem1|mem_reg~3186_q ;
wire \mem1|mem_reg~6089_combout ;
wire \mem1|mem_reg~2098_q ;
wire \mem1|mem_reg~6088_combout ;
wire \mem1|mem_reg~3122_q ;
wire \mem1|mem_reg~4589_combout ;
wire \mem1|mem_reg~4590_combout ;
wire \mem1|mem_reg~6091_combout ;
wire \mem1|mem_reg~114_q ;
wire \mem1|mem_reg~1138_q ;
wire \mem1|mem_reg~1074feeder_combout ;
wire \mem1|mem_reg~1074_q ;
wire \mem1|mem_reg~50_q ;
wire \mem1|mem_reg~4591_combout ;
wire \mem1|mem_reg~4592_combout ;
wire \mem1|mem_reg~4593_combout ;
wire \mem1|mem_reg~370feeder_combout ;
wire \mem1|mem_reg~370_q ;
wire \mem1|mem_reg~1394_q ;
wire \mem1|mem_reg~1330feeder_combout ;
wire \mem1|mem_reg~1330_q ;
wire \mem1|mem_reg~306_q ;
wire \mem1|mem_reg~4587_combout ;
wire \mem1|mem_reg~4588_combout ;
wire \mem1|mem_reg~4596_combout ;
wire \mem1|mem_reg~4597_combout ;
wire \mem1|mem_reg~4608_combout ;
wire \mem1|mem_reg~4609_combout ;
wire \IR|out[2]~feeder_combout ;
wire \mem1|mem_reg~3706feeder_combout ;
wire \mem1|mem_reg~3706_q ;
wire \mem1|mem_reg~5955_combout ;
wire \mem1|mem_reg~3754feeder_combout ;
wire \mem1|mem_reg~3754_q ;
wire \mem1|mem_reg~3770feeder_combout ;
wire \mem1|mem_reg~3770_q ;
wire \mem1|mem_reg~3738feeder_combout ;
wire \mem1|mem_reg~3738_q ;
wire \mem1|mem_reg~3722feeder_combout ;
wire \mem1|mem_reg~3722_q ;
wire \mem1|mem_reg~5952_combout ;
wire \mem1|mem_reg~5953_combout ;
wire \mem1|mem_reg~3818feeder_combout ;
wire \mem1|mem_reg~3818_q ;
wire \mem1|mem_reg~3786feeder_combout ;
wire \mem1|mem_reg~3786_q ;
wire \mem1|mem_reg~3802feeder_combout ;
wire \mem1|mem_reg~3802_q ;
wire \mem1|mem_reg~5950_combout ;
wire \mem1|mem_reg~3834feeder_combout ;
wire \mem1|mem_reg~3834_q ;
wire \mem1|mem_reg~5951_combout ;
wire \mem1|mem_reg~5954_combout ;
wire \mem1|mem_reg~3850feeder_combout ;
wire \mem1|mem_reg~3850_q ;
wire \mem1|mem_reg~3914feeder_combout ;
wire \mem1|mem_reg~3914_q ;
wire \mem1|mem_reg~5944_combout ;
wire \mem1|mem_reg~4042feeder_combout ;
wire \mem1|mem_reg~4042_q ;
wire \mem1|mem_reg~3978feeder_combout ;
wire \mem1|mem_reg~3978_q ;
wire \mem1|mem_reg~5945_combout ;
wire \mem1|mem_reg~4058feeder_combout ;
wire \mem1|mem_reg~4058_q ;
wire \mem1|mem_reg~3994feeder_combout ;
wire \mem1|mem_reg~3994_q ;
wire \mem1|mem_reg~3866feeder_combout ;
wire \mem1|mem_reg~3866_q ;
wire \mem1|mem_reg~3930feeder_combout ;
wire \mem1|mem_reg~3930_q ;
wire \mem1|mem_reg~5942_combout ;
wire \mem1|mem_reg~5943_combout ;
wire \mem1|mem_reg~5946_combout ;
wire \mem1|mem_reg~4074feeder_combout ;
wire \mem1|mem_reg~4074_q ;
wire \mem1|mem_reg~4010feeder_combout ;
wire \mem1|mem_reg~4010_q ;
wire \mem1|mem_reg~3946feeder_combout ;
wire \mem1|mem_reg~3946_q ;
wire \mem1|mem_reg~3882feeder_combout ;
wire \mem1|mem_reg~3882_q ;
wire \mem1|mem_reg~5940_combout ;
wire \mem1|mem_reg~5941_combout ;
wire \mem1|mem_reg~4090feeder_combout ;
wire \mem1|mem_reg~4090_q ;
wire \mem1|mem_reg~4026feeder_combout ;
wire \mem1|mem_reg~4026_q ;
wire \mem1|mem_reg~3898feeder_combout ;
wire \mem1|mem_reg~3898_q ;
wire \mem1|mem_reg~3962feeder_combout ;
wire \mem1|mem_reg~3962_q ;
wire \mem1|mem_reg~5947_combout ;
wire \mem1|mem_reg~5948_combout ;
wire \mem1|mem_reg~5949_combout ;
wire \mem1|mem_reg~5956_combout ;
wire \mem1|mem_reg~74feeder_combout ;
wire \mem1|mem_reg~74_q ;
wire \mem1|mem_reg~90feeder_combout ;
wire \mem1|mem_reg~90_q ;
wire \mem1|mem_reg~5958_combout ;
wire \mem1|mem_reg~106feeder_combout ;
wire \mem1|mem_reg~106_q ;
wire \mem1|mem_reg~58feeder_combout ;
wire \mem1|mem_reg~58_q ;
wire \mem1|mem_reg~5959_combout ;
wire \mem1|mem_reg~5960_combout ;
wire \mem1|mem_reg~202feeder_combout ;
wire \mem1|mem_reg~202_q ;
wire \mem1|mem_reg~186feeder_combout ;
wire \mem1|mem_reg~186_q ;
wire \mem1|mem_reg~154feeder_combout ;
wire \mem1|mem_reg~154_q ;
wire \mem1|mem_reg~5961_combout ;
wire \mem1|mem_reg~170feeder_combout ;
wire \mem1|mem_reg~170_q ;
wire \mem1|mem_reg~5962_combout ;
wire \mem1|mem_reg~5963_combout ;
wire \mem1|mem_reg~5957_combout ;
wire \mem1|mem_reg~5964_combout ;
wire \RF_a2[2]~2_combout ;
wire \rf1_1|reg_file~103_combout ;
wire \rf1_1|reg_file~56_q ;
wire \rf1_1|reg_file~40_q ;
wire \rf1_1|reg_file~48feeder_combout ;
wire \rf1_1|reg_file~48_q ;
wire \rf1_1|reg_file~32_q ;
wire \rf1_1|reg_file~66_combout ;
wire \rf1_1|reg_file~67_combout ;
wire \rf1_1|reg_file~8feeder_combout ;
wire \rf1_1|reg_file~8_q ;
wire \rf1_1|reg_file~0_q ;
wire \rf1_1|reg_file~64_combout ;
wire \rf1_1|reg_file~16_q ;
wire \rf1_1|reg_file~24feeder_combout ;
wire \rf1_1|reg_file~24_q ;
wire \rf1_1|reg_file~65_combout ;
wire \pc[0]~6_combout ;
wire \T1|out[0]~6_combout ;
wire \alu_b[0]~14_combout ;
wire \alu_b[0]~15_combout ;
wire \alu1|Add0~7_combout ;
wire \alu1|Add0~10_combout ;
wire \alu1|Mux7~0_combout ;
wire \alu1|Mux7~1_combout ;
wire \cy2|out~8_combout ;
wire \cy2|out~q ;
wire \contr|Selector8~0_combout ;
wire \contr|Selector8~2_combout ;
wire \alu_a[5]~4_combout ;
wire \alu_a[5]~5_combout ;
wire \alu1|Mux2~0_combout ;
wire \pc[4]~feeder_combout ;
wire \T1|out[4]~4_combout ;
wire \RF_d2[4]~8_combout ;
wire \RF_d2[4]~9_combout ;
wire \rf1_1|reg_file~60_q ;
wire \rf1_1|reg_file~52feeder_combout ;
wire \rf1_1|reg_file~52_q ;
wire \rf1_1|reg_file~36_q ;
wire \rf1_1|reg_file~82_combout ;
wire \rf1_1|reg_file~44_q ;
wire \rf1_1|reg_file~83_combout ;
wire \rf1_1|reg_file~28feeder_combout ;
wire \rf1_1|reg_file~28_q ;
wire \rf1_1|reg_file~12feeder_combout ;
wire \rf1_1|reg_file~12_q ;
wire \rf1_1|reg_file~4_q ;
wire \rf1_1|reg_file~80_combout ;
wire \rf1_1|reg_file~20_q ;
wire \rf1_1|reg_file~81_combout ;
wire \pc[4]~4_combout ;
wire \Accin[4]~8_combout ;
wire \Accin[4]~9_combout ;
wire \alu_a[4]~6_combout ;
wire \alu_a[4]~7_combout ;
wire \alu_b[4]~6_combout ;
wire \alu_b[4]~7_combout ;
wire \alu1|Add0~3_combout ;
wire \Accin[3]~6_combout ;
wire \pc[3]~feeder_combout ;
wire \alu_a[3]~8_combout ;
wire \alu_a[3]~9_combout ;
wire \alu1|Add0~15 ;
wire \alu1|Add0~16_combout ;
wire \alu1|Mux4~0_combout ;
wire \alu1|Mux4~1_combout ;
wire \Accin[3]~7_combout ;
wire \RF_d2[3]~6_combout ;
wire \RF_d2[3]~7_combout ;
wire \rf1_1|reg_file~35_q ;
wire \rf1_1|reg_file~51feeder_combout ;
wire \rf1_1|reg_file~51_q ;
wire \rf1_1|reg_file~78_combout ;
wire \rf1_1|reg_file~59_q ;
wire \rf1_1|reg_file~43_q ;
wire \rf1_1|reg_file~79_combout ;
wire \rf1_1|reg_file~19feeder_combout ;
wire \rf1_1|reg_file~19_q ;
wire \rf1_1|reg_file~27_q ;
wire \rf1_1|reg_file~11feeder_combout ;
wire \rf1_1|reg_file~11_q ;
wire \rf1_1|reg_file~3_q ;
wire \rf1_1|reg_file~76_combout ;
wire \rf1_1|reg_file~77_combout ;
wire \pc[3]~3_combout ;
wire \T1|out[3]~3_combout ;
wire \alu_b[3]~8_combout ;
wire \alu_b[3]~9_combout ;
wire \alu1|Add0~4_combout ;
wire \alu1|Add0~17 ;
wire \alu1|Add0~19 ;
wire \alu1|Add0~20_combout ;
wire \alu1|Mux2~1_combout ;
wire \alu_b[5]~4_combout ;
wire \alu_b[5]~5_combout ;
wire \alu1|Add0~2_combout ;
wire \alu1|Add0~21 ;
wire \alu1|Add0~22_combout ;
wire \alu1|Mux1~1_combout ;
wire \RF_d2[6]~12_combout ;
wire \RF_d2[6]~13_combout ;
wire \rf1_1|reg_file~22feeder_combout ;
wire \rf1_1|reg_file~22_q ;
wire \rf1_1|reg_file~30_q ;
wire \rf1_1|reg_file~14feeder_combout ;
wire \rf1_1|reg_file~14_q ;
wire \rf1_1|reg_file~6_q ;
wire \rf1_1|reg_file~88_combout ;
wire \rf1_1|reg_file~89_combout ;
wire \rf1_1|reg_file~38_q ;
wire \rf1_1|reg_file~54feeder_combout ;
wire \rf1_1|reg_file~54_q ;
wire \rf1_1|reg_file~90_combout ;
wire \rf1_1|reg_file~62_q ;
wire \rf1_1|reg_file~46_q ;
wire \rf1_1|reg_file~91_combout ;
wire \pc[6]~7_combout ;
wire \Accin[6]~12_combout ;
wire \Accin[6]~13_combout ;
wire \dataw[6]~12_combout ;
wire \dataw[6]~13_combout ;
wire \mem1|mem_reg~6781_combout ;
wire \mem1|mem_reg~1782_q ;
wire \mem1|mem_reg~6778_combout ;
wire \mem1|mem_reg~1766_q ;
wire \mem1|mem_reg~6779_combout ;
wire \mem1|mem_reg~1750_q ;
wire \mem1|mem_reg~6780_combout ;
wire \mem1|mem_reg~1734_q ;
wire \mem1|mem_reg~5247_combout ;
wire \mem1|mem_reg~5248_combout ;
wire \mem1|mem_reg~6789_combout ;
wire \mem1|mem_reg~3830_q ;
wire \mem1|mem_reg~6787_combout ;
wire \mem1|mem_reg~3814_q ;
wire \mem1|mem_reg~6788_combout ;
wire \mem1|mem_reg~3798_q ;
wire \mem1|mem_reg~3782_q ;
wire \mem1|mem_reg~5254_combout ;
wire \mem1|mem_reg~5255_combout ;
wire \mem1|mem_reg~3302feeder_combout ;
wire \mem1|mem_reg~3302_q ;
wire \mem1|mem_reg~3318_q ;
wire \mem1|mem_reg~6782_combout ;
wire \mem1|mem_reg~3270_q ;
wire \mem1|mem_reg~3286_q ;
wire \mem1|mem_reg~5249_combout ;
wire \mem1|mem_reg~5250_combout ;
wire \mem1|mem_reg~6786_combout ;
wire \mem1|mem_reg~1270_q ;
wire \mem1|mem_reg~6783_combout ;
wire \mem1|mem_reg~1254_q ;
wire \mem1|mem_reg~6785_combout ;
wire \mem1|mem_reg~1222_q ;
wire \mem1|mem_reg~6784_combout ;
wire \mem1|mem_reg~1238_q ;
wire \mem1|mem_reg~5251_combout ;
wire \mem1|mem_reg~5252_combout ;
wire \mem1|mem_reg~5253_combout ;
wire \mem1|mem_reg~5256_combout ;
wire \mem1|mem_reg~6815_combout ;
wire \mem1|mem_reg~1510_q ;
wire \mem1|mem_reg~6818_combout ;
wire \mem1|mem_reg~1526_q ;
wire \mem1|mem_reg~6817_combout ;
wire \mem1|mem_reg~1478_q ;
wire \mem1|mem_reg~6816_combout ;
wire \mem1|mem_reg~1494_q ;
wire \mem1|mem_reg~5282_combout ;
wire \mem1|mem_reg~5283_combout ;
wire \mem1|mem_reg~3542feeder_combout ;
wire \mem1|mem_reg~3542_q ;
wire \mem1|mem_reg~3526_q ;
wire \mem1|mem_reg~5280_combout ;
wire \mem1|mem_reg~3574feeder_combout ;
wire \mem1|mem_reg~3574_q ;
wire \mem1|mem_reg~3558_q ;
wire \mem1|mem_reg~5281_combout ;
wire \mem1|mem_reg~5284_combout ;
wire \mem1|mem_reg~6813_combout ;
wire \mem1|mem_reg~1990_q ;
wire \mem1|mem_reg~6812_combout ;
wire \mem1|mem_reg~2006_q ;
wire \mem1|mem_reg~5278_combout ;
wire \mem1|mem_reg~6811_combout ;
wire \mem1|mem_reg~2022feeder_combout ;
wire \mem1|mem_reg~2022_q ;
wire \mem1|mem_reg~6814_combout ;
wire \mem1|mem_reg~2038_q ;
wire \mem1|mem_reg~5279_combout ;
wire \mem1|mem_reg~6819_combout ;
wire \mem1|mem_reg~4070_q ;
wire \mem1|mem_reg~6822_combout ;
wire \mem1|mem_reg~4086_q ;
wire \mem1|mem_reg~6820_combout ;
wire \mem1|mem_reg~4054_q ;
wire \mem1|mem_reg~6821_combout ;
wire \mem1|mem_reg~4038_q ;
wire \mem1|mem_reg~5285_combout ;
wire \mem1|mem_reg~5286_combout ;
wire \mem1|mem_reg~5287_combout ;
wire \mem1|mem_reg~6810_combout ;
wire \mem1|mem_reg~2806_q ;
wire \mem1|mem_reg~6808_combout ;
wire \mem1|mem_reg~2790_q ;
wire \mem1|mem_reg~6809_combout ;
wire \mem1|mem_reg~2774_q ;
wire \mem1|mem_reg~2758_q ;
wire \mem1|mem_reg~5274_combout ;
wire \mem1|mem_reg~5275_combout ;
wire \mem1|mem_reg~2278feeder_combout ;
wire \mem1|mem_reg~2278_q ;
wire \mem1|mem_reg~2294_q ;
wire \mem1|mem_reg~6802_combout ;
wire \mem1|mem_reg~2246_q ;
wire \mem1|mem_reg~2262_q ;
wire \mem1|mem_reg~5267_combout ;
wire \mem1|mem_reg~5268_combout ;
wire \mem1|mem_reg~214feeder_combout ;
wire \mem1|mem_reg~214_q ;
wire \mem1|mem_reg~198_q ;
wire \mem1|mem_reg~5271_combout ;
wire \mem1|mem_reg~6807_combout ;
wire \mem1|mem_reg~230_q ;
wire \mem1|mem_reg~246_q ;
wire \mem1|mem_reg~5272_combout ;
wire \mem1|mem_reg~6806_combout ;
wire \mem1|mem_reg~758_q ;
wire \mem1|mem_reg~6803_combout ;
wire \mem1|mem_reg~742_q ;
wire \mem1|mem_reg~6805_combout ;
wire \mem1|mem_reg~710_q ;
wire \mem1|mem_reg~6804_combout ;
wire \mem1|mem_reg~726_q ;
wire \mem1|mem_reg~5269_combout ;
wire \mem1|mem_reg~5270_combout ;
wire \mem1|mem_reg~5273_combout ;
wire \mem1|mem_reg~5276_combout ;
wire \mem1|mem_reg~2518feeder_combout ;
wire \mem1|mem_reg~2518_q ;
wire \mem1|mem_reg~2502_q ;
wire \mem1|mem_reg~5257_combout ;
wire \mem1|mem_reg~2550_q ;
wire \mem1|mem_reg~2534feeder_combout ;
wire \mem1|mem_reg~2534_q ;
wire \mem1|mem_reg~5258_combout ;
wire \mem1|mem_reg~6793_combout ;
wire \mem1|mem_reg~1014_q ;
wire \mem1|mem_reg~6790_combout ;
wire \mem1|mem_reg~998_q ;
wire \mem1|mem_reg~6791_combout ;
wire \mem1|mem_reg~982_q ;
wire \mem1|mem_reg~6792_combout ;
wire \mem1|mem_reg~966_q ;
wire \mem1|mem_reg~5259_combout ;
wire \mem1|mem_reg~5260_combout ;
wire \mem1|mem_reg~6797_combout ;
wire \mem1|mem_reg~502_q ;
wire \mem1|mem_reg~6795_combout ;
wire \mem1|mem_reg~470_q ;
wire \mem1|mem_reg~6796_combout ;
wire \mem1|mem_reg~454_q ;
wire \mem1|mem_reg~5261_combout ;
wire \mem1|mem_reg~6794_combout ;
wire \mem1|mem_reg~486_q ;
wire \mem1|mem_reg~5262_combout ;
wire \mem1|mem_reg~5263_combout ;
wire \mem1|mem_reg~6801_combout ;
wire \mem1|mem_reg~3062_q ;
wire \mem1|mem_reg~6798_combout ;
wire \mem1|mem_reg~3046_q ;
wire \mem1|mem_reg~6800_combout ;
wire \mem1|mem_reg~3014_q ;
wire \mem1|mem_reg~6799_combout ;
wire \mem1|mem_reg~3030_q ;
wire \mem1|mem_reg~5264_combout ;
wire \mem1|mem_reg~5265_combout ;
wire \mem1|mem_reg~5266_combout ;
wire \mem1|mem_reg~5277_combout ;
wire \mem1|mem_reg~5288_combout ;
wire \mem1|mem_reg~6687_combout ;
wire \mem1|mem_reg~4006_q ;
wire \mem1|mem_reg~6688_combout ;
wire \mem1|mem_reg~4022_q ;
wire \mem1|mem_reg~3990feeder_combout ;
wire \mem1|mem_reg~3990_q ;
wire \mem1|mem_reg~3974_q ;
wire \mem1|mem_reg~5158_combout ;
wire \mem1|mem_reg~5159_combout ;
wire \mem1|mem_reg~6685_combout ;
wire \mem1|mem_reg~2982_q ;
wire \mem1|mem_reg~2966feeder_combout ;
wire \mem1|mem_reg~2966_q ;
wire \mem1|mem_reg~2950_q ;
wire \mem1|mem_reg~5151_combout ;
wire \mem1|mem_reg~6686_combout ;
wire \mem1|mem_reg~2998_q ;
wire \mem1|mem_reg~5152_combout ;
wire \mem1|mem_reg~3750feeder_combout ;
wire \mem1|mem_reg~3750_q ;
wire \mem1|mem_reg~3766_q ;
wire \mem1|mem_reg~3734feeder_combout ;
wire \mem1|mem_reg~3734_q ;
wire \mem1|mem_reg~3718_q ;
wire \mem1|mem_reg~5153_combout ;
wire \mem1|mem_reg~5154_combout ;
wire \mem1|mem_reg~2726feeder_combout ;
wire \mem1|mem_reg~2726_q ;
wire \mem1|mem_reg~2742_q ;
wire \mem1|mem_reg~2710feeder_combout ;
wire \mem1|mem_reg~2710_q ;
wire \mem1|mem_reg~2694_q ;
wire \mem1|mem_reg~5155_combout ;
wire \mem1|mem_reg~5156_combout ;
wire \mem1|mem_reg~5157_combout ;
wire \mem1|mem_reg~5160_combout ;
wire \mem1|mem_reg~6648_combout ;
wire \mem1|mem_reg~3254_q ;
wire \mem1|mem_reg~6645_combout ;
wire \mem1|mem_reg~3238_q ;
wire \mem1|mem_reg~6647_combout ;
wire \mem1|mem_reg~3206_q ;
wire \mem1|mem_reg~6646_combout ;
wire \mem1|mem_reg~3222_q ;
wire \mem1|mem_reg~5120_combout ;
wire \mem1|mem_reg~5121_combout ;
wire \mem1|mem_reg~3510feeder_combout ;
wire \mem1|mem_reg~3510_q ;
wire \mem1|mem_reg~3494_q ;
wire \mem1|mem_reg~6656_combout ;
wire \mem1|mem_reg~3462_q ;
wire \mem1|mem_reg~6655_combout ;
wire \mem1|mem_reg~3478_q ;
wire \mem1|mem_reg~5127_combout ;
wire \mem1|mem_reg~5128_combout ;
wire \mem1|mem_reg~6651_combout ;
wire \mem1|mem_reg~2214_q ;
wire \mem1|mem_reg~6654_combout ;
wire \mem1|mem_reg~2230_q ;
wire \mem1|mem_reg~6653_combout ;
wire \mem1|mem_reg~2182_q ;
wire \mem1|mem_reg~6652_combout ;
wire \mem1|mem_reg~2198_q ;
wire \mem1|mem_reg~5124_combout ;
wire \mem1|mem_reg~5125_combout ;
wire \mem1|mem_reg~2470feeder_combout ;
wire \mem1|mem_reg~2470_q ;
wire \mem1|mem_reg~2486_q ;
wire \mem1|mem_reg~6650_combout ;
wire \mem1|mem_reg~2438_q ;
wire \mem1|mem_reg~6649_combout ;
wire \mem1|mem_reg~2454_q ;
wire \mem1|mem_reg~5122_combout ;
wire \mem1|mem_reg~5123_combout ;
wire \mem1|mem_reg~5126_combout ;
wire \mem1|mem_reg~5129_combout ;
wire \mem1|mem_reg~6657_combout ;
wire \mem1|mem_reg~1702_q ;
wire \mem1|mem_reg~6658_combout ;
wire \mem1|mem_reg~1686_q ;
wire \mem1|mem_reg~6659_combout ;
wire \mem1|mem_reg~1670_q ;
wire \mem1|mem_reg~5130_combout ;
wire \mem1|mem_reg~6660_combout ;
wire \mem1|mem_reg~1718_q ;
wire \mem1|mem_reg~5131_combout ;
wire \mem1|mem_reg~6669_combout ;
wire \mem1|mem_reg~1958_q ;
wire \mem1|mem_reg~6672_combout ;
wire \mem1|mem_reg~1974_q ;
wire \mem1|mem_reg~6671_combout ;
wire \mem1|mem_reg~1926_q ;
wire \mem1|mem_reg~6670_combout ;
wire \mem1|mem_reg~1942_q ;
wire \mem1|mem_reg~5137_combout ;
wire \mem1|mem_reg~5138_combout ;
wire \mem1|mem_reg~6661_combout ;
wire \mem1|mem_reg~934_q ;
wire \mem1|mem_reg~6664_combout ;
wire \mem1|mem_reg~950_q ;
wire \mem1|mem_reg~6663_combout ;
wire \mem1|mem_reg~902_q ;
wire \mem1|mem_reg~6662_combout ;
wire \mem1|mem_reg~918_q ;
wire \mem1|mem_reg~5132_combout ;
wire \mem1|mem_reg~5133_combout ;
wire \mem1|mem_reg~6668_combout ;
wire \mem1|mem_reg~694_q ;
wire \mem1|mem_reg~6665_combout ;
wire \mem1|mem_reg~678_q ;
wire \mem1|mem_reg~6666_combout ;
wire \mem1|mem_reg~662_q ;
wire \mem1|mem_reg~6667_combout ;
wire \mem1|mem_reg~646_q ;
wire \mem1|mem_reg~5134_combout ;
wire \mem1|mem_reg~5135_combout ;
wire \mem1|mem_reg~5136_combout ;
wire \mem1|mem_reg~5139_combout ;
wire \mem1|mem_reg~6673_combout ;
wire \mem1|mem_reg~1190_q ;
wire \mem1|mem_reg~6676_combout ;
wire \mem1|mem_reg~1206_q ;
wire \mem1|mem_reg~6675_combout ;
wire \mem1|mem_reg~1158_q ;
wire \mem1|mem_reg~6674_combout ;
wire \mem1|mem_reg~1174_q ;
wire \mem1|mem_reg~5140_combout ;
wire \mem1|mem_reg~5141_combout ;
wire \mem1|mem_reg~6681_combout ;
wire \mem1|mem_reg~1446_q ;
wire \mem1|mem_reg~6684_combout ;
wire \mem1|mem_reg~1462_q ;
wire \mem1|mem_reg~6682_combout ;
wire \mem1|mem_reg~1430_q ;
wire \mem1|mem_reg~6683_combout ;
wire \mem1|mem_reg~1414_q ;
wire \mem1|mem_reg~5147_combout ;
wire \mem1|mem_reg~5148_combout ;
wire \mem1|mem_reg~166feeder_combout ;
wire \mem1|mem_reg~166_q ;
wire \mem1|mem_reg~182_q ;
wire \mem1|mem_reg~150feeder_combout ;
wire \mem1|mem_reg~150_q ;
wire \mem1|mem_reg~134_q ;
wire \mem1|mem_reg~5144_combout ;
wire \mem1|mem_reg~5145_combout ;
wire \mem1|mem_reg~6680_combout ;
wire \mem1|mem_reg~438_q ;
wire \mem1|mem_reg~6677_combout ;
wire \mem1|mem_reg~422_q ;
wire \mem1|mem_reg~6679_combout ;
wire \mem1|mem_reg~390_q ;
wire \mem1|mem_reg~6678_combout ;
wire \mem1|mem_reg~406_q ;
wire \mem1|mem_reg~5142_combout ;
wire \mem1|mem_reg~5143_combout ;
wire \mem1|mem_reg~5146_combout ;
wire \mem1|mem_reg~5149_combout ;
wire \mem1|mem_reg~5150_combout ;
wire \mem1|mem_reg~5161_combout ;
wire \mem1|mem_reg~6689_combout ;
wire \mem1|mem_reg~3190_q ;
wire \mem1|mem_reg~3174_q ;
wire \mem1|mem_reg~3158feeder_combout ;
wire \mem1|mem_reg~3158_q ;
wire \mem1|mem_reg~3142_q ;
wire \mem1|mem_reg~5162_combout ;
wire \mem1|mem_reg~5163_combout ;
wire \mem1|mem_reg~6690_combout ;
wire \mem1|mem_reg~1638_q ;
wire \mem1|mem_reg~6692_combout ;
wire \mem1|mem_reg~1606_q ;
wire \mem1|mem_reg~6691_combout ;
wire \mem1|mem_reg~1622_q ;
wire \mem1|mem_reg~5164_combout ;
wire \mem1|mem_reg~6693_combout ;
wire \mem1|mem_reg~1654_q ;
wire \mem1|mem_reg~5165_combout ;
wire \mem1|mem_reg~6694_combout ;
wire \mem1|mem_reg~1126_q ;
wire \mem1|mem_reg~6696_combout ;
wire \mem1|mem_reg~1094_q ;
wire \mem1|mem_reg~6695_combout ;
wire \mem1|mem_reg~1110_q ;
wire \mem1|mem_reg~5166_combout ;
wire \mem1|mem_reg~6697_combout ;
wire \mem1|mem_reg~1142_q ;
wire \mem1|mem_reg~5167_combout ;
wire \mem1|mem_reg~5168_combout ;
wire \mem1|mem_reg~6698_combout ;
wire \mem1|mem_reg~3686_q ;
wire \mem1|mem_reg~3702_q ;
wire \mem1|mem_reg~6700_combout ;
wire \mem1|mem_reg~3654_q ;
wire \mem1|mem_reg~6699_combout ;
wire \mem1|mem_reg~3670_q ;
wire \mem1|mem_reg~5169_combout ;
wire \mem1|mem_reg~5170_combout ;
wire \mem1|mem_reg~5171_combout ;
wire \mem1|mem_reg~6725_combout ;
wire \mem1|mem_reg~1910_q ;
wire \mem1|mem_reg~6722_combout ;
wire \mem1|mem_reg~1894_q ;
wire \mem1|mem_reg~6723_combout ;
wire \mem1|mem_reg~1878_q ;
wire \mem1|mem_reg~6724_combout ;
wire \mem1|mem_reg~1862_q ;
wire \mem1|mem_reg~5193_combout ;
wire \mem1|mem_reg~5194_combout ;
wire \mem1|mem_reg~6730_combout ;
wire \mem1|mem_reg~1382_q ;
wire \mem1|mem_reg~6733_combout ;
wire \mem1|mem_reg~1398_q ;
wire \mem1|mem_reg~6732_combout ;
wire \mem1|mem_reg~1350_q ;
wire \mem1|mem_reg~6731_combout ;
wire \mem1|mem_reg~1366_q ;
wire \mem1|mem_reg~5197_combout ;
wire \mem1|mem_reg~5198_combout ;
wire \mem1|mem_reg~6729_combout ;
wire \mem1|mem_reg~3446_q ;
wire \mem1|mem_reg~6726_combout ;
wire \mem1|mem_reg~3430_q ;
wire \mem1|mem_reg~6727_combout ;
wire \mem1|mem_reg~3414_q ;
wire \mem1|mem_reg~6728_combout ;
wire \mem1|mem_reg~3398_q ;
wire \mem1|mem_reg~5195_combout ;
wire \mem1|mem_reg~5196_combout ;
wire \mem1|mem_reg~5199_combout ;
wire \mem1|mem_reg~3942feeder_combout ;
wire \mem1|mem_reg~3942_q ;
wire \mem1|mem_reg~3958_q ;
wire \mem1|mem_reg~3926feeder_combout ;
wire \mem1|mem_reg~3926_q ;
wire \mem1|mem_reg~3910_q ;
wire \mem1|mem_reg~5200_combout ;
wire \mem1|mem_reg~5201_combout ;
wire \mem1|mem_reg~5202_combout ;
wire \mem1|mem_reg~2886_q ;
wire \mem1|mem_reg~2902feeder_combout ;
wire \mem1|mem_reg~2902_q ;
wire \mem1|mem_reg~5179_combout ;
wire \mem1|mem_reg~2918feeder_combout ;
wire \mem1|mem_reg~2918_q ;
wire \mem1|mem_reg~2934_q ;
wire \mem1|mem_reg~5180_combout ;
wire \mem1|mem_reg~6708_combout ;
wire \mem1|mem_reg~886_q ;
wire \mem1|mem_reg~6705_combout ;
wire \mem1|mem_reg~870_q ;
wire \mem1|mem_reg~6707_combout ;
wire \mem1|mem_reg~838_q ;
wire \mem1|mem_reg~6706_combout ;
wire \mem1|mem_reg~854_q ;
wire \mem1|mem_reg~5174_combout ;
wire \mem1|mem_reg~5175_combout ;
wire \mem1|mem_reg~6709_combout ;
wire \mem1|mem_reg~358_q ;
wire \mem1|mem_reg~6712_combout ;
wire \mem1|mem_reg~374_q ;
wire \mem1|mem_reg~6711_combout ;
wire \mem1|mem_reg~326_q ;
wire \mem1|mem_reg~6710_combout ;
wire \mem1|mem_reg~342_q ;
wire \mem1|mem_reg~5176_combout ;
wire \mem1|mem_reg~5177_combout ;
wire \mem1|mem_reg~5178_combout ;
wire \mem1|mem_reg~6701_combout ;
wire \mem1|mem_reg~2406_q ;
wire \mem1|mem_reg~6704_combout ;
wire \mem1|mem_reg~2422_q ;
wire \mem1|mem_reg~6702_combout ;
wire \mem1|mem_reg~2390_q ;
wire \mem1|mem_reg~6703_combout ;
wire \mem1|mem_reg~2374_q ;
wire \mem1|mem_reg~5172_combout ;
wire \mem1|mem_reg~5173_combout ;
wire \mem1|mem_reg~5181_combout ;
wire \mem1|mem_reg~6713_combout ;
wire \mem1|mem_reg~2166_q ;
wire \mem1|mem_reg~2134feeder_combout ;
wire \mem1|mem_reg~2134_q ;
wire \mem1|mem_reg~2118_q ;
wire \mem1|mem_reg~5182_combout ;
wire \mem1|mem_reg~2150_q ;
wire \mem1|mem_reg~5183_combout ;
wire \mem1|mem_reg~6717_combout ;
wire \mem1|mem_reg~630_q ;
wire \mem1|mem_reg~6714_combout ;
wire \mem1|mem_reg~614_q ;
wire \mem1|mem_reg~6716_combout ;
wire \mem1|mem_reg~582_q ;
wire \mem1|mem_reg~6715_combout ;
wire \mem1|mem_reg~598_q ;
wire \mem1|mem_reg~5184_combout ;
wire \mem1|mem_reg~5185_combout ;
wire \mem1|mem_reg~6718_combout ;
wire \mem1|mem_reg~102_q ;
wire \mem1|mem_reg~118_q ;
wire \mem1|mem_reg~86feeder_combout ;
wire \mem1|mem_reg~86_q ;
wire \mem1|mem_reg~70_q ;
wire \mem1|mem_reg~5186_combout ;
wire \mem1|mem_reg~5187_combout ;
wire \mem1|mem_reg~5188_combout ;
wire \mem1|mem_reg~6719_combout ;
wire \mem1|mem_reg~2662_q ;
wire \mem1|mem_reg~2678_q ;
wire \mem1|mem_reg~6720_combout ;
wire \mem1|mem_reg~2646_q ;
wire \mem1|mem_reg~6721_combout ;
wire \mem1|mem_reg~2630_q ;
wire \mem1|mem_reg~5189_combout ;
wire \mem1|mem_reg~5190_combout ;
wire \mem1|mem_reg~5191_combout ;
wire \mem1|mem_reg~5192_combout ;
wire \mem1|mem_reg~5203_combout ;
wire \mem1|mem_reg~6737_combout ;
wire \mem1|mem_reg~1590_q ;
wire \mem1|mem_reg~6734_combout ;
wire \mem1|mem_reg~1574_q ;
wire \mem1|mem_reg~6735_combout ;
wire \mem1|mem_reg~1558_q ;
wire \mem1|mem_reg~6736_combout ;
wire \mem1|mem_reg~1542_q ;
wire \mem1|mem_reg~5214_combout ;
wire \mem1|mem_reg~5215_combout ;
wire \mem1|mem_reg~6746_combout ;
wire \mem1|mem_reg~1830_q ;
wire \mem1|mem_reg~6748_combout ;
wire \mem1|mem_reg~1798_q ;
wire \mem1|mem_reg~6747_combout ;
wire \mem1|mem_reg~1814_q ;
wire \mem1|mem_reg~5221_combout ;
wire \mem1|mem_reg~6749_combout ;
wire \mem1|mem_reg~1846_q ;
wire \mem1|mem_reg~5222_combout ;
wire \mem1|mem_reg~6744_combout ;
wire \mem1|mem_reg~518_q ;
wire \mem1|mem_reg~6743_combout ;
wire \mem1|mem_reg~534_q ;
wire \mem1|mem_reg~5218_combout ;
wire \mem1|mem_reg~6745_combout ;
wire \mem1|mem_reg~566_q ;
wire \mem1|mem_reg~6742_combout ;
wire \mem1|mem_reg~550_q ;
wire \mem1|mem_reg~5219_combout ;
wire \mem1|mem_reg~6741_combout ;
wire \mem1|mem_reg~822_q ;
wire \mem1|mem_reg~6738_combout ;
wire \mem1|mem_reg~806_q ;
wire \mem1|mem_reg~6739_combout ;
wire \mem1|mem_reg~790_q ;
wire \mem1|mem_reg~6740_combout ;
wire \mem1|mem_reg~774_q ;
wire \mem1|mem_reg~5216_combout ;
wire \mem1|mem_reg~5217_combout ;
wire \mem1|mem_reg~5220_combout ;
wire \mem1|mem_reg~5223_combout ;
wire \mem1|mem_reg~6750_combout ;
wire \mem1|mem_reg~1062_q ;
wire \mem1|mem_reg~6753_combout ;
wire \mem1|mem_reg~1078_q ;
wire \mem1|mem_reg~6751_combout ;
wire \mem1|mem_reg~1046_q ;
wire \mem1|mem_reg~6752_combout ;
wire \mem1|mem_reg~1030_q ;
wire \mem1|mem_reg~5224_combout ;
wire \mem1|mem_reg~5225_combout ;
wire \mem1|mem_reg~6757_combout ;
wire \mem1|mem_reg~310_q ;
wire \mem1|mem_reg~6754_combout ;
wire \mem1|mem_reg~294_q ;
wire \mem1|mem_reg~6755_combout ;
wire \mem1|mem_reg~278_q ;
wire \mem1|mem_reg~6756_combout ;
wire \mem1|mem_reg~262_q ;
wire \mem1|mem_reg~5226_combout ;
wire \mem1|mem_reg~5227_combout ;
wire \mem1|mem_reg~38feeder_combout ;
wire \mem1|mem_reg~38_q ;
wire \mem1|mem_reg~54_q ;
wire \mem1|mem_reg~22feeder_combout ;
wire \mem1|mem_reg~22_q ;
wire \mem1|mem_reg~6_q ;
wire \mem1|mem_reg~5228_combout ;
wire \mem1|mem_reg~5229_combout ;
wire \mem1|mem_reg~5230_combout ;
wire \mem1|mem_reg~6759_combout ;
wire \mem1|mem_reg~1302_q ;
wire \mem1|mem_reg~6760_combout ;
wire \mem1|mem_reg~1286_q ;
wire \mem1|mem_reg~5231_combout ;
wire \mem1|mem_reg~6758_combout ;
wire \mem1|mem_reg~1318_q ;
wire \mem1|mem_reg~6761_combout ;
wire \mem1|mem_reg~1334_q ;
wire \mem1|mem_reg~5232_combout ;
wire \mem1|mem_reg~5233_combout ;
wire \mem1|mem_reg~5234_combout ;
wire \mem1|mem_reg~6769_combout ;
wire \mem1|mem_reg~2870_q ;
wire \mem1|mem_reg~6766_combout ;
wire \mem1|mem_reg~2854_q ;
wire \mem1|mem_reg~6767_combout ;
wire \mem1|mem_reg~2838_q ;
wire \mem1|mem_reg~6768_combout ;
wire \mem1|mem_reg~2822_q ;
wire \mem1|mem_reg~5237_combout ;
wire \mem1|mem_reg~5238_combout ;
wire \mem1|mem_reg~6773_combout ;
wire \mem1|mem_reg~2614_q ;
wire \mem1|mem_reg~6770_combout ;
wire \mem1|mem_reg~2598_q ;
wire \mem1|mem_reg~6771_combout ;
wire \mem1|mem_reg~2582_q ;
wire \mem1|mem_reg~6772_combout ;
wire \mem1|mem_reg~2566_q ;
wire \mem1|mem_reg~5239_combout ;
wire \mem1|mem_reg~5240_combout ;
wire \mem1|mem_reg~5241_combout ;
wire \mem1|mem_reg~6765_combout ;
wire \mem1|mem_reg~3638_q ;
wire \mem1|mem_reg~6762_combout ;
wire \mem1|mem_reg~3622_q ;
wire \mem1|mem_reg~6764_combout ;
wire \mem1|mem_reg~3590_q ;
wire \mem1|mem_reg~6763_combout ;
wire \mem1|mem_reg~3606_q ;
wire \mem1|mem_reg~5235_combout ;
wire \mem1|mem_reg~5236_combout ;
wire \mem1|mem_reg~6774_combout ;
wire \mem1|mem_reg~3878_q ;
wire \mem1|mem_reg~6777_combout ;
wire \mem1|mem_reg~3894_q ;
wire \mem1|mem_reg~6775_combout ;
wire \mem1|mem_reg~3862_q ;
wire \mem1|mem_reg~6776_combout ;
wire \mem1|mem_reg~3846_q ;
wire \mem1|mem_reg~5242_combout ;
wire \mem1|mem_reg~5243_combout ;
wire \mem1|mem_reg~5244_combout ;
wire \mem1|mem_reg~3366feeder_combout ;
wire \mem1|mem_reg~3366_q ;
wire \mem1|mem_reg~3382_q ;
wire \mem1|mem_reg~3350feeder_combout ;
wire \mem1|mem_reg~3350_q ;
wire \mem1|mem_reg~3334_q ;
wire \mem1|mem_reg~5211_combout ;
wire \mem1|mem_reg~5212_combout ;
wire \mem1|mem_reg~3126feeder_combout ;
wire \mem1|mem_reg~3126_q ;
wire \mem1|mem_reg~3110_q ;
wire \mem1|mem_reg~3078_q ;
wire \mem1|mem_reg~3094feeder_combout ;
wire \mem1|mem_reg~3094_q ;
wire \mem1|mem_reg~5204_combout ;
wire \mem1|mem_reg~5205_combout ;
wire \mem1|mem_reg~2086feeder_combout ;
wire \mem1|mem_reg~2086_q ;
wire \mem1|mem_reg~2102_q ;
wire \mem1|mem_reg~2070feeder_combout ;
wire \mem1|mem_reg~2070_q ;
wire \mem1|mem_reg~2054_q ;
wire \mem1|mem_reg~5208_combout ;
wire \mem1|mem_reg~5209_combout ;
wire \mem1|mem_reg~2326feeder_combout ;
wire \mem1|mem_reg~2326_q ;
wire \mem1|mem_reg~2310_q ;
wire \mem1|mem_reg~5206_combout ;
wire \mem1|mem_reg~2358_q ;
wire \mem1|mem_reg~2342feeder_combout ;
wire \mem1|mem_reg~2342_q ;
wire \mem1|mem_reg~5207_combout ;
wire \mem1|mem_reg~5210_combout ;
wire \mem1|mem_reg~5213_combout ;
wire \mem1|mem_reg~5245_combout ;
wire \mem1|mem_reg~5246_combout ;
wire \mem1|mem_reg~5289_combout ;
wire \ac1|always0~6_combout ;
wire \ac1|always0~7_combout ;
wire \ac1|op[0]~4_combout ;
wire \ac1|op[0]~8_combout ;
wire \alu1|Add0~0_combout ;
wire \alu1|Add0~24_combout ;
wire \alu1|Mux0~0_combout ;
wire \alu1|Mux0~1_combout ;
wire \dataw[7]~14_combout ;
wire \dataw[7]~15_combout ;
wire \mem1|mem_reg~6887_combout ;
wire \mem1|mem_reg~4023_q ;
wire \mem1|mem_reg~6889_combout ;
wire \mem1|mem_reg~4087_q ;
wire \mem1|mem_reg~6888_combout ;
wire \mem1|mem_reg~3959_q ;
wire \mem1|mem_reg~3895_q ;
wire \mem1|mem_reg~5455_combout ;
wire \mem1|mem_reg~5456_combout ;
wire \mem1|mem_reg~2039feeder_combout ;
wire \mem1|mem_reg~2039_q ;
wire \mem1|mem_reg~1975_q ;
wire \mem1|mem_reg~1911feeder_combout ;
wire \mem1|mem_reg~1911_q ;
wire \mem1|mem_reg~1847_q ;
wire \mem1|mem_reg~5448_combout ;
wire \mem1|mem_reg~5449_combout ;
wire \mem1|mem_reg~6886_combout ;
wire \mem1|mem_reg~3575_q ;
wire \mem1|mem_reg~3447_q ;
wire \mem1|mem_reg~6885_combout ;
wire \mem1|mem_reg~3511_q ;
wire \mem1|mem_reg~3383_q ;
wire \mem1|mem_reg~5450_combout ;
wire \mem1|mem_reg~5451_combout ;
wire \mem1|mem_reg~1399feeder_combout ;
wire \mem1|mem_reg~1399_q ;
wire \mem1|mem_reg~1527_q ;
wire \mem1|mem_reg~1463feeder_combout ;
wire \mem1|mem_reg~1463_q ;
wire \mem1|mem_reg~1335_q ;
wire \mem1|mem_reg~5452_combout ;
wire \mem1|mem_reg~5453_combout ;
wire \mem1|mem_reg~5454_combout ;
wire \mem1|mem_reg~5457_combout ;
wire \mem1|mem_reg~6884_combout ;
wire \mem1|mem_reg~2807_q ;
wire \mem1|mem_reg~6882_combout ;
wire \mem1|mem_reg~2743_q ;
wire \mem1|mem_reg~6883_combout ;
wire \mem1|mem_reg~2679_q ;
wire \mem1|mem_reg~2615_q ;
wire \mem1|mem_reg~5444_combout ;
wire \mem1|mem_reg~5445_combout ;
wire \mem1|mem_reg~695feeder_combout ;
wire \mem1|mem_reg~695_q ;
wire \mem1|mem_reg~759_q ;
wire \mem1|mem_reg~631feeder_combout ;
wire \mem1|mem_reg~631_q ;
wire \mem1|mem_reg~567_q ;
wire \mem1|mem_reg~5439_combout ;
wire \mem1|mem_reg~5440_combout ;
wire \mem1|mem_reg~119feeder_combout ;
wire \mem1|mem_reg~119_q ;
wire \mem1|mem_reg~247_q ;
wire \mem1|mem_reg~6881_combout ;
wire \mem1|mem_reg~55_q ;
wire \mem1|mem_reg~183_q ;
wire \mem1|mem_reg~5441_combout ;
wire \mem1|mem_reg~5442_combout ;
wire \mem1|mem_reg~5443_combout ;
wire \mem1|mem_reg~6880_combout ;
wire \mem1|mem_reg~2295_q ;
wire \mem1|mem_reg~2167_q ;
wire \mem1|mem_reg~2231feeder_combout ;
wire \mem1|mem_reg~2231_q ;
wire \mem1|mem_reg~2103_q ;
wire \mem1|mem_reg~5437_combout ;
wire \mem1|mem_reg~5438_combout ;
wire \mem1|mem_reg~5446_combout ;
wire \mem1|mem_reg~375feeder_combout ;
wire \mem1|mem_reg~375_q ;
wire \mem1|mem_reg~503_q ;
wire \mem1|mem_reg~439feeder_combout ;
wire \mem1|mem_reg~439_q ;
wire \mem1|mem_reg~311_q ;
wire \mem1|mem_reg~5431_combout ;
wire \mem1|mem_reg~5432_combout ;
wire \mem1|mem_reg~951feeder_combout ;
wire \mem1|mem_reg~951_q ;
wire \mem1|mem_reg~1015_q ;
wire \mem1|mem_reg~887feeder_combout ;
wire \mem1|mem_reg~887_q ;
wire \mem1|mem_reg~823_q ;
wire \mem1|mem_reg~5429_combout ;
wire \mem1|mem_reg~5430_combout ;
wire \mem1|mem_reg~5433_combout ;
wire \mem1|mem_reg~6879_combout ;
wire \mem1|mem_reg~2871_q ;
wire \mem1|mem_reg~2935_q ;
wire \mem1|mem_reg~5434_combout ;
wire \mem1|mem_reg~3063_q ;
wire \mem1|mem_reg~2999feeder_combout ;
wire \mem1|mem_reg~2999_q ;
wire \mem1|mem_reg~5435_combout ;
wire \mem1|mem_reg~6877_combout ;
wire \mem1|mem_reg~2423_q ;
wire \mem1|mem_reg~2551_q ;
wire \mem1|mem_reg~6878_combout ;
wire \mem1|mem_reg~2359_q ;
wire \mem1|mem_reg~2487_q ;
wire \mem1|mem_reg~5427_combout ;
wire \mem1|mem_reg~5428_combout ;
wire \mem1|mem_reg~5436_combout ;
wire \mem1|mem_reg~5447_combout ;
wire \mem1|mem_reg~3831feeder_combout ;
wire \mem1|mem_reg~3831_q ;
wire \mem1|mem_reg~3767_q ;
wire \mem1|mem_reg~6876_combout ;
wire \mem1|mem_reg~3639_q ;
wire \mem1|mem_reg~3703_q ;
wire \mem1|mem_reg~5424_combout ;
wire \mem1|mem_reg~5425_combout ;
wire \mem1|mem_reg~6873_combout ;
wire \mem1|mem_reg~3191_q ;
wire \mem1|mem_reg~3319_q ;
wire \mem1|mem_reg~6874_combout ;
wire \mem1|mem_reg~3255_q ;
wire \mem1|mem_reg~6875_combout ;
wire \mem1|mem_reg~3127_q ;
wire \mem1|mem_reg~5419_combout ;
wire \mem1|mem_reg~5420_combout ;
wire \mem1|mem_reg~1143feeder_combout ;
wire \mem1|mem_reg~1143_q ;
wire \mem1|mem_reg~1271_q ;
wire \mem1|mem_reg~1207feeder_combout ;
wire \mem1|mem_reg~1207_q ;
wire \mem1|mem_reg~1079_q ;
wire \mem1|mem_reg~5421_combout ;
wire \mem1|mem_reg~5422_combout ;
wire \mem1|mem_reg~5423_combout ;
wire \mem1|mem_reg~1783feeder_combout ;
wire \mem1|mem_reg~1783_q ;
wire \mem1|mem_reg~1719_q ;
wire \mem1|mem_reg~1655feeder_combout ;
wire \mem1|mem_reg~1655_q ;
wire \mem1|mem_reg~1591_q ;
wire \mem1|mem_reg~5417_combout ;
wire \mem1|mem_reg~5418_combout ;
wire \mem1|mem_reg~5426_combout ;
wire \mem1|mem_reg~5458_combout ;
wire \mem1|mem_reg~6855_combout ;
wire \mem1|mem_reg~4055_q ;
wire \mem1|mem_reg~6853_combout ;
wire \mem1|mem_reg~3991_q ;
wire \mem1|mem_reg~6854_combout ;
wire \mem1|mem_reg~3927_q ;
wire \mem1|mem_reg~3863_q ;
wire \mem1|mem_reg~5370_combout ;
wire \mem1|mem_reg~5371_combout ;
wire \mem1|mem_reg~1367feeder_combout ;
wire \mem1|mem_reg~1367_q ;
wire \mem1|mem_reg~1495_q ;
wire \mem1|mem_reg~1431feeder_combout ;
wire \mem1|mem_reg~1431_q ;
wire \mem1|mem_reg~1303_q ;
wire \mem1|mem_reg~5367_combout ;
wire \mem1|mem_reg~5368_combout ;
wire \mem1|mem_reg~6852_combout ;
wire \mem1|mem_reg~3543_q ;
wire \mem1|mem_reg~3415_q ;
wire \mem1|mem_reg~3479feeder_combout ;
wire \mem1|mem_reg~3479_q ;
wire \mem1|mem_reg~3351_q ;
wire \mem1|mem_reg~5365_combout ;
wire \mem1|mem_reg~5366_combout ;
wire \mem1|mem_reg~5369_combout ;
wire \mem1|mem_reg~1943feeder_combout ;
wire \mem1|mem_reg~1943_q ;
wire \mem1|mem_reg~2007_q ;
wire \mem1|mem_reg~1879feeder_combout ;
wire \mem1|mem_reg~1879_q ;
wire \mem1|mem_reg~1815_q ;
wire \mem1|mem_reg~5363_combout ;
wire \mem1|mem_reg~5364_combout ;
wire \mem1|mem_reg~5372_combout ;
wire \mem1|mem_reg~2647feeder_combout ;
wire \mem1|mem_reg~2647_q ;
wire \mem1|mem_reg~2583_q ;
wire \mem1|mem_reg~5359_combout ;
wire \mem1|mem_reg~6850_combout ;
wire \mem1|mem_reg~2711_q ;
wire \mem1|mem_reg~6851_combout ;
wire \mem1|mem_reg~2775_q ;
wire \mem1|mem_reg~5360_combout ;
wire \mem1|mem_reg~6849_combout ;
wire \mem1|mem_reg~2263_q ;
wire \mem1|mem_reg~2135_q ;
wire \mem1|mem_reg~2199feeder_combout ;
wire \mem1|mem_reg~2199_q ;
wire \mem1|mem_reg~2071_q ;
wire \mem1|mem_reg~5352_combout ;
wire \mem1|mem_reg~5353_combout ;
wire \mem1|mem_reg~87feeder_combout ;
wire \mem1|mem_reg~87_q ;
wire \mem1|mem_reg~215_q ;
wire \mem1|mem_reg~151feeder_combout ;
wire \mem1|mem_reg~151_q ;
wire \mem1|mem_reg~23_q ;
wire \mem1|mem_reg~5356_combout ;
wire \mem1|mem_reg~5357_combout ;
wire \mem1|mem_reg~663feeder_combout ;
wire \mem1|mem_reg~663_q ;
wire \mem1|mem_reg~535_q ;
wire \mem1|mem_reg~727feeder_combout ;
wire \mem1|mem_reg~727_q ;
wire \mem1|mem_reg~599_q ;
wire \mem1|mem_reg~5354_combout ;
wire \mem1|mem_reg~5355_combout ;
wire \mem1|mem_reg~5358_combout ;
wire \mem1|mem_reg~5361_combout ;
wire \mem1|mem_reg~6845_combout ;
wire \mem1|mem_reg~2391_q ;
wire \mem1|mem_reg~2519_q ;
wire \mem1|mem_reg~6847_combout ;
wire \mem1|mem_reg~2327_q ;
wire \mem1|mem_reg~6846_combout ;
wire \mem1|mem_reg~2455_q ;
wire \mem1|mem_reg~5342_combout ;
wire \mem1|mem_reg~5343_combout ;
wire \mem1|mem_reg~2967feeder_combout ;
wire \mem1|mem_reg~2967_q ;
wire \mem1|mem_reg~3031_q ;
wire \mem1|mem_reg~6848_combout ;
wire \mem1|mem_reg~2839_q ;
wire \mem1|mem_reg~2903_q ;
wire \mem1|mem_reg~5349_combout ;
wire \mem1|mem_reg~5350_combout ;
wire \mem1|mem_reg~343feeder_combout ;
wire \mem1|mem_reg~343_q ;
wire \mem1|mem_reg~471_q ;
wire \mem1|mem_reg~407feeder_combout ;
wire \mem1|mem_reg~407_q ;
wire \mem1|mem_reg~279_q ;
wire \mem1|mem_reg~5346_combout ;
wire \mem1|mem_reg~5347_combout ;
wire \mem1|mem_reg~919feeder_combout ;
wire \mem1|mem_reg~919_q ;
wire \mem1|mem_reg~983_q ;
wire \mem1|mem_reg~855feeder_combout ;
wire \mem1|mem_reg~855_q ;
wire \mem1|mem_reg~791_q ;
wire \mem1|mem_reg~5344_combout ;
wire \mem1|mem_reg~5345_combout ;
wire \mem1|mem_reg~5348_combout ;
wire \mem1|mem_reg~5351_combout ;
wire \mem1|mem_reg~5362_combout ;
wire \mem1|mem_reg~3735feeder_combout ;
wire \mem1|mem_reg~3735_q ;
wire \mem1|mem_reg~6843_combout ;
wire \mem1|mem_reg~3671_q ;
wire \mem1|mem_reg~6844_combout ;
wire \mem1|mem_reg~3607_q ;
wire \mem1|mem_reg~5339_combout ;
wire \mem1|mem_reg~3799_q ;
wire \mem1|mem_reg~5340_combout ;
wire \mem1|mem_reg~6840_combout ;
wire \mem1|mem_reg~3159_q ;
wire \mem1|mem_reg~3287_q ;
wire \mem1|mem_reg~6842_combout ;
wire \mem1|mem_reg~3095_q ;
wire \mem1|mem_reg~6841_combout ;
wire \mem1|mem_reg~3223_q ;
wire \mem1|mem_reg~5334_combout ;
wire \mem1|mem_reg~5335_combout ;
wire \mem1|mem_reg~1111feeder_combout ;
wire \mem1|mem_reg~1111_q ;
wire \mem1|mem_reg~1239_q ;
wire \mem1|mem_reg~1175feeder_combout ;
wire \mem1|mem_reg~1175_q ;
wire \mem1|mem_reg~1047_q ;
wire \mem1|mem_reg~5336_combout ;
wire \mem1|mem_reg~5337_combout ;
wire \mem1|mem_reg~5338_combout ;
wire \mem1|mem_reg~1751feeder_combout ;
wire \mem1|mem_reg~1751_q ;
wire \mem1|mem_reg~1687_q ;
wire \mem1|mem_reg~1623feeder_combout ;
wire \mem1|mem_reg~1623_q ;
wire \mem1|mem_reg~1559_q ;
wire \mem1|mem_reg~5332_combout ;
wire \mem1|mem_reg~5333_combout ;
wire \mem1|mem_reg~5341_combout ;
wire \mem1|mem_reg~5373_combout ;
wire \mem1|mem_reg~2119feeder_combout ;
wire \mem1|mem_reg~2119_q ;
wire \mem1|mem_reg~2247_q ;
wire \mem1|mem_reg~2183feeder_combout ;
wire \mem1|mem_reg~2183_q ;
wire \mem1|mem_reg~2055_q ;
wire \mem1|mem_reg~5378_combout ;
wire \mem1|mem_reg~5379_combout ;
wire \mem1|mem_reg~6859_combout ;
wire \mem1|mem_reg~3207_q ;
wire \mem1|mem_reg~6862_combout ;
wire \mem1|mem_reg~3271_q ;
wire \mem1|mem_reg~6860_combout ;
wire \mem1|mem_reg~3143_q ;
wire \mem1|mem_reg~6861_combout ;
wire \mem1|mem_reg~3079_q ;
wire \mem1|mem_reg~5376_combout ;
wire \mem1|mem_reg~5377_combout ;
wire \mem1|mem_reg~5380_combout ;
wire \mem1|mem_reg~6863_combout ;
wire \mem1|mem_reg~3527_q ;
wire \mem1|mem_reg~3463_q ;
wire \mem1|mem_reg~3399feeder_combout ;
wire \mem1|mem_reg~3399_q ;
wire \mem1|mem_reg~3335_q ;
wire \mem1|mem_reg~5381_combout ;
wire \mem1|mem_reg~5382_combout ;
wire \mem1|mem_reg~6856_combout ;
wire \mem1|mem_reg~2375_q ;
wire \mem1|mem_reg~2503_q ;
wire \mem1|mem_reg~6858_combout ;
wire \mem1|mem_reg~2311_q ;
wire \mem1|mem_reg~6857_combout ;
wire \mem1|mem_reg~2439_q ;
wire \mem1|mem_reg~5374_combout ;
wire \mem1|mem_reg~5375_combout ;
wire \mem1|mem_reg~5383_combout ;
wire \mem1|mem_reg~1415feeder_combout ;
wire \mem1|mem_reg~1415_q ;
wire \mem1|mem_reg~1479_q ;
wire \mem1|mem_reg~1351feeder_combout ;
wire \mem1|mem_reg~1351_q ;
wire \mem1|mem_reg~1287_q ;
wire \mem1|mem_reg~5401_combout ;
wire \mem1|mem_reg~5402_combout ;
wire \mem1|mem_reg~1159feeder_combout ;
wire \mem1|mem_reg~1159_q ;
wire \mem1|mem_reg~1223_q ;
wire \mem1|mem_reg~1095feeder_combout ;
wire \mem1|mem_reg~1095_q ;
wire \mem1|mem_reg~1031_q ;
wire \mem1|mem_reg~5394_combout ;
wire \mem1|mem_reg~5395_combout ;
wire \mem1|mem_reg~6864_combout ;
wire \mem1|mem_reg~263_q ;
wire \mem1|mem_reg~391_q ;
wire \mem1|mem_reg~455feeder_combout ;
wire \mem1|mem_reg~455_q ;
wire \mem1|mem_reg~327_q ;
wire \mem1|mem_reg~5396_combout ;
wire \mem1|mem_reg~5397_combout ;
wire \mem1|mem_reg~135feeder_combout ;
wire \mem1|mem_reg~135_q ;
wire \mem1|mem_reg~7_q ;
wire \mem1|mem_reg~71_q ;
wire \mem1|mem_reg~199feeder_combout ;
wire \mem1|mem_reg~199_q ;
wire \mem1|mem_reg~5398_combout ;
wire \mem1|mem_reg~5399_combout ;
wire \mem1|mem_reg~5400_combout ;
wire \mem1|mem_reg~5403_combout ;
wire \mem1|mem_reg~1671feeder_combout ;
wire \mem1|mem_reg~1671_q ;
wire \mem1|mem_reg~1735_q ;
wire \mem1|mem_reg~1607feeder_combout ;
wire \mem1|mem_reg~1607_q ;
wire \mem1|mem_reg~1543_q ;
wire \mem1|mem_reg~5384_combout ;
wire \mem1|mem_reg~5385_combout ;
wire \mem1|mem_reg~1927feeder_combout ;
wire \mem1|mem_reg~1927_q ;
wire \mem1|mem_reg~1991_q ;
wire \mem1|mem_reg~1863feeder_combout ;
wire \mem1|mem_reg~1863_q ;
wire \mem1|mem_reg~1799_q ;
wire \mem1|mem_reg~5391_combout ;
wire \mem1|mem_reg~5392_combout ;
wire \mem1|mem_reg~647feeder_combout ;
wire \mem1|mem_reg~647_q ;
wire \mem1|mem_reg~519_q ;
wire \mem1|mem_reg~5388_combout ;
wire \mem1|mem_reg~711_q ;
wire \mem1|mem_reg~583feeder_combout ;
wire \mem1|mem_reg~583_q ;
wire \mem1|mem_reg~5389_combout ;
wire \mem1|mem_reg~839feeder_combout ;
wire \mem1|mem_reg~839_q ;
wire \mem1|mem_reg~967_q ;
wire \mem1|mem_reg~903feeder_combout ;
wire \mem1|mem_reg~903_q ;
wire \mem1|mem_reg~775_q ;
wire \mem1|mem_reg~5386_combout ;
wire \mem1|mem_reg~5387_combout ;
wire \mem1|mem_reg~5390_combout ;
wire \mem1|mem_reg~5393_combout ;
wire \mem1|mem_reg~5404_combout ;
wire \mem1|mem_reg~6870_combout ;
wire \mem1|mem_reg~3975_q ;
wire \mem1|mem_reg~6872_combout ;
wire \mem1|mem_reg~4039_q ;
wire \mem1|mem_reg~6871_combout ;
wire \mem1|mem_reg~3911_q ;
wire \mem1|mem_reg~3847_q ;
wire \mem1|mem_reg~5412_combout ;
wire \mem1|mem_reg~5413_combout ;
wire \mem1|mem_reg~2951_q ;
wire \mem1|mem_reg~6865_combout ;
wire \mem1|mem_reg~2823_q ;
wire \mem1|mem_reg~5405_combout ;
wire \mem1|mem_reg~2887feeder_combout ;
wire \mem1|mem_reg~2887_q ;
wire \mem1|mem_reg~3015_q ;
wire \mem1|mem_reg~5406_combout ;
wire \mem1|mem_reg~2567_q ;
wire \mem1|mem_reg~6868_combout ;
wire \mem1|mem_reg~2695_q ;
wire \mem1|mem_reg~5409_combout ;
wire \mem1|mem_reg~2631_q ;
wire \mem1|mem_reg~6869_combout ;
wire \mem1|mem_reg~2759_q ;
wire \mem1|mem_reg~5410_combout ;
wire \mem1|mem_reg~3719feeder_combout ;
wire \mem1|mem_reg~3719_q ;
wire \mem1|mem_reg~3783_q ;
wire \mem1|mem_reg~6867_combout ;
wire \mem1|mem_reg~3591_q ;
wire \mem1|mem_reg~6866_combout ;
wire \mem1|mem_reg~3655_q ;
wire \mem1|mem_reg~5407_combout ;
wire \mem1|mem_reg~5408_combout ;
wire \mem1|mem_reg~5411_combout ;
wire \mem1|mem_reg~5414_combout ;
wire \mem1|mem_reg~5415_combout ;
wire \mem1|mem_reg~5416_combout ;
wire \mem1|mem_reg~1447feeder_combout ;
wire \mem1|mem_reg~1447_q ;
wire \mem1|mem_reg~1511_q ;
wire \mem1|mem_reg~1319_q ;
wire \mem1|mem_reg~1383feeder_combout ;
wire \mem1|mem_reg~1383_q ;
wire \mem1|mem_reg~5317_combout ;
wire \mem1|mem_reg~5318_combout ;
wire \mem1|mem_reg~1255feeder_combout ;
wire \mem1|mem_reg~1255_q ;
wire \mem1|mem_reg~1191_q ;
wire \mem1|mem_reg~1127feeder_combout ;
wire \mem1|mem_reg~1127_q ;
wire \mem1|mem_reg~1063_q ;
wire \mem1|mem_reg~5310_combout ;
wire \mem1|mem_reg~5311_combout ;
wire \mem1|mem_reg~423feeder_combout ;
wire \mem1|mem_reg~423_q ;
wire \mem1|mem_reg~295_q ;
wire \mem1|mem_reg~5312_combout ;
wire \mem1|mem_reg~359feeder_combout ;
wire \mem1|mem_reg~359_q ;
wire \mem1|mem_reg~487_q ;
wire \mem1|mem_reg~5313_combout ;
wire \mem1|mem_reg~6831_combout ;
wire \mem1|mem_reg~231_q ;
wire \mem1|mem_reg~103_q ;
wire \mem1|mem_reg~167feeder_combout ;
wire \mem1|mem_reg~167_q ;
wire \mem1|mem_reg~39_q ;
wire \mem1|mem_reg~5314_combout ;
wire \mem1|mem_reg~5315_combout ;
wire \mem1|mem_reg~5316_combout ;
wire \mem1|mem_reg~5319_combout ;
wire \mem1|mem_reg~935feeder_combout ;
wire \mem1|mem_reg~935_q ;
wire \mem1|mem_reg~807_q ;
wire \mem1|mem_reg~5302_combout ;
wire \mem1|mem_reg~871feeder_combout ;
wire \mem1|mem_reg~871_q ;
wire \mem1|mem_reg~999_q ;
wire \mem1|mem_reg~5303_combout ;
wire \mem1|mem_reg~615feeder_combout ;
wire \mem1|mem_reg~615_q ;
wire \mem1|mem_reg~743_q ;
wire \mem1|mem_reg~679feeder_combout ;
wire \mem1|mem_reg~679_q ;
wire \mem1|mem_reg~551_q ;
wire \mem1|mem_reg~5304_combout ;
wire \mem1|mem_reg~5305_combout ;
wire \mem1|mem_reg~5306_combout ;
wire \mem1|mem_reg~1767feeder_combout ;
wire \mem1|mem_reg~1767_q ;
wire \mem1|mem_reg~1703_q ;
wire \mem1|mem_reg~1639feeder_combout ;
wire \mem1|mem_reg~1639_q ;
wire \mem1|mem_reg~1575_q ;
wire \mem1|mem_reg~5300_combout ;
wire \mem1|mem_reg~5301_combout ;
wire \mem1|mem_reg~1959feeder_combout ;
wire \mem1|mem_reg~1959_q ;
wire \mem1|mem_reg~2023_q ;
wire \mem1|mem_reg~1895feeder_combout ;
wire \mem1|mem_reg~1895_q ;
wire \mem1|mem_reg~1831_q ;
wire \mem1|mem_reg~5307_combout ;
wire \mem1|mem_reg~5308_combout ;
wire \mem1|mem_reg~5309_combout ;
wire \mem1|mem_reg~5320_combout ;
wire \mem1|mem_reg~6825_combout ;
wire \mem1|mem_reg~3239_q ;
wire \mem1|mem_reg~3303_q ;
wire \mem1|mem_reg~6827_combout ;
wire \mem1|mem_reg~3111_q ;
wire \mem1|mem_reg~6826_combout ;
wire \mem1|mem_reg~3175_q ;
wire \mem1|mem_reg~5292_combout ;
wire \mem1|mem_reg~5293_combout ;
wire \mem1|mem_reg~6828_combout ;
wire \mem1|mem_reg~2279_q ;
wire \mem1|mem_reg~2151_q ;
wire \mem1|mem_reg~2215feeder_combout ;
wire \mem1|mem_reg~2215_q ;
wire \mem1|mem_reg~2087_q ;
wire \mem1|mem_reg~5294_combout ;
wire \mem1|mem_reg~5295_combout ;
wire \mem1|mem_reg~5296_combout ;
wire \mem1|mem_reg~6823_combout ;
wire \mem1|mem_reg~2407_q ;
wire \mem1|mem_reg~2535_q ;
wire \mem1|mem_reg~2471_q ;
wire \mem1|mem_reg~6824_combout ;
wire \mem1|mem_reg~2343_q ;
wire \mem1|mem_reg~5290_combout ;
wire \mem1|mem_reg~5291_combout ;
wire \mem1|mem_reg~6829_combout ;
wire \mem1|mem_reg~3495_q ;
wire \mem1|mem_reg~3431feeder_combout ;
wire \mem1|mem_reg~3431_q ;
wire \mem1|mem_reg~3367_q ;
wire \mem1|mem_reg~5297_combout ;
wire \mem1|mem_reg~6830_combout ;
wire \mem1|mem_reg~3559_q ;
wire \mem1|mem_reg~5298_combout ;
wire \mem1|mem_reg~5299_combout ;
wire \mem1|mem_reg~6839_combout ;
wire \mem1|mem_reg~4071_q ;
wire \mem1|mem_reg~6837_combout ;
wire \mem1|mem_reg~4007_q ;
wire \mem1|mem_reg~6838_combout ;
wire \mem1|mem_reg~3943_q ;
wire \mem1|mem_reg~3879_q ;
wire \mem1|mem_reg~5328_combout ;
wire \mem1|mem_reg~5329_combout ;
wire \mem1|mem_reg~3751feeder_combout ;
wire \mem1|mem_reg~3751_q ;
wire \mem1|mem_reg~3815_q ;
wire \mem1|mem_reg~6833_combout ;
wire \mem1|mem_reg~3687_q ;
wire \mem1|mem_reg~6834_combout ;
wire \mem1|mem_reg~3623_q ;
wire \mem1|mem_reg~5323_combout ;
wire \mem1|mem_reg~5324_combout ;
wire \mem1|mem_reg~6836_combout ;
wire \mem1|mem_reg~2791_q ;
wire \mem1|mem_reg~2663_q ;
wire \mem1|mem_reg~6835_combout ;
wire \mem1|mem_reg~2727_q ;
wire \mem1|mem_reg~2599_q ;
wire \mem1|mem_reg~5325_combout ;
wire \mem1|mem_reg~5326_combout ;
wire \mem1|mem_reg~5327_combout ;
wire \mem1|mem_reg~3047feeder_combout ;
wire \mem1|mem_reg~3047_q ;
wire \mem1|mem_reg~2919_q ;
wire \mem1|mem_reg~6832_combout ;
wire \mem1|mem_reg~2855_q ;
wire \mem1|mem_reg~2983_q ;
wire \mem1|mem_reg~5321_combout ;
wire \mem1|mem_reg~5322_combout ;
wire \mem1|mem_reg~5330_combout ;
wire \mem1|mem_reg~5331_combout ;
wire \mem1|mem_reg~5459_combout ;
wire \ac1|always0~13_combout ;
wire \contr|next_state.S13~0_combout ;
wire \contr|next_state.S39~0_combout ;
wire \contr|next_state.S50~0_combout ;
wire \contr|state.S50~q ;
wire \contr|next_state.S54~0_combout ;
wire \contr|state.S54~q ;
wire \contr|WideOr12~0_combout ;
wire \mem1|mem_reg~5663_combout ;
wire \mem1|mem_reg~156_q ;
wire \mem1|mem_reg~60feeder_combout ;
wire \mem1|mem_reg~60_q ;
wire \mem1|mem_reg~188feeder_combout ;
wire \mem1|mem_reg~188_q ;
wire \mem1|mem_reg~5473_combout ;
wire \mem1|mem_reg~5474_combout ;
wire \mem1|mem_reg~140feeder_combout ;
wire \mem1|mem_reg~140_q ;
wire \mem1|mem_reg~12feeder_combout ;
wire \mem1|mem_reg~12_q ;
wire \mem1|mem_reg~5470_combout ;
wire \mem1|mem_reg~76feeder_combout ;
wire \mem1|mem_reg~76_q ;
wire \mem1|mem_reg~108feeder_combout ;
wire \mem1|mem_reg~108_q ;
wire \mem1|mem_reg~5471_combout ;
wire \mem1|mem_reg~5472_combout ;
wire \mem1|mem_reg~5475_combout ;
wire \mem1|mem_reg~5476_combout ;
wire \ac1|Equal18~12_combout ;
wire \contr|next_state.S46~0_combout ;
wire \contr|state.S46~q ;
wire \contr|Selector5~0_combout ;
wire \contr|state.S22~q ;
wire \dataw[0]~0_combout ;
wire \dataw[0]~1_combout ;
wire \mem1|mem_reg~2976feeder_combout ;
wire \mem1|mem_reg~2976_q ;
wire \mem1|mem_reg~2720_q ;
wire \mem1|mem_reg~928feeder_combout ;
wire \mem1|mem_reg~928_q ;
wire \mem1|mem_reg~672_q ;
wire \mem1|mem_reg~4100_combout ;
wire \mem1|mem_reg~4101_combout ;
wire \mem1|mem_reg~1952feeder_combout ;
wire \mem1|mem_reg~1952_q ;
wire \mem1|mem_reg~1696_q ;
wire \mem1|mem_reg~4107_combout ;
wire \mem1|mem_reg~4000feeder_combout ;
wire \mem1|mem_reg~4000_q ;
wire \mem1|mem_reg~3744_q ;
wire \mem1|mem_reg~4108_combout ;
wire \mem1|mem_reg~1440feeder_combout ;
wire \mem1|mem_reg~1440_q ;
wire \mem1|mem_reg~3488_q ;
wire \mem1|mem_reg~3232feeder_combout ;
wire \mem1|mem_reg~3232_q ;
wire \mem1|mem_reg~1184_q ;
wire \mem1|mem_reg~4102_combout ;
wire \mem1|mem_reg~4103_combout ;
wire \mem1|mem_reg~416feeder_combout ;
wire \mem1|mem_reg~416_q ;
wire \mem1|mem_reg~2464_q ;
wire \mem1|mem_reg~2208feeder_combout ;
wire \mem1|mem_reg~2208_q ;
wire \mem1|mem_reg~160_q ;
wire \mem1|mem_reg~4104_combout ;
wire \mem1|mem_reg~4105_combout ;
wire \mem1|mem_reg~4106_combout ;
wire \mem1|mem_reg~4109_combout ;
wire \mem1|mem_reg~3296feeder_combout ;
wire \mem1|mem_reg~3296_q ;
wire \mem1|mem_reg~3808_q ;
wire \mem1|mem_reg~2784feeder_combout ;
wire \mem1|mem_reg~2784_q ;
wire \mem1|mem_reg~2272_q ;
wire \mem1|mem_reg~4133_combout ;
wire \mem1|mem_reg~4134_combout ;
wire \mem1|mem_reg~1248feeder_combout ;
wire \mem1|mem_reg~1248_q ;
wire \mem1|mem_reg~1760_q ;
wire \mem1|mem_reg~5967_combout ;
wire \mem1|mem_reg~224_q ;
wire \mem1|mem_reg~736_q ;
wire \mem1|mem_reg~4135_combout ;
wire \mem1|mem_reg~4136_combout ;
wire \mem1|mem_reg~4137_combout ;
wire \mem1|mem_reg~3040feeder_combout ;
wire \mem1|mem_reg~3040_q ;
wire \mem1|mem_reg~4064_q ;
wire \mem1|mem_reg~3552feeder_combout ;
wire \mem1|mem_reg~3552_q ;
wire \mem1|mem_reg~2528_q ;
wire \mem1|mem_reg~4138_combout ;
wire \mem1|mem_reg~4139_combout ;
wire \mem1|mem_reg~2016feeder_combout ;
wire \mem1|mem_reg~2016_q ;
wire \mem1|mem_reg~992_q ;
wire \mem1|mem_reg~1504feeder_combout ;
wire \mem1|mem_reg~1504_q ;
wire \mem1|mem_reg~480_q ;
wire \mem1|mem_reg~4131_combout ;
wire \mem1|mem_reg~4132_combout ;
wire \mem1|mem_reg~4140_combout ;
wire \mem1|mem_reg~608feeder_combout ;
wire \mem1|mem_reg~608_q ;
wire \mem1|mem_reg~1632_q ;
wire \mem1|mem_reg~1120feeder_combout ;
wire \mem1|mem_reg~1120_q ;
wire \mem1|mem_reg~96_q ;
wire \mem1|mem_reg~4114_combout ;
wire \mem1|mem_reg~4115_combout ;
wire \mem1|mem_reg~1376feeder_combout ;
wire \mem1|mem_reg~1376_q ;
wire \mem1|mem_reg~1888_q ;
wire \mem1|mem_reg~864feeder_combout ;
wire \mem1|mem_reg~864_q ;
wire \mem1|mem_reg~352_q ;
wire \mem1|mem_reg~4112_combout ;
wire \mem1|mem_reg~4113_combout ;
wire \mem1|mem_reg~4116_combout ;
wire \mem1|mem_reg~3424feeder_combout ;
wire \mem1|mem_reg~3424_q ;
wire \mem1|mem_reg~3936_q ;
wire \mem1|mem_reg~2400_q ;
wire \mem1|mem_reg~2912feeder_combout ;
wire \mem1|mem_reg~2912_q ;
wire \mem1|mem_reg~4117_combout ;
wire \mem1|mem_reg~4118_combout ;
wire \mem1|mem_reg~3680feeder_combout ;
wire \mem1|mem_reg~3680_q ;
wire \mem1|mem_reg~2656_q ;
wire \mem1|mem_reg~3168feeder_combout ;
wire \mem1|mem_reg~3168_q ;
wire \mem1|mem_reg~2144_q ;
wire \mem1|mem_reg~4110_combout ;
wire \mem1|mem_reg~4111_combout ;
wire \mem1|mem_reg~4119_combout ;
wire \mem1|mem_reg~2080feeder_combout ;
wire \mem1|mem_reg~2080_q ;
wire \mem1|mem_reg~288feeder_combout ;
wire \mem1|mem_reg~288_q ;
wire \mem1|mem_reg~32feeder_combout ;
wire \mem1|mem_reg~32_q ;
wire \mem1|mem_reg~4124_combout ;
wire \mem1|mem_reg~2336_q ;
wire \mem1|mem_reg~4125_combout ;
wire \mem1|mem_reg~800feeder_combout ;
wire \mem1|mem_reg~800_q ;
wire \mem1|mem_reg~2848_q ;
wire \mem1|mem_reg~544_q ;
wire \mem1|mem_reg~2592feeder_combout ;
wire \mem1|mem_reg~2592_q ;
wire \mem1|mem_reg~4122_combout ;
wire \mem1|mem_reg~4123_combout ;
wire \mem1|mem_reg~4126_combout ;
wire \mem1|mem_reg~1824feeder_combout ;
wire \mem1|mem_reg~1824_q ;
wire \mem1|mem_reg~3872_q ;
wire \mem1|mem_reg~3616feeder_combout ;
wire \mem1|mem_reg~3616_q ;
wire \mem1|mem_reg~1568_q ;
wire \mem1|mem_reg~4127_combout ;
wire \mem1|mem_reg~4128_combout ;
wire \mem1|mem_reg~3360feeder_combout ;
wire \mem1|mem_reg~3360_q ;
wire \mem1|mem_reg~3104_q ;
wire \mem1|mem_reg~1056_q ;
wire \mem1|mem_reg~1312feeder_combout ;
wire \mem1|mem_reg~1312_q ;
wire \mem1|mem_reg~4120_combout ;
wire \mem1|mem_reg~4121_combout ;
wire \mem1|mem_reg~4129_combout ;
wire \mem1|mem_reg~4130_combout ;
wire \mem1|mem_reg~4141_combout ;
wire \mem1|mem_reg~1856feeder_combout ;
wire \mem1|mem_reg~1856_q ;
wire \mem1|mem_reg~3904_q ;
wire \mem1|mem_reg~2880feeder_combout ;
wire \mem1|mem_reg~2880_q ;
wire \mem1|mem_reg~832_q ;
wire \mem1|mem_reg~4201_combout ;
wire \mem1|mem_reg~4202_combout ;
wire \mem1|mem_reg~1600feeder_combout ;
wire \mem1|mem_reg~1600_q ;
wire \mem1|mem_reg~3648_q ;
wire \mem1|mem_reg~2624feeder_combout ;
wire \mem1|mem_reg~2624_q ;
wire \mem1|mem_reg~576_q ;
wire \mem1|mem_reg~4194_combout ;
wire \mem1|mem_reg~4195_combout ;
wire \mem1|mem_reg~1344feeder_combout ;
wire \mem1|mem_reg~1344_q ;
wire \mem1|mem_reg~3392_q ;
wire \mem1|mem_reg~2368feeder_combout ;
wire \mem1|mem_reg~2368_q ;
wire \mem1|mem_reg~320_q ;
wire \mem1|mem_reg~4196_combout ;
wire \mem1|mem_reg~4197_combout ;
wire \mem1|mem_reg~1088feeder_combout ;
wire \mem1|mem_reg~1088_q ;
wire \mem1|mem_reg~3136_q ;
wire \mem1|mem_reg~2112feeder_combout ;
wire \mem1|mem_reg~2112_q ;
wire \mem1|mem_reg~64_q ;
wire \mem1|mem_reg~4198_combout ;
wire \mem1|mem_reg~4199_combout ;
wire \mem1|mem_reg~4200_combout ;
wire \mem1|mem_reg~4203_combout ;
wire \mem1|mem_reg~1280feeder_combout ;
wire \mem1|mem_reg~1280_q ;
wire \mem1|mem_reg~3328_q ;
wire \mem1|mem_reg~5968_combout ;
wire \mem1|mem_reg~256_q ;
wire \mem1|mem_reg~2304_q ;
wire \mem1|mem_reg~4204_combout ;
wire \mem1|mem_reg~4205_combout ;
wire \mem1|mem_reg~2816feeder_combout ;
wire \mem1|mem_reg~2816_q ;
wire \mem1|mem_reg~768_q ;
wire \mem1|mem_reg~4211_combout ;
wire \mem1|mem_reg~3840_q ;
wire \mem1|mem_reg~1792feeder_combout ;
wire \mem1|mem_reg~1792_q ;
wire \mem1|mem_reg~4212_combout ;
wire \mem1|mem_reg~1024feeder_combout ;
wire \mem1|mem_reg~1024_q ;
wire \mem1|mem_reg~3072_q ;
wire \mem1|mem_reg~2048feeder_combout ;
wire \mem1|mem_reg~2048_q ;
wire \mem1|mem_reg~0_q ;
wire \mem1|mem_reg~4208_combout ;
wire \mem1|mem_reg~4209_combout ;
wire \mem1|mem_reg~1536feeder_combout ;
wire \mem1|mem_reg~1536_q ;
wire \mem1|mem_reg~3584_q ;
wire \mem1|mem_reg~512_q ;
wire \mem1|mem_reg~2560feeder_combout ;
wire \mem1|mem_reg~2560_q ;
wire \mem1|mem_reg~4206_combout ;
wire \mem1|mem_reg~4207_combout ;
wire \mem1|mem_reg~4210_combout ;
wire \mem1|mem_reg~4213_combout ;
wire \mem1|mem_reg~4214_combout ;
wire \mem1|mem_reg~3008feeder_combout ;
wire \mem1|mem_reg~3008_q ;
wire \mem1|mem_reg~4032_q ;
wire \mem1|mem_reg~3520feeder_combout ;
wire \mem1|mem_reg~3520_q ;
wire \mem1|mem_reg~2496_q ;
wire \mem1|mem_reg~4222_combout ;
wire \mem1|mem_reg~4223_combout ;
wire \mem1|mem_reg~3264feeder_combout ;
wire \mem1|mem_reg~3264_q ;
wire \mem1|mem_reg~2752feeder_combout ;
wire \mem1|mem_reg~2752_q ;
wire \mem1|mem_reg~2240_q ;
wire \mem1|mem_reg~4215_combout ;
wire \mem1|mem_reg~3776_q ;
wire \mem1|mem_reg~4216_combout ;
wire \mem1|mem_reg~704feeder_combout ;
wire \mem1|mem_reg~704_q ;
wire \mem1|mem_reg~1728_q ;
wire \mem1|mem_reg~1216feeder_combout ;
wire \mem1|mem_reg~1216_q ;
wire \mem1|mem_reg~192_q ;
wire \mem1|mem_reg~4219_combout ;
wire \mem1|mem_reg~4220_combout ;
wire \mem1|mem_reg~960feeder_combout ;
wire \mem1|mem_reg~960_q ;
wire \mem1|mem_reg~1472feeder_combout ;
wire \mem1|mem_reg~1472_q ;
wire \mem1|mem_reg~448_q ;
wire \mem1|mem_reg~4217_combout ;
wire \mem1|mem_reg~1984_q ;
wire \mem1|mem_reg~4218_combout ;
wire \mem1|mem_reg~4221_combout ;
wire \mem1|mem_reg~4224_combout ;
wire \mem1|mem_reg~3456feeder_combout ;
wire \mem1|mem_reg~3456_q ;
wire \mem1|mem_reg~3200_q ;
wire \mem1|mem_reg~2432feeder_combout ;
wire \mem1|mem_reg~2432_q ;
wire \mem1|mem_reg~2176_q ;
wire \mem1|mem_reg~4184_combout ;
wire \mem1|mem_reg~4185_combout ;
wire \mem1|mem_reg~3712feeder_combout ;
wire \mem1|mem_reg~3712_q ;
wire \mem1|mem_reg~3968_q ;
wire \mem1|mem_reg~2944feeder_combout ;
wire \mem1|mem_reg~2944_q ;
wire \mem1|mem_reg~2688_q ;
wire \mem1|mem_reg~4191_combout ;
wire \mem1|mem_reg~4192_combout ;
wire \mem1|mem_reg~1152feeder_combout ;
wire \mem1|mem_reg~1152_q ;
wire \mem1|mem_reg~1408_q ;
wire \mem1|mem_reg~384feeder_combout ;
wire \mem1|mem_reg~384_q ;
wire \mem1|mem_reg~128_q ;
wire \mem1|mem_reg~4188_combout ;
wire \mem1|mem_reg~4189_combout ;
wire \mem1|mem_reg~1664feeder_combout ;
wire \mem1|mem_reg~1664_q ;
wire \mem1|mem_reg~1920_q ;
wire \mem1|mem_reg~896feeder_combout ;
wire \mem1|mem_reg~896_q ;
wire \mem1|mem_reg~640_q ;
wire \mem1|mem_reg~4186_combout ;
wire \mem1|mem_reg~4187_combout ;
wire \mem1|mem_reg~4190_combout ;
wire \mem1|mem_reg~4193_combout ;
wire \mem1|mem_reg~4225_combout ;
wire \mem1|mem_reg~1424feeder_combout ;
wire \mem1|mem_reg~1424_q ;
wire \mem1|mem_reg~3216feeder_combout ;
wire \mem1|mem_reg~3216_q ;
wire \mem1|mem_reg~1168_q ;
wire \mem1|mem_reg~4144_combout ;
wire \mem1|mem_reg~3472_q ;
wire \mem1|mem_reg~4145_combout ;
wire \mem1|mem_reg~2192feeder_combout ;
wire \mem1|mem_reg~2192_q ;
wire \mem1|mem_reg~2448_q ;
wire \mem1|mem_reg~400feeder_combout ;
wire \mem1|mem_reg~400_q ;
wire \mem1|mem_reg~144_q ;
wire \mem1|mem_reg~4146_combout ;
wire \mem1|mem_reg~4147_combout ;
wire \mem1|mem_reg~4148_combout ;
wire \mem1|mem_reg~912feeder_combout ;
wire \mem1|mem_reg~912_q ;
wire \mem1|mem_reg~656_q ;
wire \mem1|mem_reg~4142_combout ;
wire \mem1|mem_reg~2704_q ;
wire \mem1|mem_reg~2960feeder_combout ;
wire \mem1|mem_reg~2960_q ;
wire \mem1|mem_reg~4143_combout ;
wire \mem1|mem_reg~3728feeder_combout ;
wire \mem1|mem_reg~3728_q ;
wire \mem1|mem_reg~3984_q ;
wire \mem1|mem_reg~1936feeder_combout ;
wire \mem1|mem_reg~1936_q ;
wire \mem1|mem_reg~1680_q ;
wire \mem1|mem_reg~4149_combout ;
wire \mem1|mem_reg~4150_combout ;
wire \mem1|mem_reg~4151_combout ;
wire \mem1|mem_reg~2640feeder_combout ;
wire \mem1|mem_reg~2640_q ;
wire \mem1|mem_reg~3664_q ;
wire \mem1|mem_reg~3152feeder_combout ;
wire \mem1|mem_reg~3152_q ;
wire \mem1|mem_reg~2128_q ;
wire \mem1|mem_reg~4152_combout ;
wire \mem1|mem_reg~4153_combout ;
wire \mem1|mem_reg~2896feeder_combout ;
wire \mem1|mem_reg~2896_q ;
wire \mem1|mem_reg~2384_q ;
wire \mem1|mem_reg~4159_combout ;
wire \mem1|mem_reg~3408feeder_combout ;
wire \mem1|mem_reg~3408_q ;
wire \mem1|mem_reg~3920_q ;
wire \mem1|mem_reg~4160_combout ;
wire \mem1|mem_reg~592feeder_combout ;
wire \mem1|mem_reg~592_q ;
wire \mem1|mem_reg~1616_q ;
wire \mem1|mem_reg~1104feeder_combout ;
wire \mem1|mem_reg~1104_q ;
wire \mem1|mem_reg~80_q ;
wire \mem1|mem_reg~4156_combout ;
wire \mem1|mem_reg~4157_combout ;
wire \mem1|mem_reg~1360feeder_combout ;
wire \mem1|mem_reg~1360_q ;
wire \mem1|mem_reg~848feeder_combout ;
wire \mem1|mem_reg~848_q ;
wire \mem1|mem_reg~336_q ;
wire \mem1|mem_reg~4154_combout ;
wire \mem1|mem_reg~1872_q ;
wire \mem1|mem_reg~4155_combout ;
wire \mem1|mem_reg~4158_combout ;
wire \mem1|mem_reg~4161_combout ;
wire \mem1|mem_reg~3600feeder_combout ;
wire \mem1|mem_reg~3600_q ;
wire \mem1|mem_reg~3856_q ;
wire \mem1|mem_reg~1808feeder_combout ;
wire \mem1|mem_reg~1808_q ;
wire \mem1|mem_reg~1552_q ;
wire \mem1|mem_reg~4169_combout ;
wire \mem1|mem_reg~4170_combout ;
wire \mem1|mem_reg~2576feeder_combout ;
wire \mem1|mem_reg~2576_q ;
wire \mem1|mem_reg~2832_q ;
wire \mem1|mem_reg~784feeder_combout ;
wire \mem1|mem_reg~784_q ;
wire \mem1|mem_reg~528_q ;
wire \mem1|mem_reg~4164_combout ;
wire \mem1|mem_reg~4165_combout ;
wire \mem1|mem_reg~2064feeder_combout ;
wire \mem1|mem_reg~2064_q ;
wire \mem1|mem_reg~2320_q ;
wire \mem1|mem_reg~272feeder_combout ;
wire \mem1|mem_reg~272_q ;
wire \mem1|mem_reg~16_q ;
wire \mem1|mem_reg~4166_combout ;
wire \mem1|mem_reg~4167_combout ;
wire \mem1|mem_reg~4168_combout ;
wire \mem1|mem_reg~1296feeder_combout ;
wire \mem1|mem_reg~1296_q ;
wire \mem1|mem_reg~1040_q ;
wire \mem1|mem_reg~4162_combout ;
wire \mem1|mem_reg~3344_q ;
wire \mem1|mem_reg~3088feeder_combout ;
wire \mem1|mem_reg~3088_q ;
wire \mem1|mem_reg~4163_combout ;
wire \mem1|mem_reg~4171_combout ;
wire \mem1|mem_reg~4172_combout ;
wire \mem1|mem_reg~976feeder_combout ;
wire \mem1|mem_reg~976_q ;
wire \mem1|mem_reg~2000_q ;
wire \mem1|mem_reg~1488feeder_combout ;
wire \mem1|mem_reg~1488_q ;
wire \mem1|mem_reg~464_q ;
wire \mem1|mem_reg~4173_combout ;
wire \mem1|mem_reg~4174_combout ;
wire \mem1|mem_reg~3536feeder_combout ;
wire \mem1|mem_reg~3536_q ;
wire \mem1|mem_reg~2512_q ;
wire \mem1|mem_reg~4180_combout ;
wire \mem1|mem_reg~3024feeder_combout ;
wire \mem1|mem_reg~3024_q ;
wire \mem1|mem_reg~4048_q ;
wire \mem1|mem_reg~4181_combout ;
wire \mem1|mem_reg~1232feeder_combout ;
wire \mem1|mem_reg~1232_q ;
wire \mem1|mem_reg~1744_q ;
wire \mem1|mem_reg~720feeder_combout ;
wire \mem1|mem_reg~720_q ;
wire \mem1|mem_reg~208_q ;
wire \mem1|mem_reg~4177_combout ;
wire \mem1|mem_reg~4178_combout ;
wire \mem1|mem_reg~3280feeder_combout ;
wire \mem1|mem_reg~3280_q ;
wire \mem1|mem_reg~3792_q ;
wire \mem1|mem_reg~2768feeder_combout ;
wire \mem1|mem_reg~2768_q ;
wire \mem1|mem_reg~2256_q ;
wire \mem1|mem_reg~4175_combout ;
wire \mem1|mem_reg~4176_combout ;
wire \mem1|mem_reg~4179_combout ;
wire \mem1|mem_reg~4182_combout ;
wire \mem1|mem_reg~4183_combout ;
wire \mem1|mem_reg~4226_combout ;
wire \mem1|mem_reg~432feeder_combout ;
wire \mem1|mem_reg~432_q ;
wire \mem1|mem_reg~2480_q ;
wire \mem1|mem_reg~2224feeder_combout ;
wire \mem1|mem_reg~2224_q ;
wire \mem1|mem_reg~176_q ;
wire \mem1|mem_reg~4231_combout ;
wire \mem1|mem_reg~4232_combout ;
wire \mem1|mem_reg~1456feeder_combout ;
wire \mem1|mem_reg~1456_q ;
wire \mem1|mem_reg~3504_q ;
wire \mem1|mem_reg~1200_q ;
wire \mem1|mem_reg~3248feeder_combout ;
wire \mem1|mem_reg~3248_q ;
wire \mem1|mem_reg~4229_combout ;
wire \mem1|mem_reg~4230_combout ;
wire \mem1|mem_reg~4233_combout ;
wire \mem1|mem_reg~3760feeder_combout ;
wire \mem1|mem_reg~3760_q ;
wire \mem1|mem_reg~4016_q ;
wire \mem1|mem_reg~1968feeder_combout ;
wire \mem1|mem_reg~1968_q ;
wire \mem1|mem_reg~1712_q ;
wire \mem1|mem_reg~4234_combout ;
wire \mem1|mem_reg~4235_combout ;
wire \mem1|mem_reg~2992feeder_combout ;
wire \mem1|mem_reg~2992_q ;
wire \mem1|mem_reg~2736_q ;
wire \mem1|mem_reg~944feeder_combout ;
wire \mem1|mem_reg~944_q ;
wire \mem1|mem_reg~688_q ;
wire \mem1|mem_reg~4227_combout ;
wire \mem1|mem_reg~4228_combout ;
wire \mem1|mem_reg~4236_combout ;
wire \mem1|mem_reg~1840feeder_combout ;
wire \mem1|mem_reg~1840_q ;
wire \mem1|mem_reg~3888_q ;
wire \mem1|mem_reg~3632feeder_combout ;
wire \mem1|mem_reg~3632_q ;
wire \mem1|mem_reg~1584_q ;
wire \mem1|mem_reg~4254_combout ;
wire \mem1|mem_reg~4255_combout ;
wire \mem1|mem_reg~816feeder_combout ;
wire \mem1|mem_reg~816_q ;
wire \mem1|mem_reg~2864_q ;
wire \mem1|mem_reg~2608feeder_combout ;
wire \mem1|mem_reg~2608_q ;
wire \mem1|mem_reg~560_q ;
wire \mem1|mem_reg~4249_combout ;
wire \mem1|mem_reg~4250_combout ;
wire \mem1|mem_reg~2096feeder_combout ;
wire \mem1|mem_reg~2096_q ;
wire \mem1|mem_reg~2352_q ;
wire \mem1|mem_reg~5970_combout ;
wire \mem1|mem_reg~48_q ;
wire \mem1|mem_reg~304_q ;
wire \mem1|mem_reg~4251_combout ;
wire \mem1|mem_reg~4252_combout ;
wire \mem1|mem_reg~4253_combout ;
wire \mem1|mem_reg~3120feeder_combout ;
wire \mem1|mem_reg~3120_q ;
wire \mem1|mem_reg~1328feeder_combout ;
wire \mem1|mem_reg~1328_q ;
wire \mem1|mem_reg~1072_q ;
wire \mem1|mem_reg~4247_combout ;
wire \mem1|mem_reg~3376_q ;
wire \mem1|mem_reg~4248_combout ;
wire \mem1|mem_reg~4256_combout ;
wire \mem1|mem_reg~3440feeder_combout ;
wire \mem1|mem_reg~3440_q ;
wire \mem1|mem_reg~3952_q ;
wire \mem1|mem_reg~2928feeder_combout ;
wire \mem1|mem_reg~2928_q ;
wire \mem1|mem_reg~2416_q ;
wire \mem1|mem_reg~4244_combout ;
wire \mem1|mem_reg~4245_combout ;
wire \mem1|mem_reg~2672feeder_combout ;
wire \mem1|mem_reg~2672_q ;
wire \mem1|mem_reg~3696_q ;
wire \mem1|mem_reg~3184feeder_combout ;
wire \mem1|mem_reg~3184_q ;
wire \mem1|mem_reg~2160_q ;
wire \mem1|mem_reg~4237_combout ;
wire \mem1|mem_reg~4238_combout ;
wire \mem1|mem_reg~624feeder_combout ;
wire \mem1|mem_reg~624_q ;
wire \mem1|mem_reg~1648_q ;
wire \mem1|mem_reg~5969_combout ;
wire \mem1|mem_reg~112_q ;
wire \mem1|mem_reg~1136_q ;
wire \mem1|mem_reg~4241_combout ;
wire \mem1|mem_reg~4242_combout ;
wire \mem1|mem_reg~1392feeder_combout ;
wire \mem1|mem_reg~1392_q ;
wire \mem1|mem_reg~1904_q ;
wire \mem1|mem_reg~880feeder_combout ;
wire \mem1|mem_reg~880_q ;
wire \mem1|mem_reg~368_q ;
wire \mem1|mem_reg~4239_combout ;
wire \mem1|mem_reg~4240_combout ;
wire \mem1|mem_reg~4243_combout ;
wire \mem1|mem_reg~4246_combout ;
wire \mem1|mem_reg~4257_combout ;
wire \mem1|mem_reg~4080_q ;
wire \mem1|mem_reg~3056_q ;
wire \mem1|mem_reg~3568feeder_combout ;
wire \mem1|mem_reg~3568_q ;
wire \mem1|mem_reg~2544_q ;
wire \mem1|mem_reg~4265_combout ;
wire \mem1|mem_reg~4266_combout ;
wire \mem1|mem_reg~1008feeder_combout ;
wire \mem1|mem_reg~1008_q ;
wire \mem1|mem_reg~2032_q ;
wire \mem1|mem_reg~1520feeder_combout ;
wire \mem1|mem_reg~1520_q ;
wire \mem1|mem_reg~496_q ;
wire \mem1|mem_reg~4258_combout ;
wire \mem1|mem_reg~4259_combout ;
wire \mem1|mem_reg~1264feeder_combout ;
wire \mem1|mem_reg~1264_q ;
wire \mem1|mem_reg~1776_q ;
wire \mem1|mem_reg~752feeder_combout ;
wire \mem1|mem_reg~752_q ;
wire \mem1|mem_reg~240_q ;
wire \mem1|mem_reg~4262_combout ;
wire \mem1|mem_reg~4263_combout ;
wire \mem1|mem_reg~3312feeder_combout ;
wire \mem1|mem_reg~3312_q ;
wire \mem1|mem_reg~3824_q ;
wire \mem1|mem_reg~2800feeder_combout ;
wire \mem1|mem_reg~2800_q ;
wire \mem1|mem_reg~2288_q ;
wire \mem1|mem_reg~4260_combout ;
wire \mem1|mem_reg~4261_combout ;
wire \mem1|mem_reg~4264_combout ;
wire \mem1|mem_reg~4267_combout ;
wire \mem1|mem_reg~4268_combout ;
wire \mem1|mem_reg~4269_combout ;
wire \IR|out[0]~feeder_combout ;
wire \contr|T2write~combout ;
wire \addr[0]~15_combout ;
wire \addr[0]~16_combout ;
wire \mem1|mem_reg~78feeder_combout ;
wire \mem1|mem_reg~78_q ;
wire \mem1|mem_reg~5487_combout ;
wire \mem1|mem_reg~158feeder_combout ;
wire \mem1|mem_reg~158_q ;
wire \mem1|mem_reg~5488_combout ;
wire \mem1|mem_reg~5489_combout ;
wire \ac1|Equal18~14_combout ;
wire \contr|next_state.S52~0_combout ;
wire \contr|state.S52~q ;
wire \Accin[7]~14_combout ;
wire \Accin[7]~15_combout ;
wire \RF_d2[7]~14_combout ;
wire \RF_d2[7]~15_combout ;
wire \rf1_1|reg_file~15feeder_combout ;
wire \rf1_1|reg_file~15_q ;
wire \rf1_1|reg_file~7_q ;
wire \rf1_1|reg_file~92_combout ;
wire \rf1_1|reg_file~23feeder_combout ;
wire \rf1_1|reg_file~23_q ;
wire \rf1_1|reg_file~31_q ;
wire \rf1_1|reg_file~93_combout ;
wire \rf1_1|reg_file~39_q ;
wire \rf1_1|reg_file~55feeder_combout ;
wire \rf1_1|reg_file~55_q ;
wire \rf1_1|reg_file~94_combout ;
wire \rf1_1|reg_file~47_q ;
wire \rf1_1|reg_file~63feeder_combout ;
wire \rf1_1|reg_file~63_q ;
wire \rf1_1|reg_file~95_combout ;
wire \pc[7]~1_combout ;
wire \T2|out[7]~feeder_combout ;
wire \addr[7]~0_combout ;
wire \addr[7]~1_combout ;
wire \mem1|mem_reg~217feeder_combout ;
wire \mem1|mem_reg~217_q ;
wire \mem1|mem_reg~5892_combout ;
wire \mem1|mem_reg~5891_combout ;
wire \mem1|mem_reg~2921feeder_combout ;
wire \mem1|mem_reg~2921_q ;
wire \mem1|mem_reg~2889feeder_combout ;
wire \mem1|mem_reg~2889_q ;
wire \mem1|mem_reg~2905feeder_combout ;
wire \mem1|mem_reg~2905_q ;
wire \mem1|mem_reg~5888_combout ;
wire \mem1|mem_reg~2937feeder_combout ;
wire \mem1|mem_reg~2937_q ;
wire \mem1|mem_reg~5889_combout ;
wire \mem1|mem_reg~2985feeder_combout ;
wire \mem1|mem_reg~2985_q ;
wire \mem1|mem_reg~3001feeder_combout ;
wire \mem1|mem_reg~3001_q ;
wire \mem1|mem_reg~2953feeder_combout ;
wire \mem1|mem_reg~2953_q ;
wire \mem1|mem_reg~2969feeder_combout ;
wire \mem1|mem_reg~2969_q ;
wire \mem1|mem_reg~5885_combout ;
wire \mem1|mem_reg~5886_combout ;
wire \mem1|mem_reg~3065feeder_combout ;
wire \mem1|mem_reg~3065_q ;
wire \mem1|mem_reg~3049feeder_combout ;
wire \mem1|mem_reg~3049_q ;
wire \mem1|mem_reg~3033feeder_combout ;
wire \mem1|mem_reg~3033_q ;
wire \mem1|mem_reg~3017feeder_combout ;
wire \mem1|mem_reg~3017_q ;
wire \mem1|mem_reg~5883_combout ;
wire \mem1|mem_reg~5884_combout ;
wire \mem1|mem_reg~5887_combout ;
wire \mem1|mem_reg~5890_combout ;
wire \mem1|mem_reg~5893_combout ;
wire \mem1|mem_reg~5894_combout ;
wire \mem1|mem_reg~3433feeder_combout ;
wire \mem1|mem_reg~3433_q ;
wire \mem1|mem_reg~3369feeder_combout ;
wire \mem1|mem_reg~3369_q ;
wire \mem1|mem_reg~5872_combout ;
wire \mem1|mem_reg~3561feeder_combout ;
wire \mem1|mem_reg~3561_q ;
wire \mem1|mem_reg~3497feeder_combout ;
wire \mem1|mem_reg~3497_q ;
wire \mem1|mem_reg~5873_combout ;
wire \mem1|mem_reg~3481feeder_combout ;
wire \mem1|mem_reg~3481_q ;
wire \mem1|mem_reg~3545feeder_combout ;
wire \mem1|mem_reg~3545_q ;
wire \mem1|mem_reg~3353feeder_combout ;
wire \mem1|mem_reg~3353_q ;
wire \mem1|mem_reg~3417feeder_combout ;
wire \mem1|mem_reg~3417_q ;
wire \mem1|mem_reg~5874_combout ;
wire \mem1|mem_reg~5875_combout ;
wire \mem1|mem_reg~3465feeder_combout ;
wire \mem1|mem_reg~3465_q ;
wire \mem1|mem_reg~3529feeder_combout ;
wire \mem1|mem_reg~3529_q ;
wire \mem1|mem_reg~3401feeder_combout ;
wire \mem1|mem_reg~3401_q ;
wire \mem1|mem_reg~3337feeder_combout ;
wire \mem1|mem_reg~3337_q ;
wire \mem1|mem_reg~5876_combout ;
wire \mem1|mem_reg~5877_combout ;
wire \mem1|mem_reg~5878_combout ;
wire \mem1|mem_reg~3513feeder_combout ;
wire \mem1|mem_reg~3513_q ;
wire \mem1|mem_reg~3577feeder_combout ;
wire \mem1|mem_reg~3577_q ;
wire \mem1|mem_reg~3385feeder_combout ;
wire \mem1|mem_reg~3385_q ;
wire \mem1|mem_reg~3449feeder_combout ;
wire \mem1|mem_reg~3449_q ;
wire \mem1|mem_reg~5879_combout ;
wire \mem1|mem_reg~5880_combout ;
wire \mem1|mem_reg~5881_combout ;
wire \mem1|mem_reg~3241feeder_combout ;
wire \mem1|mem_reg~3241_q ;
wire \mem1|mem_reg~3305feeder_combout ;
wire \mem1|mem_reg~3305_q ;
wire \mem1|mem_reg~3177feeder_combout ;
wire \mem1|mem_reg~3177_q ;
wire \mem1|mem_reg~3113feeder_combout ;
wire \mem1|mem_reg~3113_q ;
wire \mem1|mem_reg~5856_combout ;
wire \mem1|mem_reg~5857_combout ;
wire \mem1|mem_reg~3257feeder_combout ;
wire \mem1|mem_reg~3257_q ;
wire \mem1|mem_reg~3321feeder_combout ;
wire \mem1|mem_reg~3321_q ;
wire \mem1|mem_reg~3129feeder_combout ;
wire \mem1|mem_reg~3129_q ;
wire \mem1|mem_reg~3193feeder_combout ;
wire \mem1|mem_reg~3193_q ;
wire \mem1|mem_reg~5863_combout ;
wire \mem1|mem_reg~5864_combout ;
wire \mem1|mem_reg~3273feeder_combout ;
wire \mem1|mem_reg~3273_q ;
wire \mem1|mem_reg~3209feeder_combout ;
wire \mem1|mem_reg~3209_q ;
wire \mem1|mem_reg~3145feeder_combout ;
wire \mem1|mem_reg~3145_q ;
wire \mem1|mem_reg~3081feeder_combout ;
wire \mem1|mem_reg~3081_q ;
wire \mem1|mem_reg~5860_combout ;
wire \mem1|mem_reg~5861_combout ;
wire \mem1|mem_reg~3289feeder_combout ;
wire \mem1|mem_reg~3289_q ;
wire \mem1|mem_reg~3225feeder_combout ;
wire \mem1|mem_reg~3225_q ;
wire \mem1|mem_reg~3097feeder_combout ;
wire \mem1|mem_reg~3097_q ;
wire \mem1|mem_reg~3161feeder_combout ;
wire \mem1|mem_reg~3161_q ;
wire \mem1|mem_reg~5858_combout ;
wire \mem1|mem_reg~5859_combout ;
wire \mem1|mem_reg~5862_combout ;
wire \mem1|mem_reg~5865_combout ;
wire \mem1|mem_reg~3689feeder_combout ;
wire \mem1|mem_reg~3689_q ;
wire \mem1|mem_reg~3657feeder_combout ;
wire \mem1|mem_reg~3657_q ;
wire \mem1|mem_reg~5869_combout ;
wire \mem1|mem_reg~3641feeder_combout ;
wire \mem1|mem_reg~3641_q ;
wire \mem1|mem_reg~3625feeder_combout ;
wire \mem1|mem_reg~3625_q ;
wire \mem1|mem_reg~3593feeder_combout ;
wire \mem1|mem_reg~3593_q ;
wire \mem1|mem_reg~3609feeder_combout ;
wire \mem1|mem_reg~3609_q ;
wire \mem1|mem_reg~5866_combout ;
wire \mem1|mem_reg~5867_combout ;
wire \mem1|mem_reg~3673feeder_combout ;
wire \mem1|mem_reg~3673_q ;
wire \mem1|mem_reg~5868_combout ;
wire \mem1|mem_reg~5870_combout ;
wire \mem1|mem_reg~5871_combout ;
wire \mem1|mem_reg~5882_combout ;
wire \mem1|mem_reg~5895_combout ;
wire \RF_a1[1]~0_combout ;
wire \RF_d2[2]~4_combout ;
wire \RF_d2[2]~5_combout ;
wire \rf1_1|reg_file~10feeder_combout ;
wire \rf1_1|reg_file~10_q ;
wire \rf1_1|reg_file~2_q ;
wire \rf1_1|reg_file~72_combout ;
wire \rf1_1|reg_file~26feeder_combout ;
wire \rf1_1|reg_file~26_q ;
wire \rf1_1|reg_file~18_q ;
wire \rf1_1|reg_file~73_combout ;
wire \rf1_1|reg_file~58_q ;
wire \rf1_1|reg_file~42_q ;
wire \rf1_1|reg_file~50feeder_combout ;
wire \rf1_1|reg_file~50_q ;
wire \rf1_1|reg_file~34_q ;
wire \rf1_1|reg_file~74_combout ;
wire \rf1_1|reg_file~75_combout ;
wire \pc[2]~2_combout ;
wire \T1|out[2]~2_combout ;
wire \addr[2]~11_combout ;
wire \addr[2]~12_combout ;
wire \dataw[4]~8_combout ;
wire \dataw[4]~9_combout ;
wire \mem1|mem_reg~6318_combout ;
wire \mem1|mem_reg~2356_q ;
wire \mem1|mem_reg~6315_combout ;
wire \mem1|mem_reg~2100_q ;
wire \mem1|mem_reg~6317_combout ;
wire \mem1|mem_reg~2084_q ;
wire \mem1|mem_reg~6316_combout ;
wire \mem1|mem_reg~2340_q ;
wire \mem1|mem_reg~4802_combout ;
wire \mem1|mem_reg~4803_combout ;
wire \mem1|mem_reg~6320_combout ;
wire \mem1|mem_reg~308_q ;
wire \mem1|mem_reg~52_q ;
wire \mem1|mem_reg~6319_combout ;
wire \mem1|mem_reg~292_q ;
wire \mem1|mem_reg~36_q ;
wire \mem1|mem_reg~4804_combout ;
wire \mem1|mem_reg~4805_combout ;
wire \mem1|mem_reg~4806_combout ;
wire \mem1|mem_reg~6314_combout ;
wire \mem1|mem_reg~820_q ;
wire \mem1|mem_reg~6311_combout ;
wire \mem1|mem_reg~564_q ;
wire \mem1|mem_reg~6313_combout ;
wire \mem1|mem_reg~548_q ;
wire \mem1|mem_reg~6312_combout ;
wire \mem1|mem_reg~804_q ;
wire \mem1|mem_reg~4800_combout ;
wire \mem1|mem_reg~4801_combout ;
wire \mem1|mem_reg~6321_combout ;
wire \mem1|mem_reg~2612_q ;
wire \mem1|mem_reg~6324_combout ;
wire \mem1|mem_reg~2868_q ;
wire \mem1|mem_reg~6322_combout ;
wire \mem1|mem_reg~2852_q ;
wire \mem1|mem_reg~6323_combout ;
wire \mem1|mem_reg~2596_q ;
wire \mem1|mem_reg~4807_combout ;
wire \mem1|mem_reg~4808_combout ;
wire \mem1|mem_reg~4809_combout ;
wire \mem1|mem_reg~6303_combout ;
wire \mem1|mem_reg~612_q ;
wire \mem1|mem_reg~6302_combout ;
wire \mem1|mem_reg~868_q ;
wire \mem1|mem_reg~4790_combout ;
wire \mem1|mem_reg~6301_combout ;
wire \mem1|mem_reg~628_q ;
wire \mem1|mem_reg~6304_combout ;
wire \mem1|mem_reg~884_q ;
wire \mem1|mem_reg~4791_combout ;
wire \mem1|mem_reg~2676feeder_combout ;
wire \mem1|mem_reg~2676_q ;
wire \mem1|mem_reg~2932_q ;
wire \mem1|mem_reg~6309_combout ;
wire \mem1|mem_reg~2916_q ;
wire \mem1|mem_reg~6310_combout ;
wire \mem1|mem_reg~2660_q ;
wire \mem1|mem_reg~4797_combout ;
wire \mem1|mem_reg~4798_combout ;
wire \mem1|mem_reg~6308_combout ;
wire \mem1|mem_reg~372_q ;
wire \mem1|mem_reg~116_q ;
wire \mem1|mem_reg~6307_combout ;
wire \mem1|mem_reg~356_q ;
wire \mem1|mem_reg~100_q ;
wire \mem1|mem_reg~4794_combout ;
wire \mem1|mem_reg~4795_combout ;
wire \mem1|mem_reg~2164feeder_combout ;
wire \mem1|mem_reg~2164_q ;
wire \mem1|mem_reg~2420_q ;
wire \mem1|mem_reg~6306_combout ;
wire \mem1|mem_reg~2148_q ;
wire \mem1|mem_reg~6305_combout ;
wire \mem1|mem_reg~2404_q ;
wire \mem1|mem_reg~4792_combout ;
wire \mem1|mem_reg~4793_combout ;
wire \mem1|mem_reg~4796_combout ;
wire \mem1|mem_reg~4799_combout ;
wire \mem1|mem_reg~4810_combout ;
wire \mem1|mem_reg~6332_combout ;
wire \mem1|mem_reg~1380_q ;
wire \mem1|mem_reg~6333_combout ;
wire \mem1|mem_reg~1124_q ;
wire \mem1|mem_reg~4815_combout ;
wire \mem1|mem_reg~6334_combout ;
wire \mem1|mem_reg~1396_q ;
wire \mem1|mem_reg~6331_combout ;
wire \mem1|mem_reg~1140_q ;
wire \mem1|mem_reg~4816_combout ;
wire \mem1|mem_reg~3188feeder_combout ;
wire \mem1|mem_reg~3188_q ;
wire \mem1|mem_reg~3444_q ;
wire \mem1|mem_reg~6329_combout ;
wire \mem1|mem_reg~3428_q ;
wire \mem1|mem_reg~6330_combout ;
wire \mem1|mem_reg~3172_q ;
wire \mem1|mem_reg~4813_combout ;
wire \mem1|mem_reg~4814_combout ;
wire \mem1|mem_reg~4817_combout ;
wire \mem1|mem_reg~6328_combout ;
wire \mem1|mem_reg~1908_q ;
wire \mem1|mem_reg~6327_combout ;
wire \mem1|mem_reg~1636_q ;
wire \mem1|mem_reg~6326_combout ;
wire \mem1|mem_reg~1892_q ;
wire \mem1|mem_reg~4811_combout ;
wire \mem1|mem_reg~6325_combout ;
wire \mem1|mem_reg~1652_q ;
wire \mem1|mem_reg~4812_combout ;
wire \mem1|mem_reg~3700feeder_combout ;
wire \mem1|mem_reg~3700_q ;
wire \mem1|mem_reg~3956_q ;
wire \mem1|mem_reg~6336_combout ;
wire \mem1|mem_reg~3684_q ;
wire \mem1|mem_reg~6335_combout ;
wire \mem1|mem_reg~3940_q ;
wire \mem1|mem_reg~4818_combout ;
wire \mem1|mem_reg~4819_combout ;
wire \mem1|mem_reg~4820_combout ;
wire \mem1|mem_reg~6300_combout ;
wire \mem1|mem_reg~3892_q ;
wire \mem1|mem_reg~6299_combout ;
wire \mem1|mem_reg~3620_q ;
wire \mem1|mem_reg~6298_combout ;
wire \mem1|mem_reg~3876_q ;
wire \mem1|mem_reg~4787_combout ;
wire \mem1|mem_reg~6297_combout ;
wire \mem1|mem_reg~3636_q ;
wire \mem1|mem_reg~4788_combout ;
wire \mem1|mem_reg~6288_combout ;
wire \mem1|mem_reg~1844_q ;
wire \mem1|mem_reg~6285_combout ;
wire \mem1|mem_reg~1588_q ;
wire \mem1|mem_reg~6286_combout ;
wire \mem1|mem_reg~1828_q ;
wire \mem1|mem_reg~6287_combout ;
wire \mem1|mem_reg~1572_q ;
wire \mem1|mem_reg~4780_combout ;
wire \mem1|mem_reg~4781_combout ;
wire \mem1|mem_reg~6293_combout ;
wire \mem1|mem_reg~1076_q ;
wire \mem1|mem_reg~6296_combout ;
wire \mem1|mem_reg~1332_q ;
wire \mem1|mem_reg~6294_combout ;
wire \mem1|mem_reg~1316_q ;
wire \mem1|mem_reg~6295_combout ;
wire \mem1|mem_reg~1060_q ;
wire \mem1|mem_reg~4784_combout ;
wire \mem1|mem_reg~4785_combout ;
wire \mem1|mem_reg~6289_combout ;
wire \mem1|mem_reg~3124_q ;
wire \mem1|mem_reg~6292_combout ;
wire \mem1|mem_reg~3380_q ;
wire \mem1|mem_reg~6290_combout ;
wire \mem1|mem_reg~3364_q ;
wire \mem1|mem_reg~6291_combout ;
wire \mem1|mem_reg~3108_q ;
wire \mem1|mem_reg~4782_combout ;
wire \mem1|mem_reg~4783_combout ;
wire \mem1|mem_reg~4786_combout ;
wire \mem1|mem_reg~4789_combout ;
wire \mem1|mem_reg~4821_combout ;
wire \mem1|mem_reg~6382_combout ;
wire \mem1|mem_reg~2500_q ;
wire \mem1|mem_reg~6381_combout ;
wire \mem1|mem_reg~3524_q ;
wire \mem1|mem_reg~4855_combout ;
wire \mem1|mem_reg~2516feeder_combout ;
wire \mem1|mem_reg~2516_q ;
wire \mem1|mem_reg~3540_q ;
wire \mem1|mem_reg~4856_combout ;
wire \mem1|mem_reg~6384_combout ;
wire \mem1|mem_reg~1476_q ;
wire \mem1|mem_reg~6385_combout ;
wire \mem1|mem_reg~452_q ;
wire \mem1|mem_reg~4857_combout ;
wire \mem1|mem_reg~6383_combout ;
wire \mem1|mem_reg~468_q ;
wire \mem1|mem_reg~6386_combout ;
wire \mem1|mem_reg~1492_q ;
wire \mem1|mem_reg~4858_combout ;
wire \mem1|mem_reg~4859_combout ;
wire \mem1|mem_reg~3028feeder_combout ;
wire \mem1|mem_reg~3028_q ;
wire \mem1|mem_reg~4052_q ;
wire \mem1|mem_reg~6388_combout ;
wire \mem1|mem_reg~3012_q ;
wire \mem1|mem_reg~6387_combout ;
wire \mem1|mem_reg~4036_q ;
wire \mem1|mem_reg~4860_combout ;
wire \mem1|mem_reg~4861_combout ;
wire \mem1|mem_reg~6377_combout ;
wire \mem1|mem_reg~980_q ;
wire \mem1|mem_reg~6380_combout ;
wire \mem1|mem_reg~2004_q ;
wire \mem1|mem_reg~6379_combout ;
wire \mem1|mem_reg~964_q ;
wire \mem1|mem_reg~6378_combout ;
wire \mem1|mem_reg~1988_q ;
wire \mem1|mem_reg~4853_combout ;
wire \mem1|mem_reg~4854_combout ;
wire \mem1|mem_reg~4862_combout ;
wire \mem1|mem_reg~6352_combout ;
wire \mem1|mem_reg~3988_q ;
wire \mem1|mem_reg~6349_combout ;
wire \mem1|mem_reg~3476_q ;
wire \mem1|mem_reg~6351_combout ;
wire \mem1|mem_reg~3460_q ;
wire \mem1|mem_reg~6350_combout ;
wire \mem1|mem_reg~3972_q ;
wire \mem1|mem_reg~4829_combout ;
wire \mem1|mem_reg~4830_combout ;
wire \mem1|mem_reg~6345_combout ;
wire \mem1|mem_reg~404_q ;
wire \mem1|mem_reg~6348_combout ;
wire \mem1|mem_reg~916_q ;
wire \mem1|mem_reg~6347_combout ;
wire \mem1|mem_reg~388_q ;
wire \mem1|mem_reg~6346_combout ;
wire \mem1|mem_reg~900_q ;
wire \mem1|mem_reg~4826_combout ;
wire \mem1|mem_reg~4827_combout ;
wire \mem1|mem_reg~6341_combout ;
wire \mem1|mem_reg~1428_q ;
wire \mem1|mem_reg~6344_combout ;
wire \mem1|mem_reg~1940_q ;
wire \mem1|mem_reg~6342_combout ;
wire \mem1|mem_reg~1924_q ;
wire \mem1|mem_reg~6343_combout ;
wire \mem1|mem_reg~1412_q ;
wire \mem1|mem_reg~4824_combout ;
wire \mem1|mem_reg~4825_combout ;
wire \mem1|mem_reg~4828_combout ;
wire \mem1|mem_reg~6337_combout ;
wire \mem1|mem_reg~2452_q ;
wire \mem1|mem_reg~6340_combout ;
wire \mem1|mem_reg~2964_q ;
wire \mem1|mem_reg~6338_combout ;
wire \mem1|mem_reg~2948_q ;
wire \mem1|mem_reg~6339_combout ;
wire \mem1|mem_reg~2436_q ;
wire \mem1|mem_reg~4822_combout ;
wire \mem1|mem_reg~4823_combout ;
wire \mem1|mem_reg~4831_combout ;
wire \mem1|mem_reg~3284feeder_combout ;
wire \mem1|mem_reg~3284_q ;
wire \mem1|mem_reg~3796_q ;
wire \mem1|mem_reg~6362_combout ;
wire \mem1|mem_reg~3268_q ;
wire \mem1|mem_reg~6361_combout ;
wire \mem1|mem_reg~3780_q ;
wire \mem1|mem_reg~4839_combout ;
wire \mem1|mem_reg~4840_combout ;
wire \mem1|mem_reg~6356_combout ;
wire \mem1|mem_reg~1748_q ;
wire \mem1|mem_reg~6353_combout ;
wire \mem1|mem_reg~1236_q ;
wire \mem1|mem_reg~6355_combout ;
wire \mem1|mem_reg~1220_q ;
wire \mem1|mem_reg~6354_combout ;
wire \mem1|mem_reg~1732_q ;
wire \mem1|mem_reg~4832_combout ;
wire \mem1|mem_reg~4833_combout ;
wire \mem1|mem_reg~6360_combout ;
wire \mem1|mem_reg~724_q ;
wire \mem1|mem_reg~212_q ;
wire \mem1|mem_reg~6359_combout ;
wire \mem1|mem_reg~708_q ;
wire \mem1|mem_reg~196_q ;
wire \mem1|mem_reg~4836_combout ;
wire \mem1|mem_reg~4837_combout ;
wire \mem1|mem_reg~2260feeder_combout ;
wire \mem1|mem_reg~2260_q ;
wire \mem1|mem_reg~2772_q ;
wire \mem1|mem_reg~6357_combout ;
wire \mem1|mem_reg~2756_q ;
wire \mem1|mem_reg~6358_combout ;
wire \mem1|mem_reg~2244_q ;
wire \mem1|mem_reg~4834_combout ;
wire \mem1|mem_reg~4835_combout ;
wire \mem1|mem_reg~4838_combout ;
wire \mem1|mem_reg~4841_combout ;
wire \mem1|mem_reg~6373_combout ;
wire \mem1|mem_reg~3220_q ;
wire \mem1|mem_reg~6376_combout ;
wire \mem1|mem_reg~3732_q ;
wire \mem1|mem_reg~6374_combout ;
wire \mem1|mem_reg~3716_q ;
wire \mem1|mem_reg~6375_combout ;
wire \mem1|mem_reg~3204_q ;
wire \mem1|mem_reg~4849_combout ;
wire \mem1|mem_reg~4850_combout ;
wire \mem1|mem_reg~6366_combout ;
wire \mem1|mem_reg~1684_q ;
wire \mem1|mem_reg~6363_combout ;
wire \mem1|mem_reg~1172_q ;
wire \mem1|mem_reg~6365_combout ;
wire \mem1|mem_reg~1156_q ;
wire \mem1|mem_reg~6364_combout ;
wire \mem1|mem_reg~1668_q ;
wire \mem1|mem_reg~4842_combout ;
wire \mem1|mem_reg~4843_combout ;
wire \mem1|mem_reg~6371_combout ;
wire \mem1|mem_reg~644_q ;
wire \mem1|mem_reg~132_q ;
wire \mem1|mem_reg~4846_combout ;
wire \mem1|mem_reg~6372_combout ;
wire \mem1|mem_reg~660_q ;
wire \mem1|mem_reg~148_q ;
wire \mem1|mem_reg~4847_combout ;
wire \mem1|mem_reg~6370_combout ;
wire \mem1|mem_reg~2708_q ;
wire \mem1|mem_reg~6367_combout ;
wire \mem1|mem_reg~2196_q ;
wire \mem1|mem_reg~6369_combout ;
wire \mem1|mem_reg~2180_q ;
wire \mem1|mem_reg~6368_combout ;
wire \mem1|mem_reg~2692_q ;
wire \mem1|mem_reg~4844_combout ;
wire \mem1|mem_reg~4845_combout ;
wire \mem1|mem_reg~4848_combout ;
wire \mem1|mem_reg~4851_combout ;
wire \mem1|mem_reg~4852_combout ;
wire \mem1|mem_reg~4863_combout ;
wire \mem1|mem_reg~6415_combout ;
wire \mem1|mem_reg~2900_q ;
wire \mem1|mem_reg~2836_q ;
wire \mem1|mem_reg~2884feeder_combout ;
wire \mem1|mem_reg~2884_q ;
wire \mem1|mem_reg~2820_q ;
wire \mem1|mem_reg~4895_combout ;
wire \mem1|mem_reg~4896_combout ;
wire \mem1|mem_reg~6424_combout ;
wire \mem1|mem_reg~3924_q ;
wire \mem1|mem_reg~3860_q ;
wire \mem1|mem_reg~3908feeder_combout ;
wire \mem1|mem_reg~3908_q ;
wire \mem1|mem_reg~3844_q ;
wire \mem1|mem_reg~4902_combout ;
wire \mem1|mem_reg~4903_combout ;
wire \mem1|mem_reg~6416_combout ;
wire \mem1|mem_reg~1812_q ;
wire \mem1|mem_reg~6419_combout ;
wire \mem1|mem_reg~1876_q ;
wire \mem1|mem_reg~6418_combout ;
wire \mem1|mem_reg~1796_q ;
wire \mem1|mem_reg~6417_combout ;
wire \mem1|mem_reg~1860_q ;
wire \mem1|mem_reg~4897_combout ;
wire \mem1|mem_reg~4898_combout ;
wire \mem1|mem_reg~6423_combout ;
wire \mem1|mem_reg~852_q ;
wire \mem1|mem_reg~6420_combout ;
wire \mem1|mem_reg~788_q ;
wire \mem1|mem_reg~6421_combout ;
wire \mem1|mem_reg~836_q ;
wire \mem1|mem_reg~6422_combout ;
wire \mem1|mem_reg~772_q ;
wire \mem1|mem_reg~4899_combout ;
wire \mem1|mem_reg~4900_combout ;
wire \mem1|mem_reg~4901_combout ;
wire \mem1|mem_reg~4904_combout ;
wire \mem1|mem_reg~6399_combout ;
wire \mem1|mem_reg~2644_q ;
wire \mem1|mem_reg~2580_q ;
wire \mem1|mem_reg~2628feeder_combout ;
wire \mem1|mem_reg~2628_q ;
wire \mem1|mem_reg~2564_q ;
wire \mem1|mem_reg~4874_combout ;
wire \mem1|mem_reg~4875_combout ;
wire \mem1|mem_reg~6408_combout ;
wire \mem1|mem_reg~3668_q ;
wire \mem1|mem_reg~3604_q ;
wire \mem1|mem_reg~3652feeder_combout ;
wire \mem1|mem_reg~3652_q ;
wire \mem1|mem_reg~3588_q ;
wire \mem1|mem_reg~4881_combout ;
wire \mem1|mem_reg~4882_combout ;
wire \mem1|mem_reg~6407_combout ;
wire \mem1|mem_reg~596_q ;
wire \mem1|mem_reg~6404_combout ;
wire \mem1|mem_reg~532_q ;
wire \mem1|mem_reg~6406_combout ;
wire \mem1|mem_reg~516_q ;
wire \mem1|mem_reg~6405_combout ;
wire \mem1|mem_reg~580_q ;
wire \mem1|mem_reg~4878_combout ;
wire \mem1|mem_reg~4879_combout ;
wire \mem1|mem_reg~6401_combout ;
wire \mem1|mem_reg~1604_q ;
wire \mem1|mem_reg~6402_combout ;
wire \mem1|mem_reg~1540_q ;
wire \mem1|mem_reg~4876_combout ;
wire \mem1|mem_reg~6403_combout ;
wire \mem1|mem_reg~1620_q ;
wire \mem1|mem_reg~6400_combout ;
wire \mem1|mem_reg~1556_q ;
wire \mem1|mem_reg~4877_combout ;
wire \mem1|mem_reg~4880_combout ;
wire \mem1|mem_reg~4883_combout ;
wire \mem1|mem_reg~6409_combout ;
wire \mem1|mem_reg~1044_q ;
wire \mem1|mem_reg~6412_combout ;
wire \mem1|mem_reg~1108_q ;
wire \mem1|mem_reg~6411_combout ;
wire \mem1|mem_reg~1028_q ;
wire \mem1|mem_reg~6410_combout ;
wire \mem1|mem_reg~1092_q ;
wire \mem1|mem_reg~4884_combout ;
wire \mem1|mem_reg~4885_combout ;
wire \mem1|mem_reg~3140feeder_combout ;
wire \mem1|mem_reg~3140_q ;
wire \mem1|mem_reg~3076_q ;
wire \mem1|mem_reg~4891_combout ;
wire \mem1|mem_reg~6414_combout ;
wire \mem1|mem_reg~3156_q ;
wire \mem1|mem_reg~3092_q ;
wire \mem1|mem_reg~4892_combout ;
wire \mem1|mem_reg~6413_combout ;
wire \mem1|mem_reg~2132_q ;
wire \mem1|mem_reg~2068_q ;
wire \mem1|mem_reg~2116feeder_combout ;
wire \mem1|mem_reg~2116_q ;
wire \mem1|mem_reg~2052_q ;
wire \mem1|mem_reg~4886_combout ;
wire \mem1|mem_reg~4887_combout ;
wire \mem1|mem_reg~20feeder_combout ;
wire \mem1|mem_reg~20_q ;
wire \mem1|mem_reg~84_q ;
wire \mem1|mem_reg~4_q ;
wire \mem1|mem_reg~68feeder_combout ;
wire \mem1|mem_reg~68_q ;
wire \mem1|mem_reg~4888_combout ;
wire \mem1|mem_reg~4889_combout ;
wire \mem1|mem_reg~4890_combout ;
wire \mem1|mem_reg~4893_combout ;
wire \mem1|mem_reg~4894_combout ;
wire \mem1|mem_reg~6389_combout ;
wire \mem1|mem_reg~1300_q ;
wire \mem1|mem_reg~6392_combout ;
wire \mem1|mem_reg~1364_q ;
wire \mem1|mem_reg~6390_combout ;
wire \mem1|mem_reg~1348_q ;
wire \mem1|mem_reg~6391_combout ;
wire \mem1|mem_reg~1284_q ;
wire \mem1|mem_reg~4864_combout ;
wire \mem1|mem_reg~4865_combout ;
wire \mem1|mem_reg~6398_combout ;
wire \mem1|mem_reg~3412_q ;
wire \mem1|mem_reg~3348_q ;
wire \mem1|mem_reg~3396feeder_combout ;
wire \mem1|mem_reg~3396_q ;
wire \mem1|mem_reg~3332_q ;
wire \mem1|mem_reg~4871_combout ;
wire \mem1|mem_reg~4872_combout ;
wire \mem1|mem_reg~6394_combout ;
wire \mem1|mem_reg~276_q ;
wire \mem1|mem_reg~6397_combout ;
wire \mem1|mem_reg~340_q ;
wire \mem1|mem_reg~6395_combout ;
wire \mem1|mem_reg~324_q ;
wire \mem1|mem_reg~6396_combout ;
wire \mem1|mem_reg~260_q ;
wire \mem1|mem_reg~4868_combout ;
wire \mem1|mem_reg~4869_combout ;
wire \mem1|mem_reg~6393_combout ;
wire \mem1|mem_reg~2388_q ;
wire \mem1|mem_reg~2324_q ;
wire \mem1|mem_reg~2372feeder_combout ;
wire \mem1|mem_reg~2372_q ;
wire \mem1|mem_reg~2308_q ;
wire \mem1|mem_reg~4866_combout ;
wire \mem1|mem_reg~4867_combout ;
wire \mem1|mem_reg~4870_combout ;
wire \mem1|mem_reg~4873_combout ;
wire \mem1|mem_reg~4905_combout ;
wire \mem1|mem_reg~4906_combout ;
wire \mem1|mem_reg~6455_combout ;
wire \mem1|mem_reg~1508_q ;
wire \mem1|mem_reg~6456_combout ;
wire \mem1|mem_reg~1444_q ;
wire \mem1|mem_reg~4934_combout ;
wire \mem1|mem_reg~6457_combout ;
wire \mem1|mem_reg~1524_q ;
wire \mem1|mem_reg~6454_combout ;
wire \mem1|mem_reg~1460_q ;
wire \mem1|mem_reg~4935_combout ;
wire \mem1|mem_reg~180feeder_combout ;
wire \mem1|mem_reg~180_q ;
wire \mem1|mem_reg~244_q ;
wire \mem1|mem_reg~6453_combout ;
wire \mem1|mem_reg~228_q ;
wire \mem1|mem_reg~164_q ;
wire \mem1|mem_reg~4931_combout ;
wire \mem1|mem_reg~4932_combout ;
wire \mem1|mem_reg~6452_combout ;
wire \mem1|mem_reg~1268_q ;
wire \mem1|mem_reg~6449_combout ;
wire \mem1|mem_reg~1204_q ;
wire \mem1|mem_reg~6450_combout ;
wire \mem1|mem_reg~1252_q ;
wire \mem1|mem_reg~6451_combout ;
wire \mem1|mem_reg~1188_q ;
wire \mem1|mem_reg~4929_combout ;
wire \mem1|mem_reg~4930_combout ;
wire \mem1|mem_reg~4933_combout ;
wire \mem1|mem_reg~6448_combout ;
wire \mem1|mem_reg~500_q ;
wire \mem1|mem_reg~6445_combout ;
wire \mem1|mem_reg~436_q ;
wire \mem1|mem_reg~6447_combout ;
wire \mem1|mem_reg~420_q ;
wire \mem1|mem_reg~6446_combout ;
wire \mem1|mem_reg~484_q ;
wire \mem1|mem_reg~4927_combout ;
wire \mem1|mem_reg~4928_combout ;
wire \mem1|mem_reg~4936_combout ;
wire \mem1|mem_reg~6432_combout ;
wire \mem1|mem_reg~1012_q ;
wire \mem1|mem_reg~6430_combout ;
wire \mem1|mem_reg~996_q ;
wire \mem1|mem_reg~6431_combout ;
wire \mem1|mem_reg~932_q ;
wire \mem1|mem_reg~4917_combout ;
wire \mem1|mem_reg~6429_combout ;
wire \mem1|mem_reg~948_q ;
wire \mem1|mem_reg~4918_combout ;
wire \mem1|mem_reg~6444_combout ;
wire \mem1|mem_reg~2036_q ;
wire \mem1|mem_reg~6441_combout ;
wire \mem1|mem_reg~1972_q ;
wire \mem1|mem_reg~6443_combout ;
wire \mem1|mem_reg~1956_q ;
wire \mem1|mem_reg~6442_combout ;
wire \mem1|mem_reg~2020_q ;
wire \mem1|mem_reg~4924_combout ;
wire \mem1|mem_reg~4925_combout ;
wire \mem1|mem_reg~6433_combout ;
wire \mem1|mem_reg~1716_q ;
wire \mem1|mem_reg~6436_combout ;
wire \mem1|mem_reg~1780_q ;
wire \mem1|mem_reg~6434_combout ;
wire \mem1|mem_reg~1764_q ;
wire \mem1|mem_reg~6435_combout ;
wire \mem1|mem_reg~1700_q ;
wire \mem1|mem_reg~4919_combout ;
wire \mem1|mem_reg~4920_combout ;
wire \mem1|mem_reg~6440_combout ;
wire \mem1|mem_reg~756_q ;
wire \mem1|mem_reg~6439_combout ;
wire \mem1|mem_reg~676_q ;
wire \mem1|mem_reg~6438_combout ;
wire \mem1|mem_reg~740_q ;
wire \mem1|mem_reg~4921_combout ;
wire \mem1|mem_reg~6437_combout ;
wire \mem1|mem_reg~692_q ;
wire \mem1|mem_reg~4922_combout ;
wire \mem1|mem_reg~4923_combout ;
wire \mem1|mem_reg~4926_combout ;
wire \mem1|mem_reg~4937_combout ;
wire \mem1|mem_reg~2980feeder_combout ;
wire \mem1|mem_reg~2980_q ;
wire \mem1|mem_reg~3044feeder_combout ;
wire \mem1|mem_reg~3044_q ;
wire \mem1|mem_reg~4938_combout ;
wire \mem1|mem_reg~2996_q ;
wire \mem1|mem_reg~6458_combout ;
wire \mem1|mem_reg~3060_q ;
wire \mem1|mem_reg~4939_combout ;
wire \mem1|mem_reg~6460_combout ;
wire \mem1|mem_reg~2804_q ;
wire \mem1|mem_reg~2740_q ;
wire \mem1|mem_reg~2788feeder_combout ;
wire \mem1|mem_reg~2788_q ;
wire \mem1|mem_reg~2724_q ;
wire \mem1|mem_reg~4942_combout ;
wire \mem1|mem_reg~4943_combout ;
wire \mem1|mem_reg~3812feeder_combout ;
wire \mem1|mem_reg~3812_q ;
wire \mem1|mem_reg~3748_q ;
wire \mem1|mem_reg~4940_combout ;
wire \mem1|mem_reg~3764_q ;
wire \mem1|mem_reg~6459_combout ;
wire \mem1|mem_reg~3828_q ;
wire \mem1|mem_reg~4941_combout ;
wire \mem1|mem_reg~4944_combout ;
wire \mem1|mem_reg~6461_combout ;
wire \mem1|mem_reg~4084_q ;
wire \mem1|mem_reg~4020_q ;
wire \mem1|mem_reg~4004_q ;
wire \mem1|mem_reg~4068_q ;
wire \mem1|mem_reg~4945_combout ;
wire \mem1|mem_reg~4946_combout ;
wire \mem1|mem_reg~4947_combout ;
wire \mem1|mem_reg~3492_q ;
wire \mem1|mem_reg~3556feeder_combout ;
wire \mem1|mem_reg~3556_q ;
wire \mem1|mem_reg~4914_combout ;
wire \mem1|mem_reg~3508_q ;
wire \mem1|mem_reg~6428_combout ;
wire \mem1|mem_reg~3572_q ;
wire \mem1|mem_reg~4915_combout ;
wire \mem1|mem_reg~6425_combout ;
wire \mem1|mem_reg~2548_q ;
wire \mem1|mem_reg~2484_q ;
wire \mem1|mem_reg~2532feeder_combout ;
wire \mem1|mem_reg~2532_q ;
wire \mem1|mem_reg~2468_q ;
wire \mem1|mem_reg~4907_combout ;
wire \mem1|mem_reg~4908_combout ;
wire \mem1|mem_reg~6426_combout ;
wire \mem1|mem_reg~3316_q ;
wire \mem1|mem_reg~3252_q ;
wire \mem1|mem_reg~3300feeder_combout ;
wire \mem1|mem_reg~3300_q ;
wire \mem1|mem_reg~3236_q ;
wire \mem1|mem_reg~4909_combout ;
wire \mem1|mem_reg~4910_combout ;
wire \mem1|mem_reg~6427_combout ;
wire \mem1|mem_reg~2292_q ;
wire \mem1|mem_reg~2228_q ;
wire \mem1|mem_reg~2276feeder_combout ;
wire \mem1|mem_reg~2276_q ;
wire \mem1|mem_reg~2212_q ;
wire \mem1|mem_reg~4911_combout ;
wire \mem1|mem_reg~4912_combout ;
wire \mem1|mem_reg~4913_combout ;
wire \mem1|mem_reg~4916_combout ;
wire \mem1|mem_reg~4948_combout ;
wire \mem1|mem_reg~4949_combout ;
wire \IR|out[4]~feeder_combout ;
wire \addr[4]~2_combout ;
wire \addr[4]~3_combout ;
wire \addr[4]~4_combout ;
wire \mem1|mem_reg~5589_combout ;
wire \mem1|mem_reg~5680_combout ;
wire \mem1|mem_reg~91_q ;
wire \mem1|mem_reg~219feeder_combout ;
wire \mem1|mem_reg~219_q ;
wire \mem1|mem_reg~5466_combout ;
wire \mem1|mem_reg~123feeder_combout ;
wire \mem1|mem_reg~123_q ;
wire \mem1|mem_reg~251feeder_combout ;
wire \mem1|mem_reg~251_q ;
wire \mem1|mem_reg~5467_combout ;
wire \mem1|mem_reg~187feeder_combout ;
wire \mem1|mem_reg~187_q ;
wire \mem1|mem_reg~155feeder_combout ;
wire \mem1|mem_reg~155_q ;
wire \mem1|mem_reg~27feeder_combout ;
wire \mem1|mem_reg~27_q ;
wire \mem1|mem_reg~5461_combout ;
wire \mem1|mem_reg~59feeder_combout ;
wire \mem1|mem_reg~59_q ;
wire \mem1|mem_reg~5462_combout ;
wire \mem1|mem_reg~203feeder_combout ;
wire \mem1|mem_reg~203_q ;
wire \mem1|mem_reg~43feeder_combout ;
wire \mem1|mem_reg~43_q ;
wire \mem1|mem_reg~11feeder_combout ;
wire \mem1|mem_reg~11_q ;
wire \mem1|mem_reg~5463_combout ;
wire \mem1|mem_reg~171feeder_combout ;
wire \mem1|mem_reg~171_q ;
wire \mem1|mem_reg~5464_combout ;
wire \mem1|mem_reg~5465_combout ;
wire \mem1|mem_reg~5468_combout ;
wire \mem1|mem_reg~5469_combout ;
wire \contr|next_state.S17~0_combout ;
wire \contr|state.S17~q ;
wire \contr|WideOr11~0_combout ;
wire \T2|out[1]~feeder_combout ;
wire \addr[1]~13_combout ;
wire \addr[1]~14_combout ;
wire \dataw[5]~10_combout ;
wire \dataw[5]~11_combout ;
wire \mem1|mem_reg~6644_combout ;
wire \mem1|mem_reg~4085_q ;
wire \mem1|mem_reg~6641_combout ;
wire \mem1|mem_reg~3573_q ;
wire \mem1|mem_reg~6642_combout ;
wire \mem1|mem_reg~3957_q ;
wire \mem1|mem_reg~6643_combout ;
wire \mem1|mem_reg~3445_q ;
wire \mem1|mem_reg~5115_combout ;
wire \mem1|mem_reg~5116_combout ;
wire \mem1|mem_reg~3829_q ;
wire \mem1|mem_reg~3317_q ;
wire \mem1|mem_reg~3701feeder_combout ;
wire \mem1|mem_reg~3701_q ;
wire \mem1|mem_reg~3189_q ;
wire \mem1|mem_reg~5108_combout ;
wire \mem1|mem_reg~5109_combout ;
wire \mem1|mem_reg~6633_combout ;
wire \mem1|mem_reg~1525_q ;
wire \mem1|mem_reg~6636_combout ;
wire \mem1|mem_reg~2037_q ;
wire \mem1|mem_reg~6634_combout ;
wire \mem1|mem_reg~1909_q ;
wire \mem1|mem_reg~6635_combout ;
wire \mem1|mem_reg~1397_q ;
wire \mem1|mem_reg~5110_combout ;
wire \mem1|mem_reg~5111_combout ;
wire \mem1|mem_reg~6640_combout ;
wire \mem1|mem_reg~1781_q ;
wire \mem1|mem_reg~6637_combout ;
wire \mem1|mem_reg~1269_q ;
wire \mem1|mem_reg~6639_combout ;
wire \mem1|mem_reg~1141_q ;
wire \mem1|mem_reg~6638_combout ;
wire \mem1|mem_reg~1653_q ;
wire \mem1|mem_reg~5112_combout ;
wire \mem1|mem_reg~5113_combout ;
wire \mem1|mem_reg~5114_combout ;
wire \mem1|mem_reg~5117_combout ;
wire \mem1|mem_reg~6606_combout ;
wire \mem1|mem_reg~1205_q ;
wire \mem1|mem_reg~6609_combout ;
wire \mem1|mem_reg~1461_q ;
wire \mem1|mem_reg~6607_combout ;
wire \mem1|mem_reg~1333_q ;
wire \mem1|mem_reg~6608_combout ;
wire \mem1|mem_reg~1077_q ;
wire \mem1|mem_reg~5081_combout ;
wire \mem1|mem_reg~5082_combout ;
wire \mem1|mem_reg~6604_combout ;
wire \mem1|mem_reg~3253_q ;
wire \mem1|mem_reg~3509_q ;
wire \mem1|mem_reg~3125_q ;
wire \mem1|mem_reg~6605_combout ;
wire \mem1|mem_reg~3381_q ;
wire \mem1|mem_reg~5079_combout ;
wire \mem1|mem_reg~5080_combout ;
wire \mem1|mem_reg~5083_combout ;
wire \mem1|mem_reg~6600_combout ;
wire \mem1|mem_reg~1717_q ;
wire \mem1|mem_reg~6603_combout ;
wire \mem1|mem_reg~1973_q ;
wire \mem1|mem_reg~6602_combout ;
wire \mem1|mem_reg~1589_q ;
wire \mem1|mem_reg~6601_combout ;
wire \mem1|mem_reg~1845_q ;
wire \mem1|mem_reg~5077_combout ;
wire \mem1|mem_reg~5078_combout ;
wire \mem1|mem_reg~6610_combout ;
wire \mem1|mem_reg~3765_q ;
wire \mem1|mem_reg~4021_q ;
wire \mem1|mem_reg~6611_combout ;
wire \mem1|mem_reg~3893_q ;
wire \mem1|mem_reg~3637_q ;
wire \mem1|mem_reg~5084_combout ;
wire \mem1|mem_reg~5085_combout ;
wire \mem1|mem_reg~5086_combout ;
wire \mem1|mem_reg~6623_combout ;
wire \mem1|mem_reg~693_q ;
wire \mem1|mem_reg~6626_combout ;
wire \mem1|mem_reg~949_q ;
wire \mem1|mem_reg~6625_combout ;
wire \mem1|mem_reg~565_q ;
wire \mem1|mem_reg~6624_combout ;
wire \mem1|mem_reg~821_q ;
wire \mem1|mem_reg~5097_combout ;
wire \mem1|mem_reg~5098_combout ;
wire \mem1|mem_reg~6630_combout ;
wire \mem1|mem_reg~437_q ;
wire \mem1|mem_reg~181_q ;
wire \mem1|mem_reg~53_q ;
wire \mem1|mem_reg~6629_combout ;
wire \mem1|mem_reg~309_q ;
wire \mem1|mem_reg~5101_combout ;
wire \mem1|mem_reg~5102_combout ;
wire \mem1|mem_reg~6627_combout ;
wire \mem1|mem_reg~2229_q ;
wire \mem1|mem_reg~2485_q ;
wire \mem1|mem_reg~6628_combout ;
wire \mem1|mem_reg~2357_q ;
wire \mem1|mem_reg~2101_q ;
wire \mem1|mem_reg~5099_combout ;
wire \mem1|mem_reg~5100_combout ;
wire \mem1|mem_reg~5103_combout ;
wire \mem1|mem_reg~6631_combout ;
wire \mem1|mem_reg~2741_q ;
wire \mem1|mem_reg~2997_q ;
wire \mem1|mem_reg~6632_combout ;
wire \mem1|mem_reg~2869_q ;
wire \mem1|mem_reg~2613_q ;
wire \mem1|mem_reg~5104_combout ;
wire \mem1|mem_reg~5105_combout ;
wire \mem1|mem_reg~5106_combout ;
wire \mem1|mem_reg~6622_combout ;
wire \mem1|mem_reg~3061_q ;
wire \mem1|mem_reg~6619_combout ;
wire \mem1|mem_reg~2549_q ;
wire \mem1|mem_reg~6620_combout ;
wire \mem1|mem_reg~2933_q ;
wire \mem1|mem_reg~6621_combout ;
wire \mem1|mem_reg~2421_q ;
wire \mem1|mem_reg~5094_combout ;
wire \mem1|mem_reg~5095_combout ;
wire \mem1|mem_reg~6615_combout ;
wire \mem1|mem_reg~1013_q ;
wire \mem1|mem_reg~6612_combout ;
wire \mem1|mem_reg~501_q ;
wire \mem1|mem_reg~6614_combout ;
wire \mem1|mem_reg~373_q ;
wire \mem1|mem_reg~6613_combout ;
wire \mem1|mem_reg~885_q ;
wire \mem1|mem_reg~5087_combout ;
wire \mem1|mem_reg~5088_combout ;
wire \mem1|mem_reg~6616_combout ;
wire \mem1|mem_reg~245_q ;
wire \mem1|mem_reg~6618_combout ;
wire \mem1|mem_reg~757_q ;
wire \mem1|mem_reg~6617_combout ;
wire \mem1|mem_reg~629_q ;
wire \mem1|mem_reg~117_q ;
wire \mem1|mem_reg~5091_combout ;
wire \mem1|mem_reg~5092_combout ;
wire \mem1|mem_reg~2293feeder_combout ;
wire \mem1|mem_reg~2293_q ;
wire \mem1|mem_reg~2805_q ;
wire \mem1|mem_reg~2677feeder_combout ;
wire \mem1|mem_reg~2677_q ;
wire \mem1|mem_reg~2165_q ;
wire \mem1|mem_reg~5089_combout ;
wire \mem1|mem_reg~5090_combout ;
wire \mem1|mem_reg~5093_combout ;
wire \mem1|mem_reg~5096_combout ;
wire \mem1|mem_reg~5107_combout ;
wire \mem1|mem_reg~5118_combout ;
wire \mem1|mem_reg~6465_combout ;
wire \mem1|mem_reg~1509_q ;
wire \mem1|mem_reg~6462_combout ;
wire \mem1|mem_reg~1445_q ;
wire \mem1|mem_reg~6464_combout ;
wire \mem1|mem_reg~1317_q ;
wire \mem1|mem_reg~6463_combout ;
wire \mem1|mem_reg~1381_q ;
wire \mem1|mem_reg~4950_combout ;
wire \mem1|mem_reg~4951_combout ;
wire \mem1|mem_reg~6473_combout ;
wire \mem1|mem_reg~3557_q ;
wire \mem1|mem_reg~3493_q ;
wire \mem1|mem_reg~6472_combout ;
wire \mem1|mem_reg~3365_q ;
wire \mem1|mem_reg~3429_q ;
wire \mem1|mem_reg~4957_combout ;
wire \mem1|mem_reg~4958_combout ;
wire \mem1|mem_reg~6468_combout ;
wire \mem1|mem_reg~421_q ;
wire \mem1|mem_reg~6471_combout ;
wire \mem1|mem_reg~485_q ;
wire \mem1|mem_reg~6470_combout ;
wire \mem1|mem_reg~293_q ;
wire \mem1|mem_reg~6469_combout ;
wire \mem1|mem_reg~357_q ;
wire \mem1|mem_reg~4954_combout ;
wire \mem1|mem_reg~4955_combout ;
wire \mem1|mem_reg~6467_combout ;
wire \mem1|mem_reg~2533_q ;
wire \mem1|mem_reg~2405_q ;
wire \mem1|mem_reg~6466_combout ;
wire \mem1|mem_reg~2341_q ;
wire \mem1|mem_reg~4952_combout ;
wire \mem1|mem_reg~2469_q ;
wire \mem1|mem_reg~4953_combout ;
wire \mem1|mem_reg~4956_combout ;
wire \mem1|mem_reg~4959_combout ;
wire \mem1|mem_reg~6497_combout ;
wire \mem1|mem_reg~1893_q ;
wire \mem1|mem_reg~6498_combout ;
wire \mem1|mem_reg~1829_q ;
wire \mem1|mem_reg~4981_combout ;
wire \mem1|mem_reg~6496_combout ;
wire \mem1|mem_reg~1957_q ;
wire \mem1|mem_reg~6499_combout ;
wire \mem1|mem_reg~2021_q ;
wire \mem1|mem_reg~4982_combout ;
wire \mem1|mem_reg~6507_combout ;
wire \mem1|mem_reg~4069_q ;
wire \mem1|mem_reg~4005_q ;
wire \mem1|mem_reg~3941_q ;
wire \mem1|mem_reg~6506_combout ;
wire \mem1|mem_reg~3877_q ;
wire \mem1|mem_reg~4988_combout ;
wire \mem1|mem_reg~4989_combout ;
wire \mem1|mem_reg~6501_combout ;
wire \mem1|mem_reg~3045_q ;
wire \mem1|mem_reg~2981_q ;
wire \mem1|mem_reg~6500_combout ;
wire \mem1|mem_reg~2853_q ;
wire \mem1|mem_reg~2917_q ;
wire \mem1|mem_reg~4983_combout ;
wire \mem1|mem_reg~4984_combout ;
wire \mem1|mem_reg~6503_combout ;
wire \mem1|mem_reg~869_q ;
wire \mem1|mem_reg~6504_combout ;
wire \mem1|mem_reg~805_q ;
wire \mem1|mem_reg~4985_combout ;
wire \mem1|mem_reg~6505_combout ;
wire \mem1|mem_reg~997_q ;
wire \mem1|mem_reg~6502_combout ;
wire \mem1|mem_reg~933_q ;
wire \mem1|mem_reg~4986_combout ;
wire \mem1|mem_reg~4987_combout ;
wire \mem1|mem_reg~4990_combout ;
wire \mem1|mem_reg~6479_combout ;
wire \mem1|mem_reg~2661_q ;
wire \mem1|mem_reg~2597_q ;
wire \mem1|mem_reg~4962_combout ;
wire \mem1|mem_reg~6478_combout ;
wire \mem1|mem_reg~2725_q ;
wire \mem1|mem_reg~2789_q ;
wire \mem1|mem_reg~4963_combout ;
wire \mem1|mem_reg~6481_combout ;
wire \mem1|mem_reg~613_q ;
wire \mem1|mem_reg~6482_combout ;
wire \mem1|mem_reg~549_q ;
wire \mem1|mem_reg~4964_combout ;
wire \mem1|mem_reg~6480_combout ;
wire \mem1|mem_reg~677_q ;
wire \mem1|mem_reg~6483_combout ;
wire \mem1|mem_reg~741_q ;
wire \mem1|mem_reg~4965_combout ;
wire \mem1|mem_reg~4966_combout ;
wire \mem1|mem_reg~6477_combout ;
wire \mem1|mem_reg~1765_q ;
wire \mem1|mem_reg~6474_combout ;
wire \mem1|mem_reg~1701_q ;
wire \mem1|mem_reg~6475_combout ;
wire \mem1|mem_reg~1637_q ;
wire \mem1|mem_reg~6476_combout ;
wire \mem1|mem_reg~1573_q ;
wire \mem1|mem_reg~4960_combout ;
wire \mem1|mem_reg~4961_combout ;
wire \mem1|mem_reg~6484_combout ;
wire \mem1|mem_reg~3749_q ;
wire \mem1|mem_reg~3813_q ;
wire \mem1|mem_reg~3621_q ;
wire \mem1|mem_reg~6485_combout ;
wire \mem1|mem_reg~3685_q ;
wire \mem1|mem_reg~4967_combout ;
wire \mem1|mem_reg~4968_combout ;
wire \mem1|mem_reg~4969_combout ;
wire \mem1|mem_reg~6486_combout ;
wire \mem1|mem_reg~1189_q ;
wire \mem1|mem_reg~6487_combout ;
wire \mem1|mem_reg~1125_q ;
wire \mem1|mem_reg~6488_combout ;
wire \mem1|mem_reg~1061_q ;
wire \mem1|mem_reg~4970_combout ;
wire \mem1|mem_reg~6489_combout ;
wire \mem1|mem_reg~1253_q ;
wire \mem1|mem_reg~4971_combout ;
wire \mem1|mem_reg~6495_combout ;
wire \mem1|mem_reg~3173_q ;
wire \mem1|mem_reg~3109_q ;
wire \mem1|mem_reg~4977_combout ;
wire \mem1|mem_reg~6494_combout ;
wire \mem1|mem_reg~3237_q ;
wire \mem1|mem_reg~3301_q ;
wire \mem1|mem_reg~4978_combout ;
wire \mem1|mem_reg~6493_combout ;
wire \mem1|mem_reg~229_q ;
wire \mem1|mem_reg~6492_combout ;
wire \mem1|mem_reg~165_q ;
wire \mem1|mem_reg~101feeder_combout ;
wire \mem1|mem_reg~101_q ;
wire \mem1|mem_reg~37_q ;
wire \mem1|mem_reg~4974_combout ;
wire \mem1|mem_reg~4975_combout ;
wire \mem1|mem_reg~6490_combout ;
wire \mem1|mem_reg~2213_q ;
wire \mem1|mem_reg~2277_q ;
wire \mem1|mem_reg~6491_combout ;
wire \mem1|mem_reg~2149_q ;
wire \mem1|mem_reg~2085_q ;
wire \mem1|mem_reg~4972_combout ;
wire \mem1|mem_reg~4973_combout ;
wire \mem1|mem_reg~4976_combout ;
wire \mem1|mem_reg~4979_combout ;
wire \mem1|mem_reg~4980_combout ;
wire \mem1|mem_reg~4991_combout ;
wire \mem1|mem_reg~6521_combout ;
wire \mem1|mem_reg~341_q ;
wire \mem1|mem_reg~2389_q ;
wire \mem1|mem_reg~5002_combout ;
wire \mem1|mem_reg~6522_combout ;
wire \mem1|mem_reg~2517_q ;
wire \mem1|mem_reg~6520_combout ;
wire \mem1|mem_reg~469_q ;
wire \mem1|mem_reg~5003_combout ;
wire \mem1|mem_reg~6523_combout ;
wire \mem1|mem_reg~725_q ;
wire \mem1|mem_reg~6524_combout ;
wire \mem1|mem_reg~597_q ;
wire \mem1|mem_reg~6525_combout ;
wire \mem1|mem_reg~2645_q ;
wire \mem1|mem_reg~2773_q ;
wire \mem1|mem_reg~5004_combout ;
wire \mem1|mem_reg~5005_combout ;
wire \mem1|mem_reg~6526_combout ;
wire \mem1|mem_reg~213_q ;
wire \mem1|mem_reg~6527_combout ;
wire \mem1|mem_reg~85_q ;
wire \mem1|mem_reg~6528_combout ;
wire \mem1|mem_reg~2133_q ;
wire \mem1|mem_reg~2261_q ;
wire \mem1|mem_reg~5006_combout ;
wire \mem1|mem_reg~5007_combout ;
wire \mem1|mem_reg~5008_combout ;
wire \mem1|mem_reg~6531_combout ;
wire \mem1|mem_reg~3029_q ;
wire \mem1|mem_reg~6530_combout ;
wire \mem1|mem_reg~853_q ;
wire \mem1|mem_reg~2901_q ;
wire \mem1|mem_reg~5009_combout ;
wire \mem1|mem_reg~6529_combout ;
wire \mem1|mem_reg~981_q ;
wire \mem1|mem_reg~5010_combout ;
wire \mem1|mem_reg~5011_combout ;
wire \mem1|mem_reg~6539_combout ;
wire \mem1|mem_reg~917_q ;
wire \mem1|mem_reg~6542_combout ;
wire \mem1|mem_reg~2965_q ;
wire \mem1|mem_reg~6541_combout ;
wire \mem1|mem_reg~789_q ;
wire \mem1|mem_reg~6540_combout ;
wire \mem1|mem_reg~2837_q ;
wire \mem1|mem_reg~5019_combout ;
wire \mem1|mem_reg~5020_combout ;
wire \mem1|mem_reg~6535_combout ;
wire \mem1|mem_reg~2453_q ;
wire \mem1|mem_reg~6534_combout ;
wire \mem1|mem_reg~277_q ;
wire \mem1|mem_reg~6533_combout ;
wire \mem1|mem_reg~2325_q ;
wire \mem1|mem_reg~5012_combout ;
wire \mem1|mem_reg~6532_combout ;
wire \mem1|mem_reg~405_q ;
wire \mem1|mem_reg~5013_combout ;
wire \mem1|mem_reg~6538_combout ;
wire \mem1|mem_reg~21_q ;
wire \mem1|mem_reg~149_q ;
wire \mem1|mem_reg~2197feeder_combout ;
wire \mem1|mem_reg~2197_q ;
wire \mem1|mem_reg~2069_q ;
wire \mem1|mem_reg~5016_combout ;
wire \mem1|mem_reg~5017_combout ;
wire \mem1|mem_reg~6536_combout ;
wire \mem1|mem_reg~661_q ;
wire \mem1|mem_reg~2709_q ;
wire \mem1|mem_reg~6537_combout ;
wire \mem1|mem_reg~533_q ;
wire \mem1|mem_reg~2581_q ;
wire \mem1|mem_reg~5014_combout ;
wire \mem1|mem_reg~5015_combout ;
wire \mem1|mem_reg~5018_combout ;
wire \mem1|mem_reg~5021_combout ;
wire \mem1|mem_reg~5022_combout ;
wire \mem1|mem_reg~6543_combout ;
wire \mem1|mem_reg~1493_q ;
wire \mem1|mem_reg~6545_combout ;
wire \mem1|mem_reg~3541_q ;
wire \mem1|mem_reg~6544_combout ;
wire \mem1|mem_reg~1365_q ;
wire \mem1|mem_reg~3413_q ;
wire \mem1|mem_reg~5023_combout ;
wire \mem1|mem_reg~5024_combout ;
wire \mem1|mem_reg~6552_combout ;
wire \mem1|mem_reg~2005_q ;
wire \mem1|mem_reg~6554_combout ;
wire \mem1|mem_reg~4053_q ;
wire \mem1|mem_reg~6553_combout ;
wire \mem1|mem_reg~1877_q ;
wire \mem1|mem_reg~3925_q ;
wire \mem1|mem_reg~5030_combout ;
wire \mem1|mem_reg~5031_combout ;
wire \mem1|mem_reg~6546_combout ;
wire \mem1|mem_reg~1749_q ;
wire \mem1|mem_reg~3797_q ;
wire \mem1|mem_reg~6547_combout ;
wire \mem1|mem_reg~3669_q ;
wire \mem1|mem_reg~6548_combout ;
wire \mem1|mem_reg~1621_q ;
wire \mem1|mem_reg~5025_combout ;
wire \mem1|mem_reg~5026_combout ;
wire \mem1|mem_reg~6549_combout ;
wire \mem1|mem_reg~1237_q ;
wire \mem1|mem_reg~3285_q ;
wire \mem1|mem_reg~6551_combout ;
wire \mem1|mem_reg~1109_q ;
wire \mem1|mem_reg~6550_combout ;
wire \mem1|mem_reg~3157_q ;
wire \mem1|mem_reg~5027_combout ;
wire \mem1|mem_reg~5028_combout ;
wire \mem1|mem_reg~5029_combout ;
wire \mem1|mem_reg~5032_combout ;
wire \mem1|mem_reg~6516_combout ;
wire \mem1|mem_reg~3477_q ;
wire \mem1|mem_reg~6519_combout ;
wire \mem1|mem_reg~3989_q ;
wire \mem1|mem_reg~6517_combout ;
wire \mem1|mem_reg~3861_q ;
wire \mem1|mem_reg~6518_combout ;
wire \mem1|mem_reg~3349_q ;
wire \mem1|mem_reg~4999_combout ;
wire \mem1|mem_reg~5000_combout ;
wire \mem1|mem_reg~3733feeder_combout ;
wire \mem1|mem_reg~3733_q ;
wire \mem1|mem_reg~3221_q ;
wire \mem1|mem_reg~3605feeder_combout ;
wire \mem1|mem_reg~3605_q ;
wire \mem1|mem_reg~3093_q ;
wire \mem1|mem_reg~4992_combout ;
wire \mem1|mem_reg~4993_combout ;
wire \mem1|mem_reg~6512_combout ;
wire \mem1|mem_reg~1173_q ;
wire \mem1|mem_reg~6515_combout ;
wire \mem1|mem_reg~1685_q ;
wire \mem1|mem_reg~6514_combout ;
wire \mem1|mem_reg~1045_q ;
wire \mem1|mem_reg~6513_combout ;
wire \mem1|mem_reg~1557_q ;
wire \mem1|mem_reg~4996_combout ;
wire \mem1|mem_reg~4997_combout ;
wire \mem1|mem_reg~6508_combout ;
wire \mem1|mem_reg~1429_q ;
wire \mem1|mem_reg~6511_combout ;
wire \mem1|mem_reg~1941_q ;
wire \mem1|mem_reg~6510_combout ;
wire \mem1|mem_reg~1301_q ;
wire \mem1|mem_reg~6509_combout ;
wire \mem1|mem_reg~1813_q ;
wire \mem1|mem_reg~4994_combout ;
wire \mem1|mem_reg~4995_combout ;
wire \mem1|mem_reg~4998_combout ;
wire \mem1|mem_reg~5001_combout ;
wire \mem1|mem_reg~5033_combout ;
wire \mem1|mem_reg~6598_combout ;
wire \mem1|mem_reg~3973_q ;
wire \mem1|mem_reg~4037_q ;
wire \mem1|mem_reg~6599_combout ;
wire \mem1|mem_reg~3845_q ;
wire \mem1|mem_reg~3909_q ;
wire \mem1|mem_reg~5072_combout ;
wire \mem1|mem_reg~5073_combout ;
wire \mem1|mem_reg~6592_combout ;
wire \mem1|mem_reg~2949_q ;
wire \mem1|mem_reg~3013_q ;
wire \mem1|mem_reg~6593_combout ;
wire \mem1|mem_reg~2821_q ;
wire \mem1|mem_reg~2885_q ;
wire \mem1|mem_reg~5065_combout ;
wire \mem1|mem_reg~5066_combout ;
wire \mem1|mem_reg~6596_combout ;
wire \mem1|mem_reg~2437_q ;
wire \mem1|mem_reg~2501_q ;
wire \mem1|mem_reg~6597_combout ;
wire \mem1|mem_reg~2309_q ;
wire \mem1|mem_reg~2373_q ;
wire \mem1|mem_reg~5069_combout ;
wire \mem1|mem_reg~5070_combout ;
wire \mem1|mem_reg~6594_combout ;
wire \mem1|mem_reg~3461_q ;
wire \mem1|mem_reg~3525_q ;
wire \mem1|mem_reg~3397_q ;
wire \mem1|mem_reg~6595_combout ;
wire \mem1|mem_reg~3333_q ;
wire \mem1|mem_reg~5067_combout ;
wire \mem1|mem_reg~5068_combout ;
wire \mem1|mem_reg~5071_combout ;
wire \mem1|mem_reg~5074_combout ;
wire \mem1|mem_reg~6559_combout ;
wire \mem1|mem_reg~2117_q ;
wire \mem1|mem_reg~2053_q ;
wire \mem1|mem_reg~5038_combout ;
wire \mem1|mem_reg~6560_combout ;
wire \mem1|mem_reg~2245_q ;
wire \mem1|mem_reg~2181_q ;
wire \mem1|mem_reg~5039_combout ;
wire \mem1|mem_reg~6558_combout ;
wire \mem1|mem_reg~3269_q ;
wire \mem1|mem_reg~3205_q ;
wire \mem1|mem_reg~6557_combout ;
wire \mem1|mem_reg~3141_q ;
wire \mem1|mem_reg~3077_q ;
wire \mem1|mem_reg~5036_combout ;
wire \mem1|mem_reg~5037_combout ;
wire \mem1|mem_reg~5040_combout ;
wire \mem1|mem_reg~6556_combout ;
wire \mem1|mem_reg~2757_q ;
wire \mem1|mem_reg~2693_q ;
wire \mem1|mem_reg~2565_q ;
wire \mem1|mem_reg~6555_combout ;
wire \mem1|mem_reg~2629_q ;
wire \mem1|mem_reg~5034_combout ;
wire \mem1|mem_reg~5035_combout ;
wire \mem1|mem_reg~6562_combout ;
wire \mem1|mem_reg~3781_q ;
wire \mem1|mem_reg~3717_q ;
wire \mem1|mem_reg~3589_q ;
wire \mem1|mem_reg~6561_combout ;
wire \mem1|mem_reg~3653_q ;
wire \mem1|mem_reg~5041_combout ;
wire \mem1|mem_reg~5042_combout ;
wire \mem1|mem_reg~5043_combout ;
wire \mem1|mem_reg~6583_combout ;
wire \mem1|mem_reg~1157_q ;
wire \mem1|mem_reg~6586_combout ;
wire \mem1|mem_reg~1221_q ;
wire \mem1|mem_reg~6585_combout ;
wire \mem1|mem_reg~1029_q ;
wire \mem1|mem_reg~6584_combout ;
wire \mem1|mem_reg~1093_q ;
wire \mem1|mem_reg~5056_combout ;
wire \mem1|mem_reg~5057_combout ;
wire \mem1|mem_reg~133feeder_combout ;
wire \mem1|mem_reg~133_q ;
wire \mem1|mem_reg~5_q ;
wire \mem1|mem_reg~6587_combout ;
wire \mem1|mem_reg~197_q ;
wire \mem1|mem_reg~69_q ;
wire \mem1|mem_reg~5058_combout ;
wire \mem1|mem_reg~5059_combout ;
wire \mem1|mem_reg~5060_combout ;
wire \mem1|mem_reg~6580_combout ;
wire \mem1|mem_reg~581_q ;
wire \mem1|mem_reg~6581_combout ;
wire \mem1|mem_reg~517_q ;
wire \mem1|mem_reg~5054_combout ;
wire \mem1|mem_reg~6579_combout ;
wire \mem1|mem_reg~645_q ;
wire \mem1|mem_reg~6582_combout ;
wire \mem1|mem_reg~709_q ;
wire \mem1|mem_reg~5055_combout ;
wire \mem1|mem_reg~6591_combout ;
wire \mem1|mem_reg~1733_q ;
wire \mem1|mem_reg~6588_combout ;
wire \mem1|mem_reg~1669_q ;
wire \mem1|mem_reg~6589_combout ;
wire \mem1|mem_reg~1605_q ;
wire \mem1|mem_reg~6590_combout ;
wire \mem1|mem_reg~1541_q ;
wire \mem1|mem_reg~5061_combout ;
wire \mem1|mem_reg~5062_combout ;
wire \mem1|mem_reg~5063_combout ;
wire \mem1|mem_reg~6563_combout ;
wire \mem1|mem_reg~901_q ;
wire \mem1|mem_reg~6566_combout ;
wire \mem1|mem_reg~965_q ;
wire \mem1|mem_reg~6565_combout ;
wire \mem1|mem_reg~773_q ;
wire \mem1|mem_reg~6564_combout ;
wire \mem1|mem_reg~837_q ;
wire \mem1|mem_reg~5044_combout ;
wire \mem1|mem_reg~5045_combout ;
wire \mem1|mem_reg~6575_combout ;
wire \mem1|mem_reg~1925_q ;
wire \mem1|mem_reg~6578_combout ;
wire \mem1|mem_reg~1989_q ;
wire \mem1|mem_reg~6577_combout ;
wire \mem1|mem_reg~1797_q ;
wire \mem1|mem_reg~6576_combout ;
wire \mem1|mem_reg~1861_q ;
wire \mem1|mem_reg~5051_combout ;
wire \mem1|mem_reg~5052_combout ;
wire \mem1|mem_reg~6572_combout ;
wire \mem1|mem_reg~261_q ;
wire \mem1|mem_reg~6571_combout ;
wire \mem1|mem_reg~389_q ;
wire \mem1|mem_reg~6573_combout ;
wire \mem1|mem_reg~453_q ;
wire \mem1|mem_reg~6574_combout ;
wire \mem1|mem_reg~325_q ;
wire \mem1|mem_reg~5048_combout ;
wire \mem1|mem_reg~5049_combout ;
wire \mem1|mem_reg~6570_combout ;
wire \mem1|mem_reg~1477_q ;
wire \mem1|mem_reg~6567_combout ;
wire \mem1|mem_reg~1413_q ;
wire \mem1|mem_reg~6569_combout ;
wire \mem1|mem_reg~1285_q ;
wire \mem1|mem_reg~6568_combout ;
wire \mem1|mem_reg~1349_q ;
wire \mem1|mem_reg~5046_combout ;
wire \mem1|mem_reg~5047_combout ;
wire \mem1|mem_reg~5050_combout ;
wire \mem1|mem_reg~5053_combout ;
wire \mem1|mem_reg~5064_combout ;
wire \mem1|mem_reg~5075_combout ;
wire \mem1|mem_reg~5076_combout ;
wire \mem1|mem_reg~5119_combout ;
wire \IR|out[5]~feeder_combout ;
wire \contr|always1~6_combout ;
wire \contr|next_state.S34~0_combout ;
wire \contr|state.S34~q ;
wire \RF_a1[2]~2_combout ;
wire \RF_d2[5]~10_combout ;
wire \RF_d2[5]~11_combout ;
wire \rf1_1|reg_file~61_q ;
wire \rf1_1|reg_file~45_q ;
wire \rf1_1|reg_file~37_q ;
wire \rf1_1|reg_file~53feeder_combout ;
wire \rf1_1|reg_file~53_q ;
wire \rf1_1|reg_file~86_combout ;
wire \rf1_1|reg_file~87_combout ;
wire \rf1_1|reg_file~5_q ;
wire \rf1_1|reg_file~13feeder_combout ;
wire \rf1_1|reg_file~13_q ;
wire \rf1_1|reg_file~84_combout ;
wire \rf1_1|reg_file~29_q ;
wire \rf1_1|reg_file~21feeder_combout ;
wire \rf1_1|reg_file~21_q ;
wire \rf1_1|reg_file~85_combout ;
wire \pc[5]~5_combout ;
wire \T2|out[5]~feeder_combout ;
wire \addr[5]~5_combout ;
wire \addr[5]~6_combout ;
wire \dataw[3]~6_combout ;
wire \dataw[3]~7_combout ;
wire \mem1|mem_reg~6266_combout ;
wire \mem1|mem_reg~2227_q ;
wire \mem1|mem_reg~6269_combout ;
wire \mem1|mem_reg~2483_q ;
wire \mem1|mem_reg~6267_combout ;
wire \mem1|mem_reg~2355_q ;
wire \mem1|mem_reg~6268_combout ;
wire \mem1|mem_reg~2099_q ;
wire \mem1|mem_reg~4759_combout ;
wire \mem1|mem_reg~4760_combout ;
wire \mem1|mem_reg~6272_combout ;
wire \mem1|mem_reg~435_q ;
wire \mem1|mem_reg~179_q ;
wire \mem1|mem_reg~6271_combout ;
wire \mem1|mem_reg~51_q ;
wire \mem1|mem_reg~6270_combout ;
wire \mem1|mem_reg~307_q ;
wire \mem1|mem_reg~4761_combout ;
wire \mem1|mem_reg~4762_combout ;
wire \mem1|mem_reg~4763_combout ;
wire \mem1|mem_reg~6273_combout ;
wire \mem1|mem_reg~3251_q ;
wire \mem1|mem_reg~6276_combout ;
wire \mem1|mem_reg~3507_q ;
wire \mem1|mem_reg~6275_combout ;
wire \mem1|mem_reg~3123_q ;
wire \mem1|mem_reg~6274_combout ;
wire \mem1|mem_reg~3379_q ;
wire \mem1|mem_reg~4764_combout ;
wire \mem1|mem_reg~4765_combout ;
wire \mem1|mem_reg~6265_combout ;
wire \mem1|mem_reg~1459_q ;
wire \mem1|mem_reg~6262_combout ;
wire \mem1|mem_reg~1203_q ;
wire \mem1|mem_reg~6264_combout ;
wire \mem1|mem_reg~1075_q ;
wire \mem1|mem_reg~6263_combout ;
wire \mem1|mem_reg~1331_q ;
wire \mem1|mem_reg~4757_combout ;
wire \mem1|mem_reg~4758_combout ;
wire \mem1|mem_reg~4766_combout ;
wire \mem1|mem_reg~3315feeder_combout ;
wire \mem1|mem_reg~3315_q ;
wire \mem1|mem_reg~3571_q ;
wire \mem1|mem_reg~3443feeder_combout ;
wire \mem1|mem_reg~3443_q ;
wire \mem1|mem_reg~3187_q ;
wire \mem1|mem_reg~4754_combout ;
wire \mem1|mem_reg~4755_combout ;
wire \mem1|mem_reg~2291feeder_combout ;
wire \mem1|mem_reg~2291_q ;
wire \mem1|mem_reg~2547_q ;
wire \mem1|mem_reg~2419feeder_combout ;
wire \mem1|mem_reg~2419_q ;
wire \mem1|mem_reg~2163_q ;
wire \mem1|mem_reg~4747_combout ;
wire \mem1|mem_reg~4748_combout ;
wire \mem1|mem_reg~6258_combout ;
wire \mem1|mem_reg~1523_q ;
wire \mem1|mem_reg~6256_combout ;
wire \mem1|mem_reg~1395_q ;
wire \mem1|mem_reg~6257_combout ;
wire \mem1|mem_reg~1139_q ;
wire \mem1|mem_reg~4749_combout ;
wire \mem1|mem_reg~6255_combout ;
wire \mem1|mem_reg~1267_q ;
wire \mem1|mem_reg~4750_combout ;
wire \mem1|mem_reg~6260_combout ;
wire \mem1|mem_reg~371_q ;
wire \mem1|mem_reg~115_q ;
wire \mem1|mem_reg~4751_combout ;
wire \mem1|mem_reg~6261_combout ;
wire \mem1|mem_reg~499_q ;
wire \mem1|mem_reg~6259_combout ;
wire \mem1|mem_reg~243_q ;
wire \mem1|mem_reg~4752_combout ;
wire \mem1|mem_reg~4753_combout ;
wire \mem1|mem_reg~4756_combout ;
wire \mem1|mem_reg~4767_combout ;
wire \mem1|mem_reg~6251_combout ;
wire \mem1|mem_reg~2995_q ;
wire \mem1|mem_reg~6253_combout ;
wire \mem1|mem_reg~2867_q ;
wire \mem1|mem_reg~6252_combout ;
wire \mem1|mem_reg~3891_q ;
wire \mem1|mem_reg~4744_combout ;
wire \mem1|mem_reg~6254_combout ;
wire \mem1|mem_reg~4019_q ;
wire \mem1|mem_reg~4745_combout ;
wire \mem1|mem_reg~6239_combout ;
wire \mem1|mem_reg~947_q ;
wire \mem1|mem_reg~6242_combout ;
wire \mem1|mem_reg~1971_q ;
wire \mem1|mem_reg~6241_combout ;
wire \mem1|mem_reg~819_q ;
wire \mem1|mem_reg~6240_combout ;
wire \mem1|mem_reg~1843_q ;
wire \mem1|mem_reg~4737_combout ;
wire \mem1|mem_reg~4738_combout ;
wire \mem1|mem_reg~6250_combout ;
wire \mem1|mem_reg~1715_q ;
wire \mem1|mem_reg~6247_combout ;
wire \mem1|mem_reg~691_q ;
wire \mem1|mem_reg~6249_combout ;
wire \mem1|mem_reg~563_q ;
wire \mem1|mem_reg~6248_combout ;
wire \mem1|mem_reg~1587_q ;
wire \mem1|mem_reg~4741_combout ;
wire \mem1|mem_reg~4742_combout ;
wire \mem1|mem_reg~6243_combout ;
wire \mem1|mem_reg~2739_q ;
wire \mem1|mem_reg~6246_combout ;
wire \mem1|mem_reg~3763_q ;
wire \mem1|mem_reg~6245_combout ;
wire \mem1|mem_reg~2611_q ;
wire \mem1|mem_reg~6244_combout ;
wire \mem1|mem_reg~3635_q ;
wire \mem1|mem_reg~4739_combout ;
wire \mem1|mem_reg~4740_combout ;
wire \mem1|mem_reg~4743_combout ;
wire \mem1|mem_reg~4746_combout ;
wire \mem1|mem_reg~4083_q ;
wire \mem1|mem_reg~6283_combout ;
wire \mem1|mem_reg~2035_q ;
wire \mem1|mem_reg~6284_combout ;
wire \mem1|mem_reg~1907_q ;
wire \mem1|mem_reg~3955_q ;
wire \mem1|mem_reg~4775_combout ;
wire \mem1|mem_reg~4776_combout ;
wire \mem1|mem_reg~6277_combout ;
wire \mem1|mem_reg~1011_q ;
wire \mem1|mem_reg~3059_q ;
wire \mem1|mem_reg~6278_combout ;
wire \mem1|mem_reg~883_q ;
wire \mem1|mem_reg~2931_q ;
wire \mem1|mem_reg~4768_combout ;
wire \mem1|mem_reg~4769_combout ;
wire \mem1|mem_reg~6281_combout ;
wire \mem1|mem_reg~755_q ;
wire \mem1|mem_reg~2803_q ;
wire \mem1|mem_reg~6282_combout ;
wire \mem1|mem_reg~627_q ;
wire \mem1|mem_reg~2675_q ;
wire \mem1|mem_reg~4772_combout ;
wire \mem1|mem_reg~4773_combout ;
wire \mem1|mem_reg~6279_combout ;
wire \mem1|mem_reg~1779_q ;
wire \mem1|mem_reg~3827_q ;
wire \mem1|mem_reg~3699_q ;
wire \mem1|mem_reg~6280_combout ;
wire \mem1|mem_reg~1651_q ;
wire \mem1|mem_reg~4770_combout ;
wire \mem1|mem_reg~4771_combout ;
wire \mem1|mem_reg~4774_combout ;
wire \mem1|mem_reg~4777_combout ;
wire \mem1|mem_reg~4778_combout ;
wire \mem1|mem_reg~6153_combout ;
wire \mem1|mem_reg~1939_q ;
wire \mem1|mem_reg~6150_combout ;
wire \mem1|mem_reg~1683_q ;
wire \mem1|mem_reg~6152_combout ;
wire \mem1|mem_reg~1555_q ;
wire \mem1|mem_reg~6151_combout ;
wire \mem1|mem_reg~1811_q ;
wire \mem1|mem_reg~4652_combout ;
wire \mem1|mem_reg~4653_combout ;
wire \mem1|mem_reg~6162_combout ;
wire \mem1|mem_reg~3731_q ;
wire \mem1|mem_reg~6165_combout ;
wire \mem1|mem_reg~3987_q ;
wire \mem1|mem_reg~6164_combout ;
wire \mem1|mem_reg~3603_q ;
wire \mem1|mem_reg~6163_combout ;
wire \mem1|mem_reg~3859_q ;
wire \mem1|mem_reg~4659_combout ;
wire \mem1|mem_reg~4660_combout ;
wire \mem1|mem_reg~6161_combout ;
wire \mem1|mem_reg~915_q ;
wire \mem1|mem_reg~6158_combout ;
wire \mem1|mem_reg~659_q ;
wire \mem1|mem_reg~6160_combout ;
wire \mem1|mem_reg~531_q ;
wire \mem1|mem_reg~6159_combout ;
wire \mem1|mem_reg~787_q ;
wire \mem1|mem_reg~4656_combout ;
wire \mem1|mem_reg~4657_combout ;
wire \mem1|mem_reg~6154_combout ;
wire \mem1|mem_reg~2707_q ;
wire \mem1|mem_reg~6157_combout ;
wire \mem1|mem_reg~2963_q ;
wire \mem1|mem_reg~6155_combout ;
wire \mem1|mem_reg~2835_q ;
wire \mem1|mem_reg~6156_combout ;
wire \mem1|mem_reg~2579_q ;
wire \mem1|mem_reg~4654_combout ;
wire \mem1|mem_reg~4655_combout ;
wire \mem1|mem_reg~4658_combout ;
wire \mem1|mem_reg~4661_combout ;
wire \mem1|mem_reg~6187_combout ;
wire \mem1|mem_reg~979_q ;
wire \mem1|mem_reg~6190_combout ;
wire \mem1|mem_reg~2003_q ;
wire \mem1|mem_reg~6189_combout ;
wire \mem1|mem_reg~851_q ;
wire \mem1|mem_reg~6188_combout ;
wire \mem1|mem_reg~1875_q ;
wire \mem1|mem_reg~4683_combout ;
wire \mem1|mem_reg~4684_combout ;
wire \mem1|mem_reg~3027feeder_combout ;
wire \mem1|mem_reg~3027_q ;
wire \mem1|mem_reg~4051_q ;
wire \mem1|mem_reg~3923feeder_combout ;
wire \mem1|mem_reg~3923_q ;
wire \mem1|mem_reg~2899_q ;
wire \mem1|mem_reg~4690_combout ;
wire \mem1|mem_reg~4691_combout ;
wire \mem1|mem_reg~6194_combout ;
wire \mem1|mem_reg~1747_q ;
wire \mem1|mem_reg~6191_combout ;
wire \mem1|mem_reg~723_q ;
wire \mem1|mem_reg~6192_combout ;
wire \mem1|mem_reg~1619_q ;
wire \mem1|mem_reg~6193_combout ;
wire \mem1|mem_reg~595_q ;
wire \mem1|mem_reg~4687_combout ;
wire \mem1|mem_reg~4688_combout ;
wire \mem1|mem_reg~2771feeder_combout ;
wire \mem1|mem_reg~2771_q ;
wire \mem1|mem_reg~3795_q ;
wire \mem1|mem_reg~3667feeder_combout ;
wire \mem1|mem_reg~3667_q ;
wire \mem1|mem_reg~2643_q ;
wire \mem1|mem_reg~4685_combout ;
wire \mem1|mem_reg~4686_combout ;
wire \mem1|mem_reg~4689_combout ;
wire \mem1|mem_reg~4692_combout ;
wire \mem1|mem_reg~6178_combout ;
wire \mem1|mem_reg~2067_q ;
wire \mem1|mem_reg~6177_combout ;
wire \mem1|mem_reg~2195_q ;
wire \mem1|mem_reg~6179_combout ;
wire \mem1|mem_reg~2451_q ;
wire \mem1|mem_reg~6180_combout ;
wire \mem1|mem_reg~2323_q ;
wire \mem1|mem_reg~4674_combout ;
wire \mem1|mem_reg~4675_combout ;
wire \mem1|mem_reg~6181_combout ;
wire \mem1|mem_reg~19_q ;
wire \mem1|mem_reg~147_q ;
wire \mem1|mem_reg~6182_combout ;
wire \mem1|mem_reg~403_q ;
wire \mem1|mem_reg~275_q ;
wire \mem1|mem_reg~4676_combout ;
wire \mem1|mem_reg~4677_combout ;
wire \mem1|mem_reg~4678_combout ;
wire \mem1|mem_reg~6186_combout ;
wire \mem1|mem_reg~3475_q ;
wire \mem1|mem_reg~6183_combout ;
wire \mem1|mem_reg~3219_q ;
wire \mem1|mem_reg~6185_combout ;
wire \mem1|mem_reg~3091_q ;
wire \mem1|mem_reg~6184_combout ;
wire \mem1|mem_reg~3347_q ;
wire \mem1|mem_reg~4679_combout ;
wire \mem1|mem_reg~4680_combout ;
wire \mem1|mem_reg~6176_combout ;
wire \mem1|mem_reg~1427_q ;
wire \mem1|mem_reg~6175_combout ;
wire \mem1|mem_reg~1043_q ;
wire \mem1|mem_reg~6174_combout ;
wire \mem1|mem_reg~1299_q ;
wire \mem1|mem_reg~4672_combout ;
wire \mem1|mem_reg~6173_combout ;
wire \mem1|mem_reg~1171_q ;
wire \mem1|mem_reg~4673_combout ;
wire \mem1|mem_reg~4681_combout ;
wire \mem1|mem_reg~2259feeder_combout ;
wire \mem1|mem_reg~2259_q ;
wire \mem1|mem_reg~2131_q ;
wire \mem1|mem_reg~2515feeder_combout ;
wire \mem1|mem_reg~2515_q ;
wire \mem1|mem_reg~2387_q ;
wire \mem1|mem_reg~4664_combout ;
wire \mem1|mem_reg~4665_combout ;
wire \mem1|mem_reg~6170_combout ;
wire \mem1|mem_reg~211_q ;
wire \mem1|mem_reg~83_q ;
wire \mem1|mem_reg~6171_combout ;
wire \mem1|mem_reg~467_q ;
wire \mem1|mem_reg~6172_combout ;
wire \mem1|mem_reg~339_q ;
wire \mem1|mem_reg~4666_combout ;
wire \mem1|mem_reg~4667_combout ;
wire \mem1|mem_reg~4668_combout ;
wire \mem1|mem_reg~6169_combout ;
wire \mem1|mem_reg~1491_q ;
wire \mem1|mem_reg~6166_combout ;
wire \mem1|mem_reg~1235_q ;
wire \mem1|mem_reg~6168_combout ;
wire \mem1|mem_reg~1107_q ;
wire \mem1|mem_reg~6167_combout ;
wire \mem1|mem_reg~1363_q ;
wire \mem1|mem_reg~4662_combout ;
wire \mem1|mem_reg~4663_combout ;
wire \mem1|mem_reg~3411feeder_combout ;
wire \mem1|mem_reg~3411_q ;
wire \mem1|mem_reg~3155_q ;
wire \mem1|mem_reg~4669_combout ;
wire \mem1|mem_reg~3539_q ;
wire \mem1|mem_reg~3283feeder_combout ;
wire \mem1|mem_reg~3283_q ;
wire \mem1|mem_reg~4670_combout ;
wire \mem1|mem_reg~4671_combout ;
wire \mem1|mem_reg~4682_combout ;
wire \mem1|mem_reg~4693_combout ;
wire \mem1|mem_reg~6205_combout ;
wire \mem1|mem_reg~3907_q ;
wire \mem1|mem_reg~6204_combout ;
wire \mem1|mem_reg~3395_q ;
wire \mem1|mem_reg~3843feeder_combout ;
wire \mem1|mem_reg~3843_q ;
wire \mem1|mem_reg~3331_q ;
wire \mem1|mem_reg~4701_combout ;
wire \mem1|mem_reg~4702_combout ;
wire \mem1|mem_reg~6203_combout ;
wire \mem1|mem_reg~835_q ;
wire \mem1|mem_reg~6201_combout ;
wire \mem1|mem_reg~323_q ;
wire \mem1|mem_reg~6202_combout ;
wire \mem1|mem_reg~771_q ;
wire \mem1|mem_reg~259_q ;
wire \mem1|mem_reg~4698_combout ;
wire \mem1|mem_reg~4699_combout ;
wire \mem1|mem_reg~6197_combout ;
wire \mem1|mem_reg~1347_q ;
wire \mem1|mem_reg~6200_combout ;
wire \mem1|mem_reg~1859_q ;
wire \mem1|mem_reg~6198_combout ;
wire \mem1|mem_reg~1795_q ;
wire \mem1|mem_reg~6199_combout ;
wire \mem1|mem_reg~1283_q ;
wire \mem1|mem_reg~4696_combout ;
wire \mem1|mem_reg~4697_combout ;
wire \mem1|mem_reg~4700_combout ;
wire \mem1|mem_reg~6195_combout ;
wire \mem1|mem_reg~2371_q ;
wire \mem1|mem_reg~6196_combout ;
wire \mem1|mem_reg~2883_q ;
wire \mem1|mem_reg~2819feeder_combout ;
wire \mem1|mem_reg~2819_q ;
wire \mem1|mem_reg~2307_q ;
wire \mem1|mem_reg~4694_combout ;
wire \mem1|mem_reg~4695_combout ;
wire \mem1|mem_reg~4703_combout ;
wire \mem1|mem_reg~6230_combout ;
wire \mem1|mem_reg~963_q ;
wire \mem1|mem_reg~6232_combout ;
wire \mem1|mem_reg~3011_q ;
wire \mem1|mem_reg~6231_combout ;
wire \mem1|mem_reg~899_q ;
wire \mem1|mem_reg~2947_q ;
wire \mem1|mem_reg~4727_combout ;
wire \mem1|mem_reg~4728_combout ;
wire \mem1|mem_reg~6234_combout ;
wire \mem1|mem_reg~387_q ;
wire \mem1|mem_reg~2435_q ;
wire \mem1|mem_reg~4729_combout ;
wire \mem1|mem_reg~6235_combout ;
wire \mem1|mem_reg~2499_q ;
wire \mem1|mem_reg~6233_combout ;
wire \mem1|mem_reg~451_q ;
wire \mem1|mem_reg~4730_combout ;
wire \mem1|mem_reg~4731_combout ;
wire \mem1|mem_reg~6237_combout ;
wire \mem1|mem_reg~1923_q ;
wire \mem1|mem_reg~3971_q ;
wire \mem1|mem_reg~4732_combout ;
wire \mem1|mem_reg~6238_combout ;
wire \mem1|mem_reg~4035_q ;
wire \mem1|mem_reg~6236_combout ;
wire \mem1|mem_reg~1987_q ;
wire \mem1|mem_reg~4733_combout ;
wire \mem1|mem_reg~6227_combout ;
wire \mem1|mem_reg~1475_q ;
wire \mem1|mem_reg~6229_combout ;
wire \mem1|mem_reg~3523_q ;
wire \mem1|mem_reg~6228_combout ;
wire \mem1|mem_reg~1411_q ;
wire \mem1|mem_reg~3459_q ;
wire \mem1|mem_reg~4725_combout ;
wire \mem1|mem_reg~4726_combout ;
wire \mem1|mem_reg~4734_combout ;
wire \mem1|mem_reg~6215_combout ;
wire \mem1|mem_reg~3779_q ;
wire \mem1|mem_reg~6214_combout ;
wire \mem1|mem_reg~3267_q ;
wire \mem1|mem_reg~3715feeder_combout ;
wire \mem1|mem_reg~3715_q ;
wire \mem1|mem_reg~3203_q ;
wire \mem1|mem_reg~4711_combout ;
wire \mem1|mem_reg~4712_combout ;
wire \mem1|mem_reg~6213_combout ;
wire \mem1|mem_reg~707_q ;
wire \mem1|mem_reg~195_q ;
wire \mem1|mem_reg~6212_combout ;
wire \mem1|mem_reg~643_q ;
wire \mem1|mem_reg~131_q ;
wire \mem1|mem_reg~4708_combout ;
wire \mem1|mem_reg~4709_combout ;
wire \mem1|mem_reg~6210_combout ;
wire \mem1|mem_reg~2243_q ;
wire \mem1|mem_reg~6211_combout ;
wire \mem1|mem_reg~2755_q ;
wire \mem1|mem_reg~2691feeder_combout ;
wire \mem1|mem_reg~2691_q ;
wire \mem1|mem_reg~2179_q ;
wire \mem1|mem_reg~4706_combout ;
wire \mem1|mem_reg~4707_combout ;
wire \mem1|mem_reg~4710_combout ;
wire \mem1|mem_reg~6209_combout ;
wire \mem1|mem_reg~1731_q ;
wire \mem1|mem_reg~6206_combout ;
wire \mem1|mem_reg~1219_q ;
wire \mem1|mem_reg~6208_combout ;
wire \mem1|mem_reg~1155_q ;
wire \mem1|mem_reg~6207_combout ;
wire \mem1|mem_reg~1667_q ;
wire \mem1|mem_reg~4704_combout ;
wire \mem1|mem_reg~4705_combout ;
wire \mem1|mem_reg~4713_combout ;
wire \mem1|mem_reg~6225_combout ;
wire \mem1|mem_reg~3139_q ;
wire \mem1|mem_reg~6226_combout ;
wire \mem1|mem_reg~3651_q ;
wire \mem1|mem_reg~3587feeder_combout ;
wire \mem1|mem_reg~3587_q ;
wire \mem1|mem_reg~3075_q ;
wire \mem1|mem_reg~4721_combout ;
wire \mem1|mem_reg~4722_combout ;
wire \mem1|mem_reg~6220_combout ;
wire \mem1|mem_reg~1027_q ;
wire \mem1|mem_reg~6219_combout ;
wire \mem1|mem_reg~1539_q ;
wire \mem1|mem_reg~4716_combout ;
wire \mem1|mem_reg~6221_combout ;
wire \mem1|mem_reg~1603_q ;
wire \mem1|mem_reg~6218_combout ;
wire \mem1|mem_reg~1091_q ;
wire \mem1|mem_reg~4717_combout ;
wire \mem1|mem_reg~6224_combout ;
wire \mem1|mem_reg~579_q ;
wire \mem1|mem_reg~67_q ;
wire \mem1|mem_reg~6223_combout ;
wire \mem1|mem_reg~3_q ;
wire \mem1|mem_reg~6222_combout ;
wire \mem1|mem_reg~515_q ;
wire \mem1|mem_reg~4718_combout ;
wire \mem1|mem_reg~4719_combout ;
wire \mem1|mem_reg~4720_combout ;
wire \mem1|mem_reg~6217_combout ;
wire \mem1|mem_reg~2627_q ;
wire \mem1|mem_reg~6216_combout ;
wire \mem1|mem_reg~2115_q ;
wire \mem1|mem_reg~2563_q ;
wire \mem1|mem_reg~2051_q ;
wire \mem1|mem_reg~4714_combout ;
wire \mem1|mem_reg~4715_combout ;
wire \mem1|mem_reg~4723_combout ;
wire \mem1|mem_reg~4724_combout ;
wire \mem1|mem_reg~4735_combout ;
wire \mem1|mem_reg~4736_combout ;
wire \mem1|mem_reg~6105_combout ;
wire \mem1|mem_reg~803_q ;
wire \mem1|mem_reg~2851_q ;
wire \mem1|mem_reg~4610_combout ;
wire \mem1|mem_reg~6104_combout ;
wire \mem1|mem_reg~867_q ;
wire \mem1|mem_reg~6106_combout ;
wire \mem1|mem_reg~2915_q ;
wire \mem1|mem_reg~4611_combout ;
wire \mem1|mem_reg~6109_combout ;
wire \mem1|mem_reg~3427_q ;
wire \mem1|mem_reg~6107_combout ;
wire \mem1|mem_reg~1379_q ;
wire \mem1|mem_reg~6108_combout ;
wire \mem1|mem_reg~1315_q ;
wire \mem1|mem_reg~3363_q ;
wire \mem1|mem_reg~4612_combout ;
wire \mem1|mem_reg~4613_combout ;
wire \mem1|mem_reg~6110_combout ;
wire \mem1|mem_reg~355_q ;
wire \mem1|mem_reg~6111_combout ;
wire \mem1|mem_reg~291_q ;
wire \mem1|mem_reg~2339_q ;
wire \mem1|mem_reg~4614_combout ;
wire \mem1|mem_reg~6112_combout ;
wire \mem1|mem_reg~2403_q ;
wire \mem1|mem_reg~4615_combout ;
wire \mem1|mem_reg~4616_combout ;
wire \mem1|mem_reg~6113_combout ;
wire \mem1|mem_reg~1891_q ;
wire \mem1|mem_reg~6114_combout ;
wire \mem1|mem_reg~1827_q ;
wire \mem1|mem_reg~3875_q ;
wire \mem1|mem_reg~4617_combout ;
wire \mem1|mem_reg~6115_combout ;
wire \mem1|mem_reg~3939_q ;
wire \mem1|mem_reg~4618_combout ;
wire \mem1|mem_reg~4619_combout ;
wire \mem1|mem_reg~6148_combout ;
wire \mem1|mem_reg~3555_q ;
wire \mem1|mem_reg~6149_combout ;
wire \mem1|mem_reg~4067_q ;
wire \mem1|mem_reg~4003feeder_combout ;
wire \mem1|mem_reg~4003_q ;
wire \mem1|mem_reg~3491_q ;
wire \mem1|mem_reg~4648_combout ;
wire \mem1|mem_reg~4649_combout ;
wire \mem1|mem_reg~6147_combout ;
wire \mem1|mem_reg~995_q ;
wire \mem1|mem_reg~6144_combout ;
wire \mem1|mem_reg~483_q ;
wire \mem1|mem_reg~6146_combout ;
wire \mem1|mem_reg~419_q ;
wire \mem1|mem_reg~6145_combout ;
wire \mem1|mem_reg~931_q ;
wire \mem1|mem_reg~4645_combout ;
wire \mem1|mem_reg~4646_combout ;
wire \mem1|mem_reg~6143_combout ;
wire \mem1|mem_reg~3043_q ;
wire \mem1|mem_reg~6142_combout ;
wire \mem1|mem_reg~2531_q ;
wire \mem1|mem_reg~2467_q ;
wire \mem1|mem_reg~2979feeder_combout ;
wire \mem1|mem_reg~2979_q ;
wire \mem1|mem_reg~4643_combout ;
wire \mem1|mem_reg~4644_combout ;
wire \mem1|mem_reg~4647_combout ;
wire \mem1|mem_reg~6138_combout ;
wire \mem1|mem_reg~1507_q ;
wire \mem1|mem_reg~6141_combout ;
wire \mem1|mem_reg~2019feeder_combout ;
wire \mem1|mem_reg~2019_q ;
wire \mem1|mem_reg~6139_combout ;
wire \mem1|mem_reg~1955_q ;
wire \mem1|mem_reg~6140_combout ;
wire \mem1|mem_reg~1443_q ;
wire \mem1|mem_reg~4641_combout ;
wire \mem1|mem_reg~4642_combout ;
wire \mem1|mem_reg~4650_combout ;
wire \mem1|mem_reg~6117_combout ;
wire \mem1|mem_reg~2787_q ;
wire \mem1|mem_reg~2723feeder_combout ;
wire \mem1|mem_reg~2723_q ;
wire \mem1|mem_reg~2211_q ;
wire \mem1|mem_reg~4620_combout ;
wire \mem1|mem_reg~6116_combout ;
wire \mem1|mem_reg~2275_q ;
wire \mem1|mem_reg~4621_combout ;
wire \mem1|mem_reg~6122_combout ;
wire \mem1|mem_reg~675_q ;
wire \mem1|mem_reg~6123_combout ;
wire \mem1|mem_reg~163_q ;
wire \mem1|mem_reg~4624_combout ;
wire \mem1|mem_reg~6124_combout ;
wire \mem1|mem_reg~739_q ;
wire \mem1|mem_reg~227_q ;
wire \mem1|mem_reg~4625_combout ;
wire \mem1|mem_reg~6121_combout ;
wire \mem1|mem_reg~1763_q ;
wire \mem1|mem_reg~6118_combout ;
wire \mem1|mem_reg~1251_q ;
wire \mem1|mem_reg~6120_combout ;
wire \mem1|mem_reg~1187_q ;
wire \mem1|mem_reg~6119_combout ;
wire \mem1|mem_reg~1699_q ;
wire \mem1|mem_reg~4622_combout ;
wire \mem1|mem_reg~4623_combout ;
wire \mem1|mem_reg~4626_combout ;
wire \mem1|mem_reg~6126_combout ;
wire \mem1|mem_reg~3811_q ;
wire \mem1|mem_reg~6125_combout ;
wire \mem1|mem_reg~3299_q ;
wire \mem1|mem_reg~3235_q ;
wire \mem1|mem_reg~3747feeder_combout ;
wire \mem1|mem_reg~3747_q ;
wire \mem1|mem_reg~4627_combout ;
wire \mem1|mem_reg~4628_combout ;
wire \mem1|mem_reg~4629_combout ;
wire \mem1|mem_reg~6137_combout ;
wire \mem1|mem_reg~3683_q ;
wire \mem1|mem_reg~6136_combout ;
wire \mem1|mem_reg~3171_q ;
wire \mem1|mem_reg~3619feeder_combout ;
wire \mem1|mem_reg~3619_q ;
wire \mem1|mem_reg~3107_q ;
wire \mem1|mem_reg~4637_combout ;
wire \mem1|mem_reg~4638_combout ;
wire \mem1|mem_reg~6127_combout ;
wire \mem1|mem_reg~2147_q ;
wire \mem1|mem_reg~6128_combout ;
wire \mem1|mem_reg~2659_q ;
wire \mem1|mem_reg~2595feeder_combout ;
wire \mem1|mem_reg~2595_q ;
wire \mem1|mem_reg~2083_q ;
wire \mem1|mem_reg~4630_combout ;
wire \mem1|mem_reg~4631_combout ;
wire \mem1|mem_reg~6135_combout ;
wire \mem1|mem_reg~611_q ;
wire \mem1|mem_reg~6133_combout ;
wire \mem1|mem_reg~99_q ;
wire \mem1|mem_reg~6134_combout ;
wire \mem1|mem_reg~547_q ;
wire \mem1|mem_reg~35_q ;
wire \mem1|mem_reg~4634_combout ;
wire \mem1|mem_reg~4635_combout ;
wire \mem1|mem_reg~6132_combout ;
wire \mem1|mem_reg~1635_q ;
wire \mem1|mem_reg~6129_combout ;
wire \mem1|mem_reg~1123_q ;
wire \mem1|mem_reg~6130_combout ;
wire \mem1|mem_reg~1571_q ;
wire \mem1|mem_reg~6131_combout ;
wire \mem1|mem_reg~1059_q ;
wire \mem1|mem_reg~4632_combout ;
wire \mem1|mem_reg~4633_combout ;
wire \mem1|mem_reg~4636_combout ;
wire \mem1|mem_reg~4639_combout ;
wire \mem1|mem_reg~4640_combout ;
wire \mem1|mem_reg~4651_combout ;
wire \mem1|mem_reg~4779_combout ;
wire \IR|out[3]~feeder_combout ;
wire \T2|out[3]~feeder_combout ;
wire \addr[3]~9_combout ;
wire \addr[3]~10_combout ;
wire \mem1|mem_reg~1965feeder_combout ;
wire \mem1|mem_reg~1965_q ;
wire \mem1|mem_reg~1981feeder_combout ;
wire \mem1|mem_reg~1981_q ;
wire \mem1|mem_reg~1949feeder_combout ;
wire \mem1|mem_reg~1949_q ;
wire \mem1|mem_reg~1933feeder_combout ;
wire \mem1|mem_reg~1933_q ;
wire \mem1|mem_reg~5497_combout ;
wire \mem1|mem_reg~5498_combout ;
wire \mem1|mem_reg~1213feeder_combout ;
wire \mem1|mem_reg~1213_q ;
wire \mem1|mem_reg~1197feeder_combout ;
wire \mem1|mem_reg~1197_q ;
wire \mem1|mem_reg~1165feeder_combout ;
wire \mem1|mem_reg~1165_q ;
wire \mem1|mem_reg~1181feeder_combout ;
wire \mem1|mem_reg~1181_q ;
wire \mem1|mem_reg~5494_combout ;
wire \mem1|mem_reg~5495_combout ;
wire \mem1|mem_reg~1693feeder_combout ;
wire \mem1|mem_reg~1693_q ;
wire \mem1|mem_reg~1677feeder_combout ;
wire \mem1|mem_reg~1677_q ;
wire \mem1|mem_reg~5492_combout ;
wire \mem1|mem_reg~1709feeder_combout ;
wire \mem1|mem_reg~1709_q ;
wire \mem1|mem_reg~1725feeder_combout ;
wire \mem1|mem_reg~1725_q ;
wire \mem1|mem_reg~5493_combout ;
wire \mem1|mem_reg~5496_combout ;
wire \mem1|mem_reg~1469feeder_combout ;
wire \mem1|mem_reg~1469_q ;
wire \mem1|mem_reg~1453feeder_combout ;
wire \mem1|mem_reg~1453_q ;
wire \mem1|mem_reg~1437feeder_combout ;
wire \mem1|mem_reg~1437_q ;
wire \mem1|mem_reg~1421feeder_combout ;
wire \mem1|mem_reg~1421_q ;
wire \mem1|mem_reg~5490_combout ;
wire \mem1|mem_reg~5491_combout ;
wire \mem1|mem_reg~5499_combout ;
wire \mem1|mem_reg~1341feeder_combout ;
wire \mem1|mem_reg~1341_q ;
wire \mem1|mem_reg~1325feeder_combout ;
wire \mem1|mem_reg~1325_q ;
wire \mem1|mem_reg~1309feeder_combout ;
wire \mem1|mem_reg~1309_q ;
wire \mem1|mem_reg~1293feeder_combout ;
wire \mem1|mem_reg~1293_q ;
wire \mem1|mem_reg~5510_combout ;
wire \mem1|mem_reg~5511_combout ;
wire \mem1|mem_reg~1853feeder_combout ;
wire \mem1|mem_reg~1853_q ;
wire \mem1|mem_reg~1837feeder_combout ;
wire \mem1|mem_reg~1837_q ;
wire \mem1|mem_reg~1805feeder_combout ;
wire \mem1|mem_reg~1805_q ;
wire \mem1|mem_reg~1821feeder_combout ;
wire \mem1|mem_reg~1821_q ;
wire \mem1|mem_reg~5517_combout ;
wire \mem1|mem_reg~5518_combout ;
wire \mem1|mem_reg~1069feeder_combout ;
wire \mem1|mem_reg~1069_q ;
wire \mem1|mem_reg~1085feeder_combout ;
wire \mem1|mem_reg~1085_q ;
wire \mem1|mem_reg~1037feeder_combout ;
wire \mem1|mem_reg~1037_q ;
wire \mem1|mem_reg~1053feeder_combout ;
wire \mem1|mem_reg~1053_q ;
wire \mem1|mem_reg~5514_combout ;
wire \mem1|mem_reg~5515_combout ;
wire \mem1|mem_reg~1581feeder_combout ;
wire \mem1|mem_reg~1581_q ;
wire \mem1|mem_reg~1597feeder_combout ;
wire \mem1|mem_reg~1597_q ;
wire \mem1|mem_reg~1565feeder_combout ;
wire \mem1|mem_reg~1565_q ;
wire \mem1|mem_reg~1549feeder_combout ;
wire \mem1|mem_reg~1549_q ;
wire \mem1|mem_reg~5512_combout ;
wire \mem1|mem_reg~5513_combout ;
wire \mem1|mem_reg~5516_combout ;
wire \mem1|mem_reg~5519_combout ;
wire \mem1|mem_reg~1917feeder_combout ;
wire \mem1|mem_reg~1917_q ;
wire \mem1|mem_reg~1901feeder_combout ;
wire \mem1|mem_reg~1901_q ;
wire \mem1|mem_reg~1869feeder_combout ;
wire \mem1|mem_reg~1869_q ;
wire \mem1|mem_reg~1885feeder_combout ;
wire \mem1|mem_reg~1885_q ;
wire \mem1|mem_reg~5507_combout ;
wire \mem1|mem_reg~5508_combout ;
wire \mem1|mem_reg~1149feeder_combout ;
wire \mem1|mem_reg~1149_q ;
wire \mem1|mem_reg~1133feeder_combout ;
wire \mem1|mem_reg~1133_q ;
wire \mem1|mem_reg~1117feeder_combout ;
wire \mem1|mem_reg~1117_q ;
wire \mem1|mem_reg~1101feeder_combout ;
wire \mem1|mem_reg~1101_q ;
wire \mem1|mem_reg~5504_combout ;
wire \mem1|mem_reg~5505_combout ;
wire \mem1|mem_reg~1661feeder_combout ;
wire \mem1|mem_reg~1661_q ;
wire \mem1|mem_reg~1645feeder_combout ;
wire \mem1|mem_reg~1645_q ;
wire \mem1|mem_reg~1629feeder_combout ;
wire \mem1|mem_reg~1629_q ;
wire \mem1|mem_reg~1613feeder_combout ;
wire \mem1|mem_reg~1613_q ;
wire \mem1|mem_reg~5502_combout ;
wire \mem1|mem_reg~5503_combout ;
wire \mem1|mem_reg~5506_combout ;
wire \mem1|mem_reg~1389feeder_combout ;
wire \mem1|mem_reg~1389_q ;
wire \mem1|mem_reg~1405feeder_combout ;
wire \mem1|mem_reg~1405_q ;
wire \mem1|mem_reg~1373feeder_combout ;
wire \mem1|mem_reg~1373_q ;
wire \mem1|mem_reg~1357feeder_combout ;
wire \mem1|mem_reg~1357_q ;
wire \mem1|mem_reg~5500_combout ;
wire \mem1|mem_reg~5501_combout ;
wire \mem1|mem_reg~5509_combout ;
wire \mem1|mem_reg~5520_combout ;
wire \mem1|mem_reg~1517feeder_combout ;
wire \mem1|mem_reg~1517_q ;
wire \mem1|mem_reg~1533feeder_combout ;
wire \mem1|mem_reg~1533_q ;
wire \mem1|mem_reg~1501feeder_combout ;
wire \mem1|mem_reg~1501_q ;
wire \mem1|mem_reg~1485feeder_combout ;
wire \mem1|mem_reg~1485_q ;
wire \mem1|mem_reg~5523_combout ;
wire \mem1|mem_reg~5524_combout ;
wire \mem1|mem_reg~1261feeder_combout ;
wire \mem1|mem_reg~1261_q ;
wire \mem1|mem_reg~1277feeder_combout ;
wire \mem1|mem_reg~1277_q ;
wire \mem1|mem_reg~1229feeder_combout ;
wire \mem1|mem_reg~1229_q ;
wire \mem1|mem_reg~1245feeder_combout ;
wire \mem1|mem_reg~1245_q ;
wire \mem1|mem_reg~5525_combout ;
wire \mem1|mem_reg~5526_combout ;
wire \mem1|mem_reg~5527_combout ;
wire \mem1|mem_reg~2045feeder_combout ;
wire \mem1|mem_reg~2045_q ;
wire \mem1|mem_reg~2029feeder_combout ;
wire \mem1|mem_reg~2029_q ;
wire \mem1|mem_reg~1997feeder_combout ;
wire \mem1|mem_reg~1997_q ;
wire \mem1|mem_reg~2013feeder_combout ;
wire \mem1|mem_reg~2013_q ;
wire \mem1|mem_reg~5528_combout ;
wire \mem1|mem_reg~5529_combout ;
wire \mem1|mem_reg~1757feeder_combout ;
wire \mem1|mem_reg~1757_q ;
wire \mem1|mem_reg~1741feeder_combout ;
wire \mem1|mem_reg~1741_q ;
wire \mem1|mem_reg~5521_combout ;
wire \mem1|mem_reg~1773feeder_combout ;
wire \mem1|mem_reg~1773_q ;
wire \mem1|mem_reg~1789feeder_combout ;
wire \mem1|mem_reg~1789_q ;
wire \mem1|mem_reg~5522_combout ;
wire \mem1|mem_reg~5530_combout ;
wire \mem1|mem_reg~5531_combout ;
wire \mem1|mem_reg~893feeder_combout ;
wire \mem1|mem_reg~893_q ;
wire \mem1|mem_reg~877feeder_combout ;
wire \mem1|mem_reg~877_q ;
wire \mem1|mem_reg~861feeder_combout ;
wire \mem1|mem_reg~861_q ;
wire \mem1|mem_reg~845feeder_combout ;
wire \mem1|mem_reg~845_q ;
wire \mem1|mem_reg~5558_combout ;
wire \mem1|mem_reg~5559_combout ;
wire \mem1|mem_reg~365feeder_combout ;
wire \mem1|mem_reg~365_q ;
wire \mem1|mem_reg~333feeder_combout ;
wire \mem1|mem_reg~333_q ;
wire \mem1|mem_reg~349feeder_combout ;
wire \mem1|mem_reg~349_q ;
wire \mem1|mem_reg~5560_combout ;
wire \mem1|mem_reg~381feeder_combout ;
wire \mem1|mem_reg~381_q ;
wire \mem1|mem_reg~5561_combout ;
wire \mem1|mem_reg~5562_combout ;
wire \mem1|mem_reg~1005feeder_combout ;
wire \mem1|mem_reg~1005_q ;
wire \mem1|mem_reg~989feeder_combout ;
wire \mem1|mem_reg~989_q ;
wire \mem1|mem_reg~973feeder_combout ;
wire \mem1|mem_reg~973_q ;
wire \mem1|mem_reg~5563_combout ;
wire \mem1|mem_reg~1021feeder_combout ;
wire \mem1|mem_reg~1021_q ;
wire \mem1|mem_reg~5564_combout ;
wire \mem1|mem_reg~509feeder_combout ;
wire \mem1|mem_reg~509_q ;
wire \mem1|mem_reg~477feeder_combout ;
wire \mem1|mem_reg~477_q ;
wire \mem1|mem_reg~461feeder_combout ;
wire \mem1|mem_reg~461_q ;
wire \mem1|mem_reg~5556_combout ;
wire \mem1|mem_reg~493feeder_combout ;
wire \mem1|mem_reg~493_q ;
wire \mem1|mem_reg~5557_combout ;
wire \mem1|mem_reg~5565_combout ;
wire \mem1|mem_reg~637feeder_combout ;
wire \mem1|mem_reg~637_q ;
wire \mem1|mem_reg~621feeder_combout ;
wire \mem1|mem_reg~621_q ;
wire \mem1|mem_reg~605feeder_combout ;
wire \mem1|mem_reg~605_q ;
wire \mem1|mem_reg~589feeder_combout ;
wire \mem1|mem_reg~589_q ;
wire \mem1|mem_reg~5534_combout ;
wire \mem1|mem_reg~5535_combout ;
wire \mem1|mem_reg~765feeder_combout ;
wire \mem1|mem_reg~765_q ;
wire \mem1|mem_reg~749feeder_combout ;
wire \mem1|mem_reg~749_q ;
wire \mem1|mem_reg~733feeder_combout ;
wire \mem1|mem_reg~733_q ;
wire \mem1|mem_reg~717feeder_combout ;
wire \mem1|mem_reg~717_q ;
wire \mem1|mem_reg~5532_combout ;
wire \mem1|mem_reg~5533_combout ;
wire \mem1|mem_reg~5536_combout ;
wire \mem1|mem_reg~701feeder_combout ;
wire \mem1|mem_reg~701_q ;
wire \mem1|mem_reg~685feeder_combout ;
wire \mem1|mem_reg~685_q ;
wire \mem1|mem_reg~669feeder_combout ;
wire \mem1|mem_reg~669_q ;
wire \mem1|mem_reg~653feeder_combout ;
wire \mem1|mem_reg~653_q ;
wire \mem1|mem_reg~5552_combout ;
wire \mem1|mem_reg~5553_combout ;
wire \mem1|mem_reg~141feeder_combout ;
wire \mem1|mem_reg~141_q ;
wire \mem1|mem_reg~189feeder_combout ;
wire \mem1|mem_reg~189_q ;
wire \mem1|mem_reg~5547_combout ;
wire \mem1|mem_reg~45feeder_combout ;
wire \mem1|mem_reg~45_q ;
wire \mem1|mem_reg~5550_combout ;
wire \mem1|mem_reg~541feeder_combout ;
wire \mem1|mem_reg~541_q ;
wire \mem1|mem_reg~525feeder_combout ;
wire \mem1|mem_reg~525_q ;
wire \mem1|mem_reg~5548_combout ;
wire \mem1|mem_reg~573feeder_combout ;
wire \mem1|mem_reg~573_q ;
wire \mem1|mem_reg~557feeder_combout ;
wire \mem1|mem_reg~557_q ;
wire \mem1|mem_reg~5549_combout ;
wire \mem1|mem_reg~5551_combout ;
wire \mem1|mem_reg~5554_combout ;
wire \mem1|mem_reg~397feeder_combout ;
wire \mem1|mem_reg~397_q ;
wire \mem1|mem_reg~413feeder_combout ;
wire \mem1|mem_reg~413_q ;
wire \mem1|mem_reg~5537_combout ;
wire \mem1|mem_reg~429feeder_combout ;
wire \mem1|mem_reg~429_q ;
wire \mem1|mem_reg~445feeder_combout ;
wire \mem1|mem_reg~445_q ;
wire \mem1|mem_reg~5538_combout ;
wire \mem1|mem_reg~941feeder_combout ;
wire \mem1|mem_reg~941_q ;
wire \mem1|mem_reg~925feeder_combout ;
wire \mem1|mem_reg~925_q ;
wire \mem1|mem_reg~909feeder_combout ;
wire \mem1|mem_reg~909_q ;
wire \mem1|mem_reg~5544_combout ;
wire \mem1|mem_reg~957feeder_combout ;
wire \mem1|mem_reg~957_q ;
wire \mem1|mem_reg~5545_combout ;
wire \mem1|mem_reg~813feeder_combout ;
wire \mem1|mem_reg~813_q ;
wire \mem1|mem_reg~829feeder_combout ;
wire \mem1|mem_reg~829_q ;
wire \mem1|mem_reg~781feeder_combout ;
wire \mem1|mem_reg~781_q ;
wire \mem1|mem_reg~797feeder_combout ;
wire \mem1|mem_reg~797_q ;
wire \mem1|mem_reg~5539_combout ;
wire \mem1|mem_reg~5540_combout ;
wire \mem1|mem_reg~301feeder_combout ;
wire \mem1|mem_reg~301_q ;
wire \mem1|mem_reg~285feeder_combout ;
wire \mem1|mem_reg~285_q ;
wire \mem1|mem_reg~317feeder_combout ;
wire \mem1|mem_reg~317_q ;
wire \mem1|mem_reg~5541_combout ;
wire \mem1|mem_reg~5542_combout ;
wire \mem1|mem_reg~5543_combout ;
wire \mem1|mem_reg~5546_combout ;
wire \mem1|mem_reg~5555_combout ;
wire \mem1|mem_reg~5566_combout ;
wire \mem1|mem_reg~5567_combout ;
wire \contr|always1~7_combout ;
wire \contr|next_state.S41~0_combout ;
wire \contr|state.S41~q ;
wire \contr|WideOr0~0_combout ;
wire \contr|Selector7~0_combout ;
wire \contr|state.HALT~q ;
wire \contr|Selector0~11_combout ;
wire \contr|WideOr0~1_combout ;
wire \contr|Selector0~3_combout ;
wire \contr|Selector0~13_combout ;
wire \contr|Selector0~9_combout ;
wire \contr|Selector0~10_combout ;
wire \contr|Selector0~12_combout ;
wire \contr|state.S1~q ;
wire \contr|Selector8~1_combout ;
wire \contr|state.S19~q ;
wire \contr|Selector4~0_combout ;
wire \contr|Selector4~1_combout ;
wire \contr|state.S10~q ;
wire \contr|WideOr12~combout ;
wire \addr[6]~7_combout ;
wire \addr[6]~8_combout ;
wire \mem1|mem_reg~5484_combout ;
wire \mem1|mem_reg~271feeder_combout ;
wire \mem1|mem_reg~271_q ;
wire \mem1|mem_reg~239feeder_combout ;
wire \mem1|mem_reg~239_q ;
wire \mem1|mem_reg~5482_combout ;
wire \mem1|mem_reg~63feeder_combout ;
wire \mem1|mem_reg~63_q ;
wire \mem1|mem_reg~15feeder_combout ;
wire \mem1|mem_reg~15_q ;
wire \mem1|mem_reg~47feeder_combout ;
wire \mem1|mem_reg~47_q ;
wire \mem1|mem_reg~5480_combout ;
wire \mem1|mem_reg~5966_combout ;
wire \mem1|mem_reg~79feeder_combout ;
wire \mem1|mem_reg~79_q ;
wire \mem1|mem_reg~127feeder_combout ;
wire \mem1|mem_reg~127_q ;
wire \mem1|mem_reg~5479_combout ;
wire \mem1|mem_reg~5481_combout ;
wire \mem1|mem_reg~159feeder_combout ;
wire \mem1|mem_reg~159_q ;
wire \mem1|mem_reg~143feeder_combout ;
wire \mem1|mem_reg~143_q ;
wire \mem1|mem_reg~5477_combout ;
wire \mem1|mem_reg~191feeder_combout ;
wire \mem1|mem_reg~191_q ;
wire \mem1|mem_reg~5965_combout ;
wire \mem1|mem_reg~5483_combout ;
wire \mem1|mem_reg~5485_combout ;
wire \mem1|mem_reg~5486_combout ;
wire \contr|Accwrite~0_combout ;
wire \ac1|always0~4_combout ;
wire \ac1|always0~2_combout ;
wire \ac1|always0~3_combout ;
wire \ac1|always0~5_combout ;
wire \ac1|Equal18~1_combout ;
wire \ac1|op[2]~5_combout ;
wire \alu1|Mux3~0_combout ;
wire \alu1|Add0~18_combout ;
wire \alu1|Mux3~1_combout ;
wire \z2|out~0_combout ;
wire \z2|out~1_combout ;
wire \z2|out~2_combout ;
wire \z2|out~3_combout ;
wire \z2|out~q ;
wire [1:0] \contr|Accsrc ;
wire [7:0] \T2|out ;
wire [7:0] \Acc|out ;
wire [7:0] pc;
wire [7:0] \T1|out ;
wire [15:0] \IR|out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \z~output (
	.i(\z2|out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\z~output_o ),
	.obar());
// synopsys translate_off
defparam \z~output .bus_hold = "false";
defparam \z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \cy~output (
	.i(\cy2|out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cy~output_o ),
	.obar());
// synopsys translate_off
defparam \cy~output .bus_hold = "false";
defparam \cy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \ACC[0]~output (
	.i(\Acc|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC[0]~output .bus_hold = "false";
defparam \ACC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \ACC[1]~output (
	.i(\Acc|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC[1]~output .bus_hold = "false";
defparam \ACC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \ACC[2]~output (
	.i(\Acc|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC[2]~output .bus_hold = "false";
defparam \ACC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \ACC[3]~output (
	.i(\Acc|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC[3]~output .bus_hold = "false";
defparam \ACC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \ACC[4]~output (
	.i(\Acc|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC[4]~output .bus_hold = "false";
defparam \ACC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \ACC[5]~output (
	.i(\Acc|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC[5]~output .bus_hold = "false";
defparam \ACC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \ACC[6]~output (
	.i(\Acc|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC[6]~output .bus_hold = "false";
defparam \ACC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \ACC[7]~output (
	.i(\Acc|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC[7]~output .bus_hold = "false";
defparam \ACC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~91feeder (
// Equation(s):
// \mem1|mem_reg~91feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~91feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~91feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~91feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~5460 (
// Equation(s):
// \mem1|mem_reg~5460_combout  = (!\addr[6]~8_combout  & (!\addr[7]~1_combout  & (!\addr[5]~6_combout  & !\addr[4]~4_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5460_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5460 .lut_mask = 16'h0001;
defparam \mem1|mem_reg~5460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~156feeder (
// Equation(s):
// \mem1|mem_reg~156feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~156feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~5652 (
// Equation(s):
// \mem1|mem_reg~5652_combout  = (\addr[3]~10_combout  & (!\addr[1]~14_combout  & (!\addr[2]~12_combout  & \addr[0]~16_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5652_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5652 .lut_mask = 16'h0200;
defparam \mem1|mem_reg~5652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \ac1|Equal18~2 (
// Equation(s):
// \ac1|Equal18~2_combout  = (!\IR|out [15] & (!\IR|out [14] & (\IR|out [13] & !\IR|out [12])))

	.dataa(\IR|out [15]),
	.datab(\IR|out [14]),
	.datac(\IR|out [13]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\ac1|Equal18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~2 .lut_mask = 16'h0010;
defparam \ac1|Equal18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \T1|out[7]~1 (
// Equation(s):
// \T1|out[7]~1_combout  = (\contr|state.S10~q  & ((\mem1|mem_reg~5459_combout ))) # (!\contr|state.S10~q  & (\pc[7]~1_combout ))

	.dataa(\pc[7]~1_combout ),
	.datab(\contr|state.S10~q ),
	.datac(gnd),
	.datad(\mem1|mem_reg~5459_combout ),
	.cin(gnd),
	.combout(\T1|out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \T1|out[7]~1 .lut_mask = 16'hEE22;
defparam \T1|out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cycloneive_lcell_comb \contr|always1~4 (
// Equation(s):
// \contr|always1~4_combout  = (!\IR|out [5] & \IR|out [4])

	.dataa(gnd),
	.datab(\IR|out [5]),
	.datac(\IR|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\contr|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \contr|always1~4 .lut_mask = 16'h3030;
defparam \contr|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cycloneive_lcell_comb \contr|next_state.S30~0 (
// Equation(s):
// \contr|next_state.S30~0_combout  = (\contr|always1~4_combout  & (!\IR|out [3] & (\contr|state.S19~q  & \ac1|always0~13_combout )))

	.dataa(\contr|always1~4_combout ),
	.datab(\IR|out [3]),
	.datac(\contr|state.S19~q ),
	.datad(\ac1|always0~13_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S30~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S30~0 .lut_mask = 16'h2000;
defparam \contr|next_state.S30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N29
dffeas \contr|state.S30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S30 .is_wysiwyg = "true";
defparam \contr|state.S30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \contr|next_state~0 (
// Equation(s):
// \contr|next_state~0_combout  = (!\IR|out [14] & ((\IR|out [11] & (!\IR|out [15] & !\IR|out [13])) # (!\IR|out [11] & (\IR|out [15] & \IR|out [13]))))

	.dataa(\IR|out [11]),
	.datab(\IR|out [15]),
	.datac(\IR|out [14]),
	.datad(\IR|out [13]),
	.cin(gnd),
	.combout(\contr|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state~0 .lut_mask = 16'h0402;
defparam \contr|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneive_lcell_comb \ac1|Equal18~9 (
// Equation(s):
// \ac1|Equal18~9_combout  = (!\IR|out [13] & (!\IR|out [12] & (!\IR|out [14] & !\IR|out [15])))

	.dataa(\IR|out [13]),
	.datab(\IR|out [12]),
	.datac(\IR|out [14]),
	.datad(\IR|out [15]),
	.cin(gnd),
	.combout(\ac1|Equal18~9_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~9 .lut_mask = 16'h0001;
defparam \ac1|Equal18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \contr|Selector1~0 (
// Equation(s):
// \contr|Selector1~0_combout  = (!\IR|out [11] & (\contr|state.S19~q  & \ac1|Equal18~9_combout ))

	.dataa(\IR|out [11]),
	.datab(gnd),
	.datac(\contr|state.S19~q ),
	.datad(\ac1|Equal18~9_combout ),
	.cin(gnd),
	.combout(\contr|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector1~0 .lut_mask = 16'h5000;
defparam \contr|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \contr|Selector1~1 (
// Equation(s):
// \contr|Selector1~1_combout  = (\contr|Selector1~0_combout ) # ((\contr|state.S10~q  & ((!\IR|out [12]) # (!\contr|next_state~0_combout ))))

	.dataa(\contr|next_state~0_combout ),
	.datab(\IR|out [12]),
	.datac(\contr|state.S10~q ),
	.datad(\contr|Selector1~0_combout ),
	.cin(gnd),
	.combout(\contr|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector1~1 .lut_mask = 16'hFF70;
defparam \contr|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \contr|state.S3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S3 .is_wysiwyg = "true";
defparam \contr|state.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \contr|always1~0 (
// Equation(s):
// \contr|always1~0_combout  = (\IR|out [3] & (\ac1|always0~13_combout  & (\IR|out [5] & \IR|out [4])))

	.dataa(\IR|out [3]),
	.datab(\ac1|always0~13_combout ),
	.datac(\IR|out [5]),
	.datad(\IR|out [4]),
	.cin(gnd),
	.combout(\contr|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|always1~0 .lut_mask = 16'h8000;
defparam \contr|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneive_lcell_comb \contr|next_state.S13~6 (
// Equation(s):
// \contr|next_state.S13~6_combout  = (!\contr|always1~0_combout  & \contr|state.S19~q )

	.dataa(gnd),
	.datab(\contr|always1~0_combout ),
	.datac(\contr|state.S19~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\contr|next_state.S13~6_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S13~6 .lut_mask = 16'h3030;
defparam \contr|next_state.S13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \contr|always1~2 (
// Equation(s):
// \contr|always1~2_combout  = (!\IR|out [3] & (\ac1|always0~13_combout  & (\IR|out [5] & \IR|out [4])))

	.dataa(\IR|out [3]),
	.datab(\ac1|always0~13_combout ),
	.datac(\IR|out [5]),
	.datad(\IR|out [4]),
	.cin(gnd),
	.combout(\contr|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \contr|always1~2 .lut_mask = 16'h4000;
defparam \contr|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \ac1|Equal18~3 (
// Equation(s):
// \ac1|Equal18~3_combout  = (\IR|out [15] & (!\IR|out [14] & (!\IR|out [13] & !\IR|out [12])))

	.dataa(\IR|out [15]),
	.datab(\IR|out [14]),
	.datac(\IR|out [13]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\ac1|Equal18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~3 .lut_mask = 16'h0002;
defparam \ac1|Equal18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \contr|next_state.S28~0 (
// Equation(s):
// \contr|next_state.S28~0_combout  = (!\IR|out [11] & (\contr|next_state.S13~6_combout  & (!\contr|always1~2_combout  & \ac1|Equal18~3_combout )))

	.dataa(\IR|out [11]),
	.datab(\contr|next_state.S13~6_combout ),
	.datac(\contr|always1~2_combout ),
	.datad(\ac1|Equal18~3_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S28~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S28~0 .lut_mask = 16'h0400;
defparam \contr|next_state.S28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \contr|state.S28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S28 .is_wysiwyg = "true";
defparam \contr|state.S28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \contr|next_state.S28bar~0 (
// Equation(s):
// \contr|next_state.S28bar~0_combout  = (\ac1|Equal18~3_combout  & (\IR|out [11] & \contr|state.S19~q ))

	.dataa(\ac1|Equal18~3_combout ),
	.datab(\IR|out [11]),
	.datac(\contr|state.S19~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\contr|next_state.S28bar~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S28bar~0 .lut_mask = 16'h8080;
defparam \contr|next_state.S28bar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N9
dffeas \contr|state.S28bar (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\contr|next_state.S28bar~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S28bar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S28bar .is_wysiwyg = "true";
defparam \contr|state.S28bar .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneive_lcell_comb \contr|always1~3 (
// Equation(s):
// \contr|always1~3_combout  = \IR|out [14] $ (((\IR|out [13] & ((\IR|out [11]) # (\IR|out [12])))))

	.dataa(\IR|out [13]),
	.datab(\IR|out [11]),
	.datac(\IR|out [14]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\contr|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \contr|always1~3 .lut_mask = 16'h5A78;
defparam \contr|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \contr|always1~1 (
// Equation(s):
// \contr|always1~1_combout  = (!\IR|out [3] & (\ac1|always0~13_combout  & (!\IR|out [5] & \IR|out [4])))

	.dataa(\IR|out [3]),
	.datab(\ac1|always0~13_combout ),
	.datac(\IR|out [5]),
	.datad(\IR|out [4]),
	.cin(gnd),
	.combout(\contr|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|always1~1 .lut_mask = 16'h0400;
defparam \contr|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \contr|next_state.S13~1 (
// Equation(s):
// \contr|next_state.S13~1_combout  = (!\contr|always1~2_combout  & (!\contr|always1~1_combout  & !\ac1|Equal18~3_combout ))

	.dataa(\contr|always1~2_combout ),
	.datab(\contr|always1~1_combout ),
	.datac(gnd),
	.datad(\ac1|Equal18~3_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S13~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S13~1 .lut_mask = 16'h0011;
defparam \contr|next_state.S13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \ac1|Equal18~5 (
// Equation(s):
// \ac1|Equal18~5_combout  = (\IR|out [15] & (!\IR|out [14] & (!\IR|out [13] & \IR|out [12])))

	.dataa(\IR|out [15]),
	.datab(\IR|out [14]),
	.datac(\IR|out [13]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\ac1|Equal18~5_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~5 .lut_mask = 16'h0200;
defparam \ac1|Equal18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \ac1|Equal18~6 (
// Equation(s):
// \ac1|Equal18~6_combout  = (!\IR|out [15] & (\IR|out [14] & (\IR|out [13] & \IR|out [12])))

	.dataa(\IR|out [15]),
	.datab(\IR|out [14]),
	.datac(\IR|out [13]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\ac1|Equal18~6_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~6 .lut_mask = 16'h4000;
defparam \ac1|Equal18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \contr|next_state.S13~3 (
// Equation(s):
// \contr|next_state.S13~3_combout  = (!\ac1|Equal18~5_combout  & (!\ac1|Equal18~6_combout  & !\ac1|Equal18~9_combout ))

	.dataa(\ac1|Equal18~5_combout ),
	.datab(gnd),
	.datac(\ac1|Equal18~6_combout ),
	.datad(\ac1|Equal18~9_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S13~3_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S13~3 .lut_mask = 16'h0005;
defparam \contr|next_state.S13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \ac1|Equal18~10 (
// Equation(s):
// \ac1|Equal18~10_combout  = (\IR|out [13] & (!\IR|out [12] & (!\IR|out [14] & \IR|out [15])))

	.dataa(\IR|out [13]),
	.datab(\IR|out [12]),
	.datac(\IR|out [14]),
	.datad(\IR|out [15]),
	.cin(gnd),
	.combout(\ac1|Equal18~10_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~10 .lut_mask = 16'h0200;
defparam \ac1|Equal18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneive_lcell_comb \ac1|Equal18~8 (
// Equation(s):
// \ac1|Equal18~8_combout  = (\IR|out [13] & (!\IR|out [12] & (\IR|out [14] & !\IR|out [15])))

	.dataa(\IR|out [13]),
	.datab(\IR|out [12]),
	.datac(\IR|out [14]),
	.datad(\IR|out [15]),
	.cin(gnd),
	.combout(\ac1|Equal18~8_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~8 .lut_mask = 16'h0020;
defparam \ac1|Equal18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \contr|next_state.S13~4 (
// Equation(s):
// \contr|next_state.S13~4_combout  = (\contr|next_state.S13~3_combout  & (!\ac1|Equal18~10_combout  & ((!\ac1|Equal18~8_combout ) # (!\IR|out [11]))))

	.dataa(\contr|next_state.S13~3_combout ),
	.datab(\ac1|Equal18~10_combout ),
	.datac(\IR|out [11]),
	.datad(\ac1|Equal18~8_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S13~4_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S13~4 .lut_mask = 16'h0222;
defparam \contr|next_state.S13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneive_lcell_comb \contr|next_state.S13~2 (
// Equation(s):
// \contr|next_state.S13~2_combout  = ((\IR|out [14]) # (\IR|out [13] $ (\IR|out [15]))) # (!\IR|out [12])

	.dataa(\IR|out [13]),
	.datab(\IR|out [12]),
	.datac(\IR|out [14]),
	.datad(\IR|out [15]),
	.cin(gnd),
	.combout(\contr|next_state.S13~2_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S13~2 .lut_mask = 16'hF7FB;
defparam \contr|next_state.S13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \contr|next_state.S13~5 (
// Equation(s):
// \contr|next_state.S13~5_combout  = (\contr|next_state.S13~0_combout  & (\contr|next_state.S13~1_combout  & (\contr|next_state.S13~4_combout  & \contr|next_state.S13~2_combout )))

	.dataa(\contr|next_state.S13~0_combout ),
	.datab(\contr|next_state.S13~1_combout ),
	.datac(\contr|next_state.S13~4_combout ),
	.datad(\contr|next_state.S13~2_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S13~5_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S13~5 .lut_mask = 16'h8000;
defparam \contr|next_state.S13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \contr|next_state.S13~7 (
// Equation(s):
// \contr|next_state.S13~7_combout  = (!\IR|out [15] & (\contr|next_state.S13~6_combout  & (\contr|always1~3_combout  & \contr|next_state.S13~5_combout )))

	.dataa(\IR|out [15]),
	.datab(\contr|next_state.S13~6_combout ),
	.datac(\contr|always1~3_combout ),
	.datad(\contr|next_state.S13~5_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S13~7_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S13~7 .lut_mask = 16'h4000;
defparam \contr|next_state.S13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \contr|state.S13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S13 .is_wysiwyg = "true";
defparam \contr|state.S13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \contr|next_state.S25bar~0 (
// Equation(s):
// \contr|next_state.S25bar~0_combout  = (\ac1|Equal18~5_combout  & (!\IR|out [11] & \contr|state.S19~q ))

	.dataa(\ac1|Equal18~5_combout ),
	.datab(gnd),
	.datac(\IR|out [11]),
	.datad(\contr|state.S19~q ),
	.cin(gnd),
	.combout(\contr|next_state.S25bar~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S25bar~0 .lut_mask = 16'h0A00;
defparam \contr|next_state.S25bar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \contr|state.S25bar (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S25bar~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S25bar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S25bar .is_wysiwyg = "true";
defparam \contr|state.S25bar .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \contr|Selector6~0 (
// Equation(s):
// \contr|Selector6~0_combout  = (\contr|state.S25bar~q ) # ((\IR|out [11] & (\ac1|Equal18~6_combout  & \contr|state.S19~q )))

	.dataa(\IR|out [11]),
	.datab(\ac1|Equal18~6_combout ),
	.datac(\contr|state.S25bar~q ),
	.datad(\contr|state.S19~q ),
	.cin(gnd),
	.combout(\contr|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector6~0 .lut_mask = 16'hF8F0;
defparam \contr|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \contr|state.S24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S24 .is_wysiwyg = "true";
defparam \contr|state.S24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \Equal22~0 (
// Equation(s):
// \Equal22~0_combout  = (!\contr|state.S28~q  & (!\contr|state.S28bar~q  & (!\contr|state.S13~q  & !\contr|state.S24~q )))

	.dataa(\contr|state.S28~q ),
	.datab(\contr|state.S28bar~q ),
	.datac(\contr|state.S13~q ),
	.datad(\contr|state.S24~q ),
	.cin(gnd),
	.combout(\Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal22~0 .lut_mask = 16'h0001;
defparam \Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \alu_b[7]~0 (
// Equation(s):
// \alu_b[7]~0_combout  = (\contr|state.S30~q ) # ((\T1|out [7] & (\contr|state.S3~q  & \Equal22~0_combout )))

	.dataa(\T1|out [7]),
	.datab(\contr|state.S30~q ),
	.datac(\contr|state.S3~q ),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[7]~0 .lut_mask = 16'hECCC;
defparam \alu_b[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \alu_b[7]~1 (
// Equation(s):
// \alu_b[7]~1_combout  = (\alu_b[7]~0_combout ) # ((!\contr|state.S30~q  & (\IR|out [7] & !\Equal22~0_combout )))

	.dataa(\alu_b[7]~0_combout ),
	.datab(\contr|state.S30~q ),
	.datac(\IR|out [7]),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[7]~1 .lut_mask = 16'hAABA;
defparam \alu_b[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \ac1|op[0]~2 (
// Equation(s):
// \ac1|op[0]~2_combout  = (\contr|state.S1~q  & (!\ac1|Equal18~3_combout  & ((!\ac1|Equal18~2_combout ) # (!\IR|out [11]))))

	.dataa(\contr|state.S1~q ),
	.datab(\IR|out [11]),
	.datac(\ac1|Equal18~2_combout ),
	.datad(\ac1|Equal18~3_combout ),
	.cin(gnd),
	.combout(\ac1|op[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[0]~2 .lut_mask = 16'h002A;
defparam \ac1|op[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cycloneive_lcell_comb \ac1|always0~8 (
// Equation(s):
// \ac1|always0~8_combout  = (!\IR|out [4] & ((!\IR|out [3]) # (!\IR|out [5])))

	.dataa(\IR|out [4]),
	.datab(gnd),
	.datac(\IR|out [5]),
	.datad(\IR|out [3]),
	.cin(gnd),
	.combout(\ac1|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~8 .lut_mask = 16'h0555;
defparam \ac1|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \ac1|Equal18~4 (
// Equation(s):
// \ac1|Equal18~4_combout  = (!\IR|out [15] & (!\IR|out [14] & (\IR|out [13] & \IR|out [12])))

	.dataa(\IR|out [15]),
	.datab(\IR|out [14]),
	.datac(\IR|out [13]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\ac1|Equal18~4_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~4 .lut_mask = 16'h1000;
defparam \ac1|Equal18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \ac1|op[0]~3 (
// Equation(s):
// \ac1|op[0]~3_combout  = (\IR|out [11] & (((!\ac1|Equal18~6_combout )))) # (!\IR|out [11] & (!\ac1|Equal18~5_combout  & ((!\ac1|Equal18~4_combout ))))

	.dataa(\ac1|Equal18~5_combout ),
	.datab(\IR|out [11]),
	.datac(\ac1|Equal18~6_combout ),
	.datad(\ac1|Equal18~4_combout ),
	.cin(gnd),
	.combout(\ac1|op[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[0]~3 .lut_mask = 16'h0C1D;
defparam \ac1|op[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \contr|next_state.S15~0 (
// Equation(s):
// \contr|next_state.S15~0_combout  = (\contr|state.S19~q  & (\IR|out [11] & \ac1|Equal18~8_combout ))

	.dataa(\contr|state.S19~q ),
	.datab(gnd),
	.datac(\IR|out [11]),
	.datad(\ac1|Equal18~8_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S15~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S15~0 .lut_mask = 16'hA000;
defparam \contr|next_state.S15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \contr|state.S15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S15 .is_wysiwyg = "true";
defparam \contr|state.S15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \ac1|Equal18~15 (
// Equation(s):
// \ac1|Equal18~15_combout  = (!\IR|out [13] & (\IR|out [15] & (\IR|out [14] & \IR|out [12])))

	.dataa(\IR|out [13]),
	.datab(\IR|out [15]),
	.datac(\IR|out [14]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\ac1|Equal18~15_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~15 .lut_mask = 16'h4000;
defparam \ac1|Equal18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \contr|next_state.S51~0 (
// Equation(s):
// \contr|next_state.S51~0_combout  = (\contr|state.S19~q  & ((\IR|out [15]) # (!\contr|always1~3_combout )))

	.dataa(gnd),
	.datab(\IR|out [15]),
	.datac(\contr|state.S19~q ),
	.datad(\contr|always1~3_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S51~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S51~0 .lut_mask = 16'hC0F0;
defparam \contr|next_state.S51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \contr|next_state.S53~0 (
// Equation(s):
// \contr|next_state.S53~0_combout  = (\ac1|Equal18~15_combout  & (\contr|next_state.S51~0_combout  & !\IR|out [11]))

	.dataa(\ac1|Equal18~15_combout ),
	.datab(gnd),
	.datac(\contr|next_state.S51~0_combout ),
	.datad(\IR|out [11]),
	.cin(gnd),
	.combout(\contr|next_state.S53~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S53~0 .lut_mask = 16'h00A0;
defparam \contr|next_state.S53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \contr|state.S53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S53~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S53 .is_wysiwyg = "true";
defparam \contr|state.S53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \ac1|Equal18~13 (
// Equation(s):
// \ac1|Equal18~13_combout  = (\IR|out [13] & (\IR|out [15] & (\IR|out [14] & !\IR|out [12])))

	.dataa(\IR|out [13]),
	.datab(\IR|out [15]),
	.datac(\IR|out [14]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\ac1|Equal18~13_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~13 .lut_mask = 16'h0080;
defparam \ac1|Equal18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \contr|next_state.S55~0 (
// Equation(s):
// \contr|next_state.S55~0_combout  = (\ac1|Equal18~13_combout  & (!\IR|out [11] & \contr|next_state.S51~0_combout ))

	.dataa(\ac1|Equal18~13_combout ),
	.datab(gnd),
	.datac(\IR|out [11]),
	.datad(\contr|next_state.S51~0_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S55~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S55~0 .lut_mask = 16'h0A00;
defparam \contr|next_state.S55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N21
dffeas \contr|state.S55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S55~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S55 .is_wysiwyg = "true";
defparam \contr|state.S55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \contr|WideOr25~0 (
// Equation(s):
// \contr|WideOr25~0_combout  = (!\contr|state.S15~q  & (!\contr|state.S53~q  & !\contr|state.S55~q ))

	.dataa(\contr|state.S15~q ),
	.datab(gnd),
	.datac(\contr|state.S53~q ),
	.datad(\contr|state.S55~q ),
	.cin(gnd),
	.combout(\contr|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|WideOr25~0 .lut_mask = 16'h0005;
defparam \contr|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneive_lcell_comb \ac1|Equal18~11 (
// Equation(s):
// \ac1|Equal18~11_combout  = (!\IR|out [13] & (\IR|out [12] & (!\IR|out [14] & !\IR|out [15])))

	.dataa(\IR|out [13]),
	.datab(\IR|out [12]),
	.datac(\IR|out [14]),
	.datad(\IR|out [15]),
	.cin(gnd),
	.combout(\ac1|Equal18~11_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~11 .lut_mask = 16'h0004;
defparam \ac1|Equal18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \contr|Selector2~0 (
// Equation(s):
// \contr|Selector2~0_combout  = (\contr|state.S19~q  & (\IR|out [11] & \ac1|Equal18~9_combout ))

	.dataa(\contr|state.S19~q ),
	.datab(gnd),
	.datac(\IR|out [11]),
	.datad(\ac1|Equal18~9_combout ),
	.cin(gnd),
	.combout(\contr|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector2~0 .lut_mask = 16'hA000;
defparam \contr|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \contr|Selector2~1 (
// Equation(s):
// \contr|Selector2~1_combout  = (\contr|Selector2~0_combout ) # ((\ac1|Equal18~11_combout  & (\IR|out [11] & \contr|state.S10~q )))

	.dataa(\ac1|Equal18~11_combout ),
	.datab(\IR|out [11]),
	.datac(\contr|state.S10~q ),
	.datad(\contr|Selector2~0_combout ),
	.cin(gnd),
	.combout(\contr|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector2~1 .lut_mask = 16'hFF80;
defparam \contr|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \contr|state.S6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S6 .is_wysiwyg = "true";
defparam \contr|state.S6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \contr|WideOr27 (
// Equation(s):
// \contr|WideOr27~combout  = (\contr|state.S3~q ) # ((\contr|state.S13~q ) # ((\contr|state.S30~q ) # (\contr|state.S6~q )))

	.dataa(\contr|state.S3~q ),
	.datab(\contr|state.S13~q ),
	.datac(\contr|state.S30~q ),
	.datad(\contr|state.S6~q ),
	.cin(gnd),
	.combout(\contr|WideOr27~combout ),
	.cout());
// synopsys translate_off
defparam \contr|WideOr27 .lut_mask = 16'hFFFE;
defparam \contr|WideOr27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cycloneive_lcell_comb \contr|always1~5 (
// Equation(s):
// \contr|always1~5_combout  = (\ac1|always0~13_combout  & ((\IR|out [5] & (!\IR|out [3] & !\IR|out [4])) # (!\IR|out [5] & (\IR|out [3] & \IR|out [4]))))

	.dataa(\IR|out [5]),
	.datab(\IR|out [3]),
	.datac(\IR|out [4]),
	.datad(\ac1|always0~13_combout ),
	.cin(gnd),
	.combout(\contr|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \contr|always1~5 .lut_mask = 16'h4200;
defparam \contr|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N14
cycloneive_lcell_comb \contr|next_state.S32~0 (
// Equation(s):
// \contr|next_state.S32~0_combout  = (\contr|state.S19~q  & \contr|always1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\contr|state.S19~q ),
	.datad(\contr|always1~5_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S32~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S32~0 .lut_mask = 16'hF000;
defparam \contr|next_state.S32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N15
dffeas \contr|state.S32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S32 .is_wysiwyg = "true";
defparam \contr|state.S32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cycloneive_lcell_comb \contr|WideOr29 (
// Equation(s):
// \contr|WideOr29~combout  = (\contr|state.S13~q ) # ((\contr|state.S30~q ) # ((\contr|state.S32~q ) # (\contr|state.S3~q )))

	.dataa(\contr|state.S13~q ),
	.datab(\contr|state.S30~q ),
	.datac(\contr|state.S32~q ),
	.datad(\contr|state.S3~q ),
	.cin(gnd),
	.combout(\contr|WideOr29~combout ),
	.cout());
// synopsys translate_off
defparam \contr|WideOr29 .lut_mask = 16'hFFFE;
defparam \contr|WideOr29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \T1|out[6]~7 (
// Equation(s):
// \T1|out[6]~7_combout  = (\contr|state.S10~q  & ((\mem1|mem_reg~5289_combout ))) # (!\contr|state.S10~q  & (\pc[6]~7_combout ))

	.dataa(\contr|state.S10~q ),
	.datab(\pc[6]~7_combout ),
	.datac(gnd),
	.datad(\mem1|mem_reg~5289_combout ),
	.cin(gnd),
	.combout(\T1|out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \T1|out[6]~7 .lut_mask = 16'hEE44;
defparam \T1|out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \T1|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T1|out[6]~7_combout ),
	.asdata(\alu1|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\contr|state.S6~q ),
	.ena(\contr|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \T1|out[6] .is_wysiwyg = "true";
defparam \T1|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \alu_a[6]~2 (
// Equation(s):
// \alu_a[6]~2_combout  = (!\contr|WideOr29~combout  & ((\contr|WideOr27~combout  & ((\T1|out [6]))) # (!\contr|WideOr27~combout  & (pc[6]))))

	.dataa(\contr|WideOr27~combout ),
	.datab(pc[6]),
	.datac(\contr|WideOr29~combout ),
	.datad(\T1|out [6]),
	.cin(gnd),
	.combout(\alu_a[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[6]~2 .lut_mask = 16'h0E04;
defparam \alu_a[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \alu_a[6]~3 (
// Equation(s):
// \alu_a[6]~3_combout  = (\alu_a[6]~2_combout ) # ((\contr|WideOr27~combout  & (\contr|WideOr29~combout  & \Acc|out [6])))

	.dataa(\contr|WideOr27~combout ),
	.datab(\contr|WideOr29~combout ),
	.datac(\Acc|out [6]),
	.datad(\alu_a[6]~2_combout ),
	.cin(gnd),
	.combout(\alu_a[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[6]~3 .lut_mask = 16'hFF80;
defparam \alu_a[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \alu_b[6]~2 (
// Equation(s):
// \alu_b[6]~2_combout  = (\contr|state.S30~q ) # ((\T1|out [6] & (\contr|state.S3~q  & \Equal22~0_combout )))

	.dataa(\T1|out [6]),
	.datab(\contr|state.S30~q ),
	.datac(\contr|state.S3~q ),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[6]~2 .lut_mask = 16'hECCC;
defparam \alu_b[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \alu_b[6]~3 (
// Equation(s):
// \alu_b[6]~3_combout  = (\alu_b[6]~2_combout ) # ((!\Equal22~0_combout  & (!\contr|state.S30~q  & \IR|out [6])))

	.dataa(\alu_b[6]~2_combout ),
	.datab(\Equal22~0_combout ),
	.datac(\contr|state.S30~q ),
	.datad(\IR|out [6]),
	.cin(gnd),
	.combout(\alu_b[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[6]~3 .lut_mask = 16'hABAA;
defparam \alu_b[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneive_lcell_comb \ac1|Equal18~7 (
// Equation(s):
// \ac1|Equal18~7_combout  = (\IR|out [14] & (!\IR|out [15] & (\IR|out [12] & !\IR|out [13])))

	.dataa(\IR|out [14]),
	.datab(\IR|out [15]),
	.datac(\IR|out [12]),
	.datad(\IR|out [13]),
	.cin(gnd),
	.combout(\ac1|Equal18~7_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~7 .lut_mask = 16'h0020;
defparam \ac1|Equal18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \ac1|always0~9 (
// Equation(s):
// \ac1|always0~9_combout  = (!\IR|out [7] & (\IR|out [4] & !\IR|out [6]))

	.dataa(\IR|out [7]),
	.datab(\IR|out [4]),
	.datac(gnd),
	.datad(\IR|out [6]),
	.cin(gnd),
	.combout(\ac1|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~9 .lut_mask = 16'h0044;
defparam \ac1|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \ac1|always0~10 (
// Equation(s):
// \ac1|always0~10_combout  = (\IR|out [5] & (\IR|out [3] & (\contr|Accwrite~0_combout  & \ac1|always0~9_combout )))

	.dataa(\IR|out [5]),
	.datab(\IR|out [3]),
	.datac(\contr|Accwrite~0_combout ),
	.datad(\ac1|always0~9_combout ),
	.cin(gnd),
	.combout(\ac1|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~10 .lut_mask = 16'h8000;
defparam \ac1|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \ac1|always0~11 (
// Equation(s):
// \ac1|always0~11_combout  = (\IR|out [5] & (!\IR|out [4] & (!\IR|out [3] & !\IR|out [7])))

	.dataa(\IR|out [5]),
	.datab(\IR|out [4]),
	.datac(\IR|out [3]),
	.datad(\IR|out [7]),
	.cin(gnd),
	.combout(\ac1|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~11 .lut_mask = 16'h0002;
defparam \ac1|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \ac1|always0~12 (
// Equation(s):
// \ac1|always0~12_combout  = (\ac1|Equal18~2_combout  & (\IR|out [6] & (!\IR|out [11] & \ac1|always0~11_combout )))

	.dataa(\ac1|Equal18~2_combout ),
	.datab(\IR|out [6]),
	.datac(\IR|out [11]),
	.datad(\ac1|always0~11_combout ),
	.cin(gnd),
	.combout(\ac1|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~12 .lut_mask = 16'h0800;
defparam \ac1|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \ac1|op[0]~6 (
// Equation(s):
// \ac1|op[0]~6_combout  = (!\ac1|always0~10_combout  & (!\ac1|always0~12_combout  & ((\IR|out [11]) # (!\ac1|Equal18~7_combout ))))

	.dataa(\ac1|Equal18~7_combout ),
	.datab(\ac1|always0~10_combout ),
	.datac(\IR|out [11]),
	.datad(\ac1|always0~12_combout ),
	.cin(gnd),
	.combout(\ac1|op[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[0]~6 .lut_mask = 16'h0031;
defparam \ac1|op[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneive_lcell_comb \ac1|op[1]~7 (
// Equation(s):
// \ac1|op[1]~7_combout  = (\ac1|op[2]~5_combout  & (((\ac1|op[0]~4_combout  & \ac1|always0~5_combout )))) # (!\ac1|op[2]~5_combout  & (!\ac1|op[0]~6_combout ))

	.dataa(\ac1|op[0]~6_combout ),
	.datab(\ac1|op[0]~4_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\ac1|always0~5_combout ),
	.cin(gnd),
	.combout(\ac1|op[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[1]~7 .lut_mask = 16'hC505;
defparam \ac1|op[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \alu1|Mux1~0 (
// Equation(s):
// \alu1|Mux1~0_combout  = (\ac1|op[2]~5_combout  & (((\alu_a[6]~3_combout  & \alu_b[6]~3_combout )) # (!\ac1|op[1]~7_combout ))) # (!\ac1|op[2]~5_combout  & ((\alu_a[6]~3_combout  & ((\ac1|op[1]~7_combout ) # (!\alu_b[6]~3_combout ))) # 
// (!\alu_a[6]~3_combout  & (\alu_b[6]~3_combout ))))

	.dataa(\alu_a[6]~3_combout ),
	.datab(\alu_b[6]~3_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\ac1|op[1]~7_combout ),
	.cin(gnd),
	.combout(\alu1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux1~0 .lut_mask = 16'h8EF6;
defparam \alu1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \alu1|Add0~1 (
// Equation(s):
// \alu1|Add0~1_combout  = \alu_b[6]~3_combout  $ ((((!\ac1|op[2]~5_combout  & !\ac1|op[0]~6_combout )) # (!\ac1|op[0]~8_combout )))

	.dataa(\ac1|op[2]~5_combout ),
	.datab(\ac1|op[0]~6_combout ),
	.datac(\alu_b[6]~3_combout ),
	.datad(\ac1|op[0]~8_combout ),
	.cin(gnd),
	.combout(\alu1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~1 .lut_mask = 16'hE10F;
defparam \alu1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \T1|out[5]~5 (
// Equation(s):
// \T1|out[5]~5_combout  = (\contr|state.S10~q  & ((\mem1|mem_reg~5119_combout ))) # (!\contr|state.S10~q  & (\pc[5]~5_combout ))

	.dataa(\pc[5]~5_combout ),
	.datab(\contr|state.S10~q ),
	.datac(gnd),
	.datad(\mem1|mem_reg~5119_combout ),
	.cin(gnd),
	.combout(\T1|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \T1|out[5]~5 .lut_mask = 16'hEE22;
defparam \T1|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneive_lcell_comb \Accin[5]~10 (
// Equation(s):
// \Accin[5]~10_combout  = (\contr|Accsrc [1] & ((\contr|WideOr25~0_combout  & ((\pc[5]~5_combout ))) # (!\contr|WideOr25~0_combout  & (\IR|out [5])))) # (!\contr|Accsrc [1] & (((!\contr|WideOr25~0_combout ))))

	.dataa(\contr|Accsrc [1]),
	.datab(\IR|out [5]),
	.datac(\contr|WideOr25~0_combout ),
	.datad(\pc[5]~5_combout ),
	.cin(gnd),
	.combout(\Accin[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[5]~10 .lut_mask = 16'hAD0D;
defparam \Accin[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneive_lcell_comb \Accin[5]~11 (
// Equation(s):
// \Accin[5]~11_combout  = (\Accin[5]~10_combout  & (((\contr|Accsrc [1]) # (\mem1|mem_reg~5119_combout )))) # (!\Accin[5]~10_combout  & (\alu1|Mux2~1_combout  & (!\contr|Accsrc [1])))

	.dataa(\Accin[5]~10_combout ),
	.datab(\alu1|Mux2~1_combout ),
	.datac(\contr|Accsrc [1]),
	.datad(\mem1|mem_reg~5119_combout ),
	.cin(gnd),
	.combout(\Accin[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[5]~11 .lut_mask = 16'hAEA4;
defparam \Accin[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \cy2|out~0 (
// Equation(s):
// \cy2|out~0_combout  = (!\IR|out [11] & (\contr|Accwrite~0_combout  & !\IR|out [7]))

	.dataa(\IR|out [11]),
	.datab(gnd),
	.datac(\contr|Accwrite~0_combout ),
	.datad(\IR|out [7]),
	.cin(gnd),
	.combout(\cy2|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cy2|out~0 .lut_mask = 16'h0050;
defparam \cy2|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \cin~4 (
// Equation(s):
// \cin~4_combout  = (!\IR|out [5] & (\IR|out [3] & \cy2|out~0_combout ))

	.dataa(\IR|out [5]),
	.datab(gnd),
	.datac(\IR|out [3]),
	.datad(\cy2|out~0_combout ),
	.cin(gnd),
	.combout(\cin~4_combout ),
	.cout());
// synopsys translate_off
defparam \cin~4 .lut_mask = 16'h5000;
defparam \cin~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \contr|Selector31~0 (
// Equation(s):
// \contr|Selector31~0_combout  = (\contr|state.S3~q  & ((\IR|out [4]) # ((!\cin~4_combout ) # (!\IR|out [6]))))

	.dataa(\contr|state.S3~q ),
	.datab(\IR|out [4]),
	.datac(\IR|out [6]),
	.datad(\cin~4_combout ),
	.cin(gnd),
	.combout(\contr|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector31~0 .lut_mask = 16'h8AAA;
defparam \contr|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \contr|Selector31~1 (
// Equation(s):
// \contr|Selector31~1_combout  = (\contr|state.S30~q ) # ((\contr|state.S13~q  & ((\IR|out [11]) # (!\ac1|Equal18~8_combout ))))

	.dataa(\IR|out [11]),
	.datab(\contr|state.S13~q ),
	.datac(\ac1|Equal18~8_combout ),
	.datad(\contr|state.S30~q ),
	.cin(gnd),
	.combout(\contr|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector31~1 .lut_mask = 16'hFF8C;
defparam \contr|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \contr|Selector31~2 (
// Equation(s):
// \contr|Selector31~2_combout  = (\contr|state.S52~q ) # ((\contr|Selector31~0_combout ) # ((\contr|Selector31~1_combout ) # (!\contr|WideOr25~0_combout )))

	.dataa(\contr|state.S52~q ),
	.datab(\contr|Selector31~0_combout ),
	.datac(\contr|WideOr25~0_combout ),
	.datad(\contr|Selector31~1_combout ),
	.cin(gnd),
	.combout(\contr|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector31~2 .lut_mask = 16'hFFEF;
defparam \contr|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \Acc|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Accin[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|Selector31~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|out[5] .is_wysiwyg = "true";
defparam \Acc|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneive_lcell_comb \pc[5]~feeder (
// Equation(s):
// \pc[5]~feeder_combout  = \pc[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc[5]~5_combout ),
	.cin(gnd),
	.combout(\pc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[5]~feeder .lut_mask = 16'hFF00;
defparam \pc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \cy2|out~1 (
// Equation(s):
// \cy2|out~1_combout  = (\IR|out [6] & (!\IR|out [3] & (!\IR|out [5] & !\IR|out [4]))) # (!\IR|out [6] & (((\IR|out [5] & \IR|out [4]))))

	.dataa(\IR|out [6]),
	.datab(\IR|out [3]),
	.datac(\IR|out [5]),
	.datad(\IR|out [4]),
	.cin(gnd),
	.combout(\cy2|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \cy2|out~1 .lut_mask = 16'h5002;
defparam \cy2|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \cy2|out~2 (
// Equation(s):
// \cy2|out~2_combout  = ((!\cy2|out~0_combout ) # (!\contr|state.S3~q )) # (!\cy2|out~1_combout )

	.dataa(gnd),
	.datab(\cy2|out~1_combout ),
	.datac(\contr|state.S3~q ),
	.datad(\cy2|out~0_combout ),
	.cin(gnd),
	.combout(\cy2|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cy2|out~2 .lut_mask = 16'h3FFF;
defparam \cy2|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cycloneive_lcell_comb \cy2|out~3 (
// Equation(s):
// \cy2|out~3_combout  = (\cy2|out~2_combout  & (\ac1|op[2]~5_combout  & ((!\ac1|always0~5_combout ) # (!\ac1|op[0]~4_combout ))))

	.dataa(\ac1|op[0]~4_combout ),
	.datab(\ac1|always0~5_combout ),
	.datac(\cy2|out~2_combout ),
	.datad(\ac1|op[2]~5_combout ),
	.cin(gnd),
	.combout(\cy2|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cy2|out~3 .lut_mask = 16'h7000;
defparam \cy2|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \contr|cysrc~0 (
// Equation(s):
// \contr|cysrc~0_combout  = (\IR|out [14] & (!\IR|out [15] & ((\IR|out [11]) # (\IR|out [12]))))

	.dataa(\IR|out [14]),
	.datab(\IR|out [15]),
	.datac(\IR|out [11]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\contr|cysrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|cysrc~0 .lut_mask = 16'h2220;
defparam \contr|cysrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cycloneive_lcell_comb \cy2|out~4 (
// Equation(s):
// \cy2|out~4_combout  = (\contr|state.S13~q  & (((\contr|cysrc~0_combout  & !\IR|out [13])))) # (!\contr|state.S13~q  & (\cy2|out~q ))

	.dataa(\contr|state.S13~q ),
	.datab(\cy2|out~q ),
	.datac(\contr|cysrc~0_combout ),
	.datad(\IR|out [13]),
	.cin(gnd),
	.combout(\cy2|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cy2|out~4 .lut_mask = 16'h44E4;
defparam \cy2|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
cycloneive_lcell_comb \cy2|out~5 (
// Equation(s):
// \cy2|out~5_combout  = (\contr|state.S13~q  & (\cy2|out~3_combout  & (!\cy2|out~4_combout ))) # (!\contr|state.S13~q  & ((\contr|state.S3~q  & (\cy2|out~3_combout )) # (!\contr|state.S3~q  & ((\cy2|out~4_combout )))))

	.dataa(\cy2|out~3_combout ),
	.datab(\cy2|out~4_combout ),
	.datac(\contr|state.S13~q ),
	.datad(\contr|state.S3~q ),
	.cin(gnd),
	.combout(\cy2|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cy2|out~5 .lut_mask = 16'h2A2C;
defparam \cy2|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
cycloneive_lcell_comb \cy2|out~6 (
// Equation(s):
// \cy2|out~6_combout  = (\contr|state.S13~q  & ((\IR|out [13]) # ((!\contr|cysrc~0_combout )))) # (!\contr|state.S13~q  & (((\contr|state.S3~q ))))

	.dataa(\contr|state.S13~q ),
	.datab(\IR|out [13]),
	.datac(\contr|cysrc~0_combout ),
	.datad(\contr|state.S3~q ),
	.cin(gnd),
	.combout(\cy2|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cy2|out~6 .lut_mask = 16'hDF8A;
defparam \cy2|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneive_lcell_comb \ac1|op[0]~11 (
// Equation(s):
// \ac1|op[0]~11_combout  = (\ac1|op[0]~6_combout ) # (\ac1|op[2]~5_combout )

	.dataa(gnd),
	.datab(\ac1|op[0]~6_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ac1|op[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[0]~11 .lut_mask = 16'hFCFC;
defparam \ac1|op[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \pc[7]~feeder (
// Equation(s):
// \pc[7]~feeder_combout  = \pc[7]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc[7]~1_combout ),
	.cin(gnd),
	.combout(\pc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[7]~feeder .lut_mask = 16'hFF00;
defparam \pc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc[7]~feeder_combout ),
	.asdata(\alu1|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\contr|state.S34~q ),
	.ena(\contr|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[7] .is_wysiwyg = "true";
defparam \pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \alu_a[7]~0 (
// Equation(s):
// \alu_a[7]~0_combout  = (!\contr|WideOr29~combout  & ((\contr|WideOr27~combout  & ((\T1|out [7]))) # (!\contr|WideOr27~combout  & (pc[7]))))

	.dataa(pc[7]),
	.datab(\T1|out [7]),
	.datac(\contr|WideOr27~combout ),
	.datad(\contr|WideOr29~combout ),
	.cin(gnd),
	.combout(\alu_a[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[7]~0 .lut_mask = 16'h00CA;
defparam \alu_a[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \alu_a[7]~1 (
// Equation(s):
// \alu_a[7]~1_combout  = (\alu_a[7]~0_combout ) # ((\contr|WideOr27~combout  & (\Acc|out [7] & \contr|WideOr29~combout )))

	.dataa(\alu_a[7]~0_combout ),
	.datab(\contr|WideOr27~combout ),
	.datac(\Acc|out [7]),
	.datad(\contr|WideOr29~combout ),
	.cin(gnd),
	.combout(\alu_a[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[7]~1 .lut_mask = 16'hEAAA;
defparam \alu_a[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \alu1|Add0~22 (
// Equation(s):
// \alu1|Add0~22_combout  = (\alu1|Add0~1_combout  & ((\alu_a[6]~3_combout  & (\alu1|Add0~21  & VCC)) # (!\alu_a[6]~3_combout  & (!\alu1|Add0~21 )))) # (!\alu1|Add0~1_combout  & ((\alu_a[6]~3_combout  & (!\alu1|Add0~21 )) # (!\alu_a[6]~3_combout  & 
// ((\alu1|Add0~21 ) # (GND)))))
// \alu1|Add0~23  = CARRY((\alu1|Add0~1_combout  & (!\alu_a[6]~3_combout  & !\alu1|Add0~21 )) # (!\alu1|Add0~1_combout  & ((!\alu1|Add0~21 ) # (!\alu_a[6]~3_combout ))))

	.dataa(\alu1|Add0~1_combout ),
	.datab(\alu_a[6]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu1|Add0~21 ),
	.combout(\alu1|Add0~22_combout ),
	.cout(\alu1|Add0~23 ));
// synopsys translate_off
defparam \alu1|Add0~22 .lut_mask = 16'h9617;
defparam \alu1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \alu1|Add0~24 (
// Equation(s):
// \alu1|Add0~24_combout  = ((\alu1|Add0~0_combout  $ (\alu_a[7]~1_combout  $ (!\alu1|Add0~23 )))) # (GND)
// \alu1|Add0~25  = CARRY((\alu1|Add0~0_combout  & ((\alu_a[7]~1_combout ) # (!\alu1|Add0~23 ))) # (!\alu1|Add0~0_combout  & (\alu_a[7]~1_combout  & !\alu1|Add0~23 )))

	.dataa(\alu1|Add0~0_combout ),
	.datab(\alu_a[7]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu1|Add0~23 ),
	.combout(\alu1|Add0~24_combout ),
	.cout(\alu1|Add0~25 ));
// synopsys translate_off
defparam \alu1|Add0~24 .lut_mask = 16'h698E;
defparam \alu1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \alu1|Add0~26 (
// Equation(s):
// \alu1|Add0~26_combout  = \alu1|Add0~25  $ (((!\ac1|op[0]~8_combout ) # (!\ac1|op[0]~11_combout )))

	.dataa(gnd),
	.datab(\ac1|op[0]~11_combout ),
	.datac(gnd),
	.datad(\ac1|op[0]~8_combout ),
	.cin(\alu1|Add0~25 ),
	.combout(\alu1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~26 .lut_mask = 16'hC30F;
defparam \alu1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
cycloneive_lcell_comb \cy2|out~7 (
// Equation(s):
// \cy2|out~7_combout  = (\cy2|out~6_combout  & (!\alu1|Add0~26_combout  & ((!\ac1|always0~5_combout ) # (!\ac1|op[0]~4_combout ))))

	.dataa(\ac1|op[0]~4_combout ),
	.datab(\cy2|out~6_combout ),
	.datac(\alu1|Add0~26_combout ),
	.datad(\ac1|always0~5_combout ),
	.cin(gnd),
	.combout(\cy2|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cy2|out~7 .lut_mask = 16'h040C;
defparam \cy2|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~3576feeder (
// Equation(s):
// \mem1|mem_reg~3576feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3576feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3576feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3576feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \mem1|mem_reg~5583 (
// Equation(s):
// \mem1|mem_reg~5583_combout  = (\addr[7]~1_combout  & (\addr[4]~4_combout  & (\addr[6]~8_combout  & !\addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5583_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5583 .lut_mask = 16'h0080;
defparam \mem1|mem_reg~5583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~5839 (
// Equation(s):
// \mem1|mem_reg~5839_combout  = (\addr[3]~10_combout  & (\addr[2]~12_combout  & (\addr[1]~14_combout  & \addr[0]~16_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5839_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5839 .lut_mask = 16'h8000;
defparam \mem1|mem_reg~5839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~5853 (
// Equation(s):
// \mem1|mem_reg~5853_combout  = (\mem1|mem_reg~5583_combout  & (\mem1|mem_reg~5839_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5583_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5839_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5853_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5853 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N15
dffeas \mem1|mem_reg~3576 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3576feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3576 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~3512feeder (
// Equation(s):
// \mem1|mem_reg~3512feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3512feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3512feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3512feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~5788 (
// Equation(s):
// \mem1|mem_reg~5788_combout  = (!\addr[2]~12_combout  & (\addr[3]~10_combout  & (\addr[0]~16_combout  & \addr[1]~14_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5788_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5788 .lut_mask = 16'h4000;
defparam \mem1|mem_reg~5788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneive_lcell_comb \mem1|mem_reg~5796 (
// Equation(s):
// \mem1|mem_reg~5796_combout  = (\mem1|mem_reg~5583_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5583_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5796_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5796 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \mem1|mem_reg~3512 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3512feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3512 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~3384feeder (
// Equation(s):
// \mem1|mem_reg~3384feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3384feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3384feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3384feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~5822 (
// Equation(s):
// \mem1|mem_reg~5822_combout  = (!\addr[3]~10_combout  & (!\addr[2]~12_combout  & (\addr[1]~14_combout  & \addr[0]~16_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5822_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5822 .lut_mask = 16'h1000;
defparam \mem1|mem_reg~5822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~5826 (
// Equation(s):
// \mem1|mem_reg~5826_combout  = (\mem1|mem_reg~5583_combout  & (\mem1|mem_reg~5822_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5583_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5822_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5826_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5826 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \mem1|mem_reg~3384 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3384feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3384 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~3448feeder (
// Equation(s):
// \mem1|mem_reg~3448feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3448feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3448feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3448feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~5805 (
// Equation(s):
// \mem1|mem_reg~5805_combout  = (!\addr[3]~10_combout  & (\addr[0]~16_combout  & (\addr[2]~12_combout  & \addr[1]~14_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5805_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5805 .lut_mask = 16'h4000;
defparam \mem1|mem_reg~5805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~5818 (
// Equation(s):
// \mem1|mem_reg~5818_combout  = (\mem1|mem_reg~5583_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5583_combout ),
	.datab(\mem1|mem_reg~5805_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5818_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5818 .lut_mask = 16'h8088;
defparam \mem1|mem_reg~5818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N17
dffeas \mem1|mem_reg~3448 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3448feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3448 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~5912 (
// Equation(s):
// \mem1|mem_reg~5912_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~3448_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3384_q  & (!\addr[3]~10_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3384_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~3448_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5912_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5912 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~5912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~5913 (
// Equation(s):
// \mem1|mem_reg~5913_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5912_combout  & (!\mem1|mem_reg~3576_q )) # (!\mem1|mem_reg~5912_combout  & ((!\mem1|mem_reg~3512_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5912_combout ))))

	.dataa(\mem1|mem_reg~3576_q ),
	.datab(\mem1|mem_reg~3512_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5912_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5913_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5913 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~3496feeder (
// Equation(s):
// \mem1|mem_reg~3496feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3496feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3496feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3496feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~5568 (
// Equation(s):
// \mem1|mem_reg~5568_combout  = (\addr[1]~14_combout  & (\addr[3]~10_combout  & (!\addr[0]~16_combout  & !\addr[2]~12_combout )))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5568_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5568 .lut_mask = 16'h0008;
defparam \mem1|mem_reg~5568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~5584 (
// Equation(s):
// \mem1|mem_reg~5584_combout  = (\mem1|mem_reg~5568_combout  & (\mem1|mem_reg~5583_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5568_combout ),
	.datad(\mem1|mem_reg~5583_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5584_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5584 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \mem1|mem_reg~3496 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3496 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3496 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~3560feeder (
// Equation(s):
// \mem1|mem_reg~3560feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3560feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3560feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3560feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~5635 (
// Equation(s):
// \mem1|mem_reg~5635_combout  = (\addr[3]~10_combout  & (\addr[1]~14_combout  & (\addr[2]~12_combout  & !\addr[0]~16_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5635_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5635 .lut_mask = 16'h0080;
defparam \mem1|mem_reg~5635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~5649 (
// Equation(s):
// \mem1|mem_reg~5649_combout  = (\mem1|mem_reg~5635_combout  & (\mem1|mem_reg~5583_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5635_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5583_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5649_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5649 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \mem1|mem_reg~3560 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3560 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~3432feeder (
// Equation(s):
// \mem1|mem_reg~3432feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3432feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3432feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3432feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~5601 (
// Equation(s):
// \mem1|mem_reg~5601_combout  = (!\addr[3]~10_combout  & (\addr[1]~14_combout  & (!\addr[0]~16_combout  & \addr[2]~12_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5601_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5601 .lut_mask = 16'h0400;
defparam \mem1|mem_reg~5601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~5614 (
// Equation(s):
// \mem1|mem_reg~5614_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5583_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5601_combout ),
	.datad(\mem1|mem_reg~5583_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5614_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5614 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \mem1|mem_reg~3432 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3432 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~3368feeder (
// Equation(s):
// \mem1|mem_reg~3368feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3368feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~5618 (
// Equation(s):
// \mem1|mem_reg~5618_combout  = (!\addr[3]~10_combout  & (\addr[1]~14_combout  & (!\addr[2]~12_combout  & !\addr[0]~16_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5618_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5618 .lut_mask = 16'h0004;
defparam \mem1|mem_reg~5618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~5622 (
// Equation(s):
// \mem1|mem_reg~5622_combout  = (\mem1|mem_reg~5583_combout  & (\mem1|mem_reg~5618_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5583_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5618_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5622_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5622 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N25
dffeas \mem1|mem_reg~3368 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3368 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~5905 (
// Equation(s):
// \mem1|mem_reg~5905_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3432_q ))) # (!\addr[2]~12_combout  & (((!\addr[3]~10_combout  & !\mem1|mem_reg~3368_q ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3432_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~3368_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5905_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5905 .lut_mask = 16'hA2A7;
defparam \mem1|mem_reg~5905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~5906 (
// Equation(s):
// \mem1|mem_reg~5906_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5905_combout  & ((!\mem1|mem_reg~3560_q ))) # (!\mem1|mem_reg~5905_combout  & (!\mem1|mem_reg~3496_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5905_combout ))))

	.dataa(\mem1|mem_reg~3496_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3560_q ),
	.datad(\mem1|mem_reg~5905_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5906_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5906 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~3464feeder (
// Equation(s):
// \mem1|mem_reg~3464feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3464feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3464feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3464feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~5720 (
// Equation(s):
// \mem1|mem_reg~5720_combout  = (\addr[3]~10_combout  & (!\addr[1]~14_combout  & (!\addr[2]~12_combout  & !\addr[0]~16_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5720_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5720 .lut_mask = 16'h0002;
defparam \mem1|mem_reg~5720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~5724 (
// Equation(s):
// \mem1|mem_reg~5724_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5583_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5720_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5583_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5724_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5724 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \mem1|mem_reg~3464 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3464 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~3528feeder (
// Equation(s):
// \mem1|mem_reg~3528feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3528feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3528feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3528feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~5771 (
// Equation(s):
// \mem1|mem_reg~5771_combout  = (!\addr[1]~14_combout  & (!\addr[0]~16_combout  & (\addr[3]~10_combout  & \addr[2]~12_combout )))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5771_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5771 .lut_mask = 16'h1000;
defparam \mem1|mem_reg~5771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~5785 (
// Equation(s):
// \mem1|mem_reg~5785_combout  = (\mem1|mem_reg~5583_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5583_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5785_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5785 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N19
dffeas \mem1|mem_reg~3528 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3528feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3528 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~3400feeder (
// Equation(s):
// \mem1|mem_reg~3400feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3400feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3400feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3400feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~5737 (
// Equation(s):
// \mem1|mem_reg~5737_combout  = (\addr[2]~12_combout  & (!\addr[3]~10_combout  & (!\addr[0]~16_combout  & !\addr[1]~14_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5737_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5737 .lut_mask = 16'h0002;
defparam \mem1|mem_reg~5737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~5745 (
// Equation(s):
// \mem1|mem_reg~5745_combout  = (\mem1|mem_reg~5737_combout  & (\mem1|mem_reg~5583_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5737_combout ),
	.datad(\mem1|mem_reg~5583_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5745_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5745 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \mem1|mem_reg~3400 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3400 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~3336feeder (
// Equation(s):
// \mem1|mem_reg~3336feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3336feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3336feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3336feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~5754 (
// Equation(s):
// \mem1|mem_reg~5754_combout  = (!\addr[0]~16_combout  & (!\addr[1]~14_combout  & (!\addr[3]~10_combout  & !\addr[2]~12_combout )))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5754_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5754 .lut_mask = 16'h0001;
defparam \mem1|mem_reg~5754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~5758 (
// Equation(s):
// \mem1|mem_reg~5758_combout  = (\mem1|mem_reg~5583_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5583_combout ),
	.datac(\mem1|mem_reg~5754_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5758_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5758 .lut_mask = 16'h80C0;
defparam \mem1|mem_reg~5758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \mem1|mem_reg~3336 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3336feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3336 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~5909 (
// Equation(s):
// \mem1|mem_reg~5909_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~3400_q )) # (!\addr[2]~12_combout  & ((!\mem1|mem_reg~3336_q )))))

	.dataa(\mem1|mem_reg~3400_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~3336_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5909_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5909 .lut_mask = 16'hD0D3;
defparam \mem1|mem_reg~5909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~5910 (
// Equation(s):
// \mem1|mem_reg~5910_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5909_combout  & ((!\mem1|mem_reg~3528_q ))) # (!\mem1|mem_reg~5909_combout  & (!\mem1|mem_reg~3464_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5909_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3464_q ),
	.datac(\mem1|mem_reg~3528_q ),
	.datad(\mem1|mem_reg~5909_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5910_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5910 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~5910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~3480feeder (
// Equation(s):
// \mem1|mem_reg~3480feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3480feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3480feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3480feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~5660 (
// Equation(s):
// \mem1|mem_reg~5660_combout  = (\mem1|mem_reg~5652_combout  & (\mem1|mem_reg~5583_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5652_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5583_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5660_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5660 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N1
dffeas \mem1|mem_reg~3480 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3480 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~3544feeder (
// Equation(s):
// \mem1|mem_reg~3544feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3544feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3544feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3544feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~5703 (
// Equation(s):
// \mem1|mem_reg~5703_combout  = (\addr[3]~10_combout  & (!\addr[1]~14_combout  & (\addr[2]~12_combout  & \addr[0]~16_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5703_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5703 .lut_mask = 16'h2000;
defparam \mem1|mem_reg~5703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~5717 (
// Equation(s):
// \mem1|mem_reg~5717_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5583_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5703_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5583_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5717_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5717 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N21
dffeas \mem1|mem_reg~3544 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3544feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3544 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~3352feeder (
// Equation(s):
// \mem1|mem_reg~3352feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3352feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~5686 (
// Equation(s):
// \mem1|mem_reg~5686_combout  = (!\addr[3]~10_combout  & (!\addr[1]~14_combout  & (!\addr[2]~12_combout  & \addr[0]~16_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5686_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5686 .lut_mask = 16'h0100;
defparam \mem1|mem_reg~5686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~5690 (
// Equation(s):
// \mem1|mem_reg~5690_combout  = (\mem1|mem_reg~5583_combout  & (\mem1|mem_reg~5686_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5583_combout ),
	.datad(\mem1|mem_reg~5686_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5690_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5690 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N31
dffeas \mem1|mem_reg~3352 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3352 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~3416feeder (
// Equation(s):
// \mem1|mem_reg~3416feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3416feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3416feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3416feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~5669 (
// Equation(s):
// \mem1|mem_reg~5669_combout  = (!\addr[3]~10_combout  & (!\addr[1]~14_combout  & (\addr[0]~16_combout  & \addr[2]~12_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5669_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5669 .lut_mask = 16'h1000;
defparam \mem1|mem_reg~5669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~5682 (
// Equation(s):
// \mem1|mem_reg~5682_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5583_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5669_combout ),
	.datad(\mem1|mem_reg~5583_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5682_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5682 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N15
dffeas \mem1|mem_reg~3416 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3416 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~5907 (
// Equation(s):
// \mem1|mem_reg~5907_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~3416_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3352_q  & (!\addr[3]~10_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3352_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~3416_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5907_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5907 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~5907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~5908 (
// Equation(s):
// \mem1|mem_reg~5908_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5907_combout  & ((!\mem1|mem_reg~3544_q ))) # (!\mem1|mem_reg~5907_combout  & (!\mem1|mem_reg~3480_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5907_combout ))))

	.dataa(\mem1|mem_reg~3480_q ),
	.datab(\mem1|mem_reg~3544_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5907_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5908_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5908 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~5911 (
// Equation(s):
// \mem1|mem_reg~5911_combout  = (\addr[1]~14_combout  & (\addr[0]~16_combout )) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((\mem1|mem_reg~5908_combout ))) # (!\addr[0]~16_combout  & (\mem1|mem_reg~5910_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~5910_combout ),
	.datad(\mem1|mem_reg~5908_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5911_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5911 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~5911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~5914 (
// Equation(s):
// \mem1|mem_reg~5914_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5911_combout  & (\mem1|mem_reg~5913_combout )) # (!\mem1|mem_reg~5911_combout  & ((\mem1|mem_reg~5906_combout ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5911_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~5913_combout ),
	.datac(\mem1|mem_reg~5906_combout ),
	.datad(\mem1|mem_reg~5911_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5914_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5914 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~3304feeder (
// Equation(s):
// \mem1|mem_reg~3304feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3304feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3304feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3304feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \mem1|mem_reg~5579 (
// Equation(s):
// \mem1|mem_reg~5579_combout  = (\addr[7]~1_combout  & (!\addr[4]~4_combout  & (\addr[6]~8_combout  & !\addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5579_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5579 .lut_mask = 16'h0020;
defparam \mem1|mem_reg~5579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~5640 (
// Equation(s):
// \mem1|mem_reg~5640_combout  = (\mem1|mem_reg~5579_combout  & (\mem1|mem_reg~5635_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5579_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5635_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5640_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5640 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N31
dffeas \mem1|mem_reg~3304 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3304 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~3288feeder (
// Equation(s):
// \mem1|mem_reg~3288feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3288feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~5708 (
// Equation(s):
// \mem1|mem_reg~5708_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5579_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5703_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5579_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5708_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5708 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N25
dffeas \mem1|mem_reg~3288 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3288 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~3320feeder (
// Equation(s):
// \mem1|mem_reg~3320feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3320feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3320feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3320feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~5844 (
// Equation(s):
// \mem1|mem_reg~5844_combout  = (\mem1|mem_reg~5579_combout  & (\mem1|mem_reg~5839_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5579_combout ),
	.datad(\mem1|mem_reg~5839_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5844_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5844 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \mem1|mem_reg~3320 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3320 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~5896 (
// Equation(s):
// \mem1|mem_reg~5896_combout  = (\addr[0]~16_combout  & ((\addr[1]~14_combout  & ((!\mem1|mem_reg~3320_q ))) # (!\addr[1]~14_combout  & (!\mem1|mem_reg~3288_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3288_q ),
	.datac(\mem1|mem_reg~3320_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5896_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5896 .lut_mask = 16'h1B00;
defparam \mem1|mem_reg~5896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~5897 (
// Equation(s):
// \mem1|mem_reg~5897_combout  = (\mem1|mem_reg~5896_combout ) # ((!\addr[0]~16_combout  & (!\mem1|mem_reg~3304_q  & \addr[1]~14_combout )))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3304_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5896_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5897_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5897 .lut_mask = 16'hFF10;
defparam \mem1|mem_reg~5897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~5898 (
// Equation(s):
// \mem1|mem_reg~5898_combout  = (\addr[2]~12_combout  & (!\addr[5]~6_combout  & (\mem1|mem_reg~5897_combout  & \addr[3]~10_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5897_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5898_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5898 .lut_mask = 16'h2000;
defparam \mem1|mem_reg~5898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~3672feeder (
// Equation(s):
// \mem1|mem_reg~3672feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3672feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3672feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3672feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \mem1|mem_reg~5593 (
// Equation(s):
// \mem1|mem_reg~5593_combout  = (\addr[7]~1_combout  & (!\addr[4]~4_combout  & (\addr[6]~8_combout  & \addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5593_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5593 .lut_mask = 16'h2000;
defparam \mem1|mem_reg~5593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~5673 (
// Equation(s):
// \mem1|mem_reg~5673_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5593_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5669_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5593_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5673_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5673 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N1
dffeas \mem1|mem_reg~3672 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3672feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3672 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~5901 (
// Equation(s):
// \mem1|mem_reg~5901_combout  = (!\mem1|mem_reg~3672_q  & (\addr[0]~16_combout  & !\addr[1]~14_combout ))

	.dataa(\mem1|mem_reg~3672_q ),
	.datab(gnd),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5901_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5901 .lut_mask = 16'h0050;
defparam \mem1|mem_reg~5901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~3624feeder (
// Equation(s):
// \mem1|mem_reg~3624feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3624feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3624feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3624feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~5632 (
// Equation(s):
// \mem1|mem_reg~5632_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5593_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5618_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5593_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5632_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5632 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N29
dffeas \mem1|mem_reg~3624 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3624 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N28
cycloneive_lcell_comb \mem1|mem_reg~3640feeder (
// Equation(s):
// \mem1|mem_reg~3640feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3640feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3640feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3640feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~5836 (
// Equation(s):
// \mem1|mem_reg~5836_combout  = (\mem1|mem_reg~5593_combout  & (\mem1|mem_reg~5822_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5593_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5822_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5836_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5836 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N29
dffeas \mem1|mem_reg~3640 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3640feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3640 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~3608feeder (
// Equation(s):
// \mem1|mem_reg~3608feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3608feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3608feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3608feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~5699 (
// Equation(s):
// \mem1|mem_reg~5699_combout  = (\mem1|mem_reg~5686_combout  & (\mem1|mem_reg~5593_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5686_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5593_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5699_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5699 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N31
dffeas \mem1|mem_reg~3608 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3608 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~3592feeder (
// Equation(s):
// \mem1|mem_reg~3592feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3592feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3592feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3592feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~5762 (
// Equation(s):
// \mem1|mem_reg~5762_combout  = (\mem1|mem_reg~5593_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5593_combout ),
	.datad(\mem1|mem_reg~5754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5762_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5762 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \mem1|mem_reg~3592 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3592feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3592 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~5899 (
// Equation(s):
// \mem1|mem_reg~5899_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~3608_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~3592_q )))))

	.dataa(\mem1|mem_reg~3608_q ),
	.datab(\mem1|mem_reg~3592_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5899_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5899 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~5899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~5900 (
// Equation(s):
// \mem1|mem_reg~5900_combout  = (\mem1|mem_reg~5899_combout  & (((!\addr[1]~14_combout ) # (!\mem1|mem_reg~3640_q )))) # (!\mem1|mem_reg~5899_combout  & (!\mem1|mem_reg~3624_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~3624_q ),
	.datab(\mem1|mem_reg~3640_q ),
	.datac(\mem1|mem_reg~5899_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5900_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5900 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~5900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~3688feeder (
// Equation(s):
// \mem1|mem_reg~3688feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3688feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3688feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3688feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~5605 (
// Equation(s):
// \mem1|mem_reg~5605_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5593_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5601_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5593_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5605_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5605 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N5
dffeas \mem1|mem_reg~3688 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3688 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~3656feeder (
// Equation(s):
// \mem1|mem_reg~3656feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3656feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3656feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3656feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~5741 (
// Equation(s):
// \mem1|mem_reg~5741_combout  = (\mem1|mem_reg~5737_combout  & (\mem1|mem_reg~5593_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5737_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5593_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5741_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5741 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \mem1|mem_reg~3656 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3656feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3656 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~5902 (
// Equation(s):
// \mem1|mem_reg~5902_combout  = (!\addr[0]~16_combout  & ((\addr[1]~14_combout  & (!\mem1|mem_reg~3688_q )) # (!\addr[1]~14_combout  & ((!\mem1|mem_reg~3656_q )))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3688_q ),
	.datac(\mem1|mem_reg~3656_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5902_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5902 .lut_mask = 16'h1105;
defparam \mem1|mem_reg~5902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
cycloneive_lcell_comb \mem1|mem_reg~5903 (
// Equation(s):
// \mem1|mem_reg~5903_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5901_combout ) # ((\mem1|mem_reg~5902_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5900_combout ))))

	.dataa(\mem1|mem_reg~5901_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~5900_combout ),
	.datad(\mem1|mem_reg~5902_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5903_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5903 .lut_mask = 16'hFCB8;
defparam \mem1|mem_reg~5903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~5904 (
// Equation(s):
// \mem1|mem_reg~5904_combout  = (\mem1|mem_reg~5898_combout ) # ((!\addr[3]~10_combout  & (\addr[5]~6_combout  & \mem1|mem_reg~5903_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~5898_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5903_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5904_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5904 .lut_mask = 16'hDCCC;
defparam \mem1|mem_reg~5904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~5915 (
// Equation(s):
// \mem1|mem_reg~5915_combout  = (\addr[4]~4_combout  & (!\addr[5]~6_combout  & (\mem1|mem_reg~5914_combout ))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5904_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5914_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5904_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5915_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5915 .lut_mask = 16'h4F40;
defparam \mem1|mem_reg~5915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~2808feeder (
// Equation(s):
// \mem1|mem_reg~2808feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2808feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~5569 (
// Equation(s):
// \mem1|mem_reg~5569_combout  = (\addr[7]~1_combout  & (!\addr[4]~4_combout  & (!\addr[6]~8_combout  & \addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5569_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5569 .lut_mask = 16'h0200;
defparam \mem1|mem_reg~5569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~5845 (
// Equation(s):
// \mem1|mem_reg~5845_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5839_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5569_combout ),
	.datad(\mem1|mem_reg~5839_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5845_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5845 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N15
dffeas \mem1|mem_reg~2808 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2808 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2808 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~2744feeder (
// Equation(s):
// \mem1|mem_reg~2744feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2744feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2744feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2744feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~5789 (
// Equation(s):
// \mem1|mem_reg~5789_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5569_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5789_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5789 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N3
dffeas \mem1|mem_reg~2744 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2744 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2744 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~2616feeder (
// Equation(s):
// \mem1|mem_reg~2616feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2616feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2616feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2616feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneive_lcell_comb \mem1|mem_reg~5828 (
// Equation(s):
// \mem1|mem_reg~5828_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5822_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5569_combout ),
	.datad(\mem1|mem_reg~5822_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5828_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5828 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N1
dffeas \mem1|mem_reg~2616 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2616feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2616 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2616 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~2680feeder (
// Equation(s):
// \mem1|mem_reg~2680feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2680feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~5806 (
// Equation(s):
// \mem1|mem_reg~5806_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5569_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5806_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5806 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N27
dffeas \mem1|mem_reg~2680 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2680 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~5930 (
// Equation(s):
// \mem1|mem_reg~5930_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~2680_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~2616_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~2616_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2680_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5930_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5930 .lut_mask = 16'hCC1D;
defparam \mem1|mem_reg~5930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~5931 (
// Equation(s):
// \mem1|mem_reg~5931_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5930_combout  & (!\mem1|mem_reg~2808_q )) # (!\mem1|mem_reg~5930_combout  & ((!\mem1|mem_reg~2744_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5930_combout ))))

	.dataa(\mem1|mem_reg~2808_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2744_q ),
	.datad(\mem1|mem_reg~5930_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5931_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5931 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~2728feeder (
// Equation(s):
// \mem1|mem_reg~2728feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2728feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2728feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2728feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~5570 (
// Equation(s):
// \mem1|mem_reg~5570_combout  = (\mem1|mem_reg~5568_combout  & (\mem1|mem_reg~5569_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5568_combout ),
	.datad(\mem1|mem_reg~5569_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5570_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5570 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \mem1|mem_reg~2728 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2728 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2728 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~2792feeder (
// Equation(s):
// \mem1|mem_reg~2792feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2792feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2792feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2792feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~5641 (
// Equation(s):
// \mem1|mem_reg~5641_combout  = (\mem1|mem_reg~5635_combout  & (\mem1|mem_reg~5569_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5635_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5569_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5641_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5641 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N21
dffeas \mem1|mem_reg~2792 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2792 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2792 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~2600feeder (
// Equation(s):
// \mem1|mem_reg~2600feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2600feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2600feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2600feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~5624 (
// Equation(s):
// \mem1|mem_reg~5624_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5569_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5618_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5569_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5624_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5624 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \mem1|mem_reg~2600 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2600 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~2664feeder (
// Equation(s):
// \mem1|mem_reg~2664feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2664feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2664feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2664feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~5602 (
// Equation(s):
// \mem1|mem_reg~5602_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5601_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5569_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5601_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5602_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5602 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N31
dffeas \mem1|mem_reg~2664 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2664 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2664 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~5923 (
// Equation(s):
// \mem1|mem_reg~5923_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~2664_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~2600_q  & ((!\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2600_q ),
	.datac(\mem1|mem_reg~2664_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5923_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5923 .lut_mask = 16'hAA1B;
defparam \mem1|mem_reg~5923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~5924 (
// Equation(s):
// \mem1|mem_reg~5924_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5923_combout  & ((!\mem1|mem_reg~2792_q ))) # (!\mem1|mem_reg~5923_combout  & (!\mem1|mem_reg~2728_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5923_combout ))))

	.dataa(\mem1|mem_reg~2728_q ),
	.datab(\mem1|mem_reg~2792_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5923_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5924_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5924 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~2760feeder (
// Equation(s):
// \mem1|mem_reg~2760feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2760feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2760feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2760feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~5773 (
// Equation(s):
// \mem1|mem_reg~5773_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5569_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5773_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5773 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N15
dffeas \mem1|mem_reg~2760 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2760feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2760 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~2696feeder (
// Equation(s):
// \mem1|mem_reg~2696feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2696feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2696feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2696feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~5735 (
// Equation(s):
// \mem1|mem_reg~5735_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5720_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5569_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5720_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5735_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5735 .lut_mask = 16'h80A0;
defparam \mem1|mem_reg~5735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \mem1|mem_reg~2696 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2696 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \mem1|mem_reg~2568feeder (
// Equation(s):
// \mem1|mem_reg~2568feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2568feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2568feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2568feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneive_lcell_comb \mem1|mem_reg~5760 (
// Equation(s):
// \mem1|mem_reg~5760_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5569_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5760_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5760 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N3
dffeas \mem1|mem_reg~2568 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2568 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~2632feeder (
// Equation(s):
// \mem1|mem_reg~2632feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2632feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2632feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2632feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~5739 (
// Equation(s):
// \mem1|mem_reg~5739_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5737_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5569_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5737_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5739_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5739 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \mem1|mem_reg~2632 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2632 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~5927 (
// Equation(s):
// \mem1|mem_reg~5927_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~2632_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~2568_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~2568_q ),
	.datab(\mem1|mem_reg~2632_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5927_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5927 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \mem1|mem_reg~5928 (
// Equation(s):
// \mem1|mem_reg~5928_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5927_combout  & (!\mem1|mem_reg~2760_q )) # (!\mem1|mem_reg~5927_combout  & ((!\mem1|mem_reg~2696_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5927_combout ))))

	.dataa(\mem1|mem_reg~2760_q ),
	.datab(\mem1|mem_reg~2696_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5927_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5928_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5928 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~2712feeder (
// Equation(s):
// \mem1|mem_reg~2712feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2712feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2712feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2712feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~5653 (
// Equation(s):
// \mem1|mem_reg~5653_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5652_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5569_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5652_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5653_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5653 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \mem1|mem_reg~2712 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2712 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~2776feeder (
// Equation(s):
// \mem1|mem_reg~2776feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2776feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2776feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2776feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~5709 (
// Equation(s):
// \mem1|mem_reg~5709_combout  = (\mem1|mem_reg~5569_combout  & (\mem1|mem_reg~5703_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5569_combout ),
	.datad(\mem1|mem_reg~5703_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5709_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5709 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N21
dffeas \mem1|mem_reg~2776 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2776feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2776 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~2648feeder (
// Equation(s):
// \mem1|mem_reg~2648feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2648feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2648feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2648feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~5670 (
// Equation(s):
// \mem1|mem_reg~5670_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5569_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5669_combout ),
	.datad(\mem1|mem_reg~5569_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5670_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5670 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N23
dffeas \mem1|mem_reg~2648 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2648feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2648 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~2584feeder (
// Equation(s):
// \mem1|mem_reg~2584feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2584feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2584feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2584feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~5691 (
// Equation(s):
// \mem1|mem_reg~5691_combout  = (\mem1|mem_reg~5686_combout  & (\mem1|mem_reg~5569_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5686_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5569_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5691_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5691 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N23
dffeas \mem1|mem_reg~2584 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2584feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2584 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~5925 (
// Equation(s):
// \mem1|mem_reg~5925_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~2648_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~2584_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~2648_q ),
	.datab(\mem1|mem_reg~2584_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5925_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5925 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~5926 (
// Equation(s):
// \mem1|mem_reg~5926_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5925_combout  & ((!\mem1|mem_reg~2776_q ))) # (!\mem1|mem_reg~5925_combout  & (!\mem1|mem_reg~2712_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5925_combout ))))

	.dataa(\mem1|mem_reg~2712_q ),
	.datab(\mem1|mem_reg~2776_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5925_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5926_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5926 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~5929 (
// Equation(s):
// \mem1|mem_reg~5929_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((\mem1|mem_reg~5926_combout ))) # (!\addr[0]~16_combout  & (\mem1|mem_reg~5928_combout ))))

	.dataa(\mem1|mem_reg~5928_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~5926_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5929_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5929 .lut_mask = 16'hF2C2;
defparam \mem1|mem_reg~5929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cycloneive_lcell_comb \mem1|mem_reg~5932 (
// Equation(s):
// \mem1|mem_reg~5932_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5929_combout  & (\mem1|mem_reg~5931_combout )) # (!\mem1|mem_reg~5929_combout  & ((\mem1|mem_reg~5924_combout ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5929_combout ))))

	.dataa(\mem1|mem_reg~5931_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~5924_combout ),
	.datad(\mem1|mem_reg~5929_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5932_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5932 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cycloneive_lcell_comb \mem1|mem_reg~40feeder (
// Equation(s):
// \mem1|mem_reg~40feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~40feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~5629 (
// Equation(s):
// \mem1|mem_reg~5629_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5618_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5589_combout ),
	.datad(\mem1|mem_reg~5618_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5629_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5629 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N23
dffeas \mem1|mem_reg~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~40 .is_wysiwyg = "true";
defparam \mem1|mem_reg~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~8feeder (
// Equation(s):
// \mem1|mem_reg~8feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~8feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~5765 (
// Equation(s):
// \mem1|mem_reg~5765_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5589_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5765_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5765 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \mem1|mem_reg~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~8 .is_wysiwyg = "true";
defparam \mem1|mem_reg~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~5934 (
// Equation(s):
// \mem1|mem_reg~5934_combout  = (!\addr[0]~16_combout  & ((\addr[1]~14_combout  & (!\mem1|mem_reg~40_q )) # (!\addr[1]~14_combout  & ((!\mem1|mem_reg~8_q )))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~40_q ),
	.datac(\mem1|mem_reg~8_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5934_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5934 .lut_mask = 16'h1105;
defparam \mem1|mem_reg~5934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~24feeder (
// Equation(s):
// \mem1|mem_reg~24feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~24feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~24feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~24feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~5697 (
// Equation(s):
// \mem1|mem_reg~5697_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5686_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5589_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5686_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5697_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5697 .lut_mask = 16'h80A0;
defparam \mem1|mem_reg~5697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N15
dffeas \mem1|mem_reg~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~24 .is_wysiwyg = "true";
defparam \mem1|mem_reg~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~5935 (
// Equation(s):
// \mem1|mem_reg~5935_combout  = (\mem1|mem_reg~5934_combout ) # ((\addr[0]~16_combout  & (!\addr[1]~14_combout  & !\mem1|mem_reg~24_q )))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~5934_combout ),
	.datad(\mem1|mem_reg~24_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5935_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5935 .lut_mask = 16'hF0F2;
defparam \mem1|mem_reg~5935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~248feeder (
// Equation(s):
// \mem1|mem_reg~248feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~248feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~248feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~248feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneive_lcell_comb \mem1|mem_reg~5850 (
// Equation(s):
// \mem1|mem_reg~5850_combout  = (\mem1|mem_reg~5839_combout  & (\mem1|mem_reg~5589_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5839_combout ),
	.datac(\mem1|mem_reg~5589_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5850_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5850 .lut_mask = 16'hC040;
defparam \mem1|mem_reg~5850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \mem1|mem_reg~248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~248 .is_wysiwyg = "true";
defparam \mem1|mem_reg~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \mem1|mem_reg~5478 (
// Equation(s):
// \mem1|mem_reg~5478_combout  = (\addr[0]~16_combout  & \addr[1]~14_combout )

	.dataa(\addr[0]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5478_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5478 .lut_mask = 16'hAA00;
defparam \mem1|mem_reg~5478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneive_lcell_comb \mem1|mem_reg~5933 (
// Equation(s):
// \mem1|mem_reg~5933_combout  = (\addr[3]~10_combout  & (\addr[2]~12_combout  & (!\mem1|mem_reg~248_q  & \mem1|mem_reg~5478_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~248_q ),
	.datad(\mem1|mem_reg~5478_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5933_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5933 .lut_mask = 16'h0800;
defparam \mem1|mem_reg~5933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~5936 (
// Equation(s):
// \mem1|mem_reg~5936_combout  = (\mem1|mem_reg~5933_combout ) # ((!\addr[3]~10_combout  & (\mem1|mem_reg~5935_combout  & !\addr[2]~12_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~5935_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~5933_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5936_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5936 .lut_mask = 16'hFF04;
defparam \mem1|mem_reg~5936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~5937 (
// Equation(s):
// \mem1|mem_reg~5937_combout  = (\addr[7]~1_combout  & (\addr[5]~6_combout  & (\mem1|mem_reg~5932_combout ))) # (!\addr[7]~1_combout  & (!\addr[5]~6_combout  & ((\mem1|mem_reg~5936_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5932_combout ),
	.datad(\mem1|mem_reg~5936_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5937_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5937 .lut_mask = 16'h9180;
defparam \mem1|mem_reg~5937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~2872feeder (
// Equation(s):
// \mem1|mem_reg~2872feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2872feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2872feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2872feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~5575 (
// Equation(s):
// \mem1|mem_reg~5575_combout  = (\addr[7]~1_combout  & (\addr[4]~4_combout  & (!\addr[6]~8_combout  & \addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5575_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5575 .lut_mask = 16'h0800;
defparam \mem1|mem_reg~5575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~5830 (
// Equation(s):
// \mem1|mem_reg~5830_combout  = (\mem1|mem_reg~5822_combout  & (\mem1|mem_reg~5575_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5822_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5575_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5830_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5830 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \mem1|mem_reg~2872 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2872feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2872 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~2856feeder (
// Equation(s):
// \mem1|mem_reg~2856feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2856feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2856feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2856feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~5626 (
// Equation(s):
// \mem1|mem_reg~5626_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5575_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5618_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5575_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5626_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5626 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N21
dffeas \mem1|mem_reg~2856 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2856feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2856 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~2824feeder (
// Equation(s):
// \mem1|mem_reg~2824feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2824feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2824feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2824feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~5768 (
// Equation(s):
// \mem1|mem_reg~5768_combout  = (\mem1|mem_reg~5754_combout  & (\mem1|mem_reg~5575_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5754_combout ),
	.datad(\mem1|mem_reg~5575_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5768_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5768 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \mem1|mem_reg~2824 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2824 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2824 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~2840feeder (
// Equation(s):
// \mem1|mem_reg~2840feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2840feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2840feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2840feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~5694 (
// Equation(s):
// \mem1|mem_reg~5694_combout  = (\mem1|mem_reg~5686_combout  & (\mem1|mem_reg~5575_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5686_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5575_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5694_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5694 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \mem1|mem_reg~2840 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2840 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2840 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~5916 (
// Equation(s):
// \mem1|mem_reg~5916_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~2840_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~2824_q ))))

	.dataa(\mem1|mem_reg~2824_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~2840_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5916_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5916 .lut_mask = 16'hCF11;
defparam \mem1|mem_reg~5916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~5917 (
// Equation(s):
// \mem1|mem_reg~5917_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5916_combout  & (!\mem1|mem_reg~2872_q )) # (!\mem1|mem_reg~5916_combout  & ((!\mem1|mem_reg~2856_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5916_combout ))))

	.dataa(\mem1|mem_reg~2872_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~2856_q ),
	.datad(\mem1|mem_reg~5916_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5917_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5917 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~2472feeder (
// Equation(s):
// \mem1|mem_reg~2472feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2472feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2472feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2472feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~5591 (
// Equation(s):
// \mem1|mem_reg~5591_combout  = (\addr[7]~1_combout  & (\addr[4]~4_combout  & (!\addr[6]~8_combout  & !\addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5591_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5591 .lut_mask = 16'h0008;
defparam \mem1|mem_reg~5591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~5592 (
// Equation(s):
// \mem1|mem_reg~5592_combout  = (\mem1|mem_reg~5568_combout  & (\mem1|mem_reg~5591_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5568_combout ),
	.datad(\mem1|mem_reg~5591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5592_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5592 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \mem1|mem_reg~2472 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2472 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~2488feeder (
// Equation(s):
// \mem1|mem_reg~2488feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2488feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2488feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2488feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~5800 (
// Equation(s):
// \mem1|mem_reg~5800_combout  = (\mem1|mem_reg~5591_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5591_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5800_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5800 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \mem1|mem_reg~2488 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2488feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2488 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2488 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~5920 (
// Equation(s):
// \mem1|mem_reg~5920_combout  = (\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~2488_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~2472_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2472_q ),
	.datad(\mem1|mem_reg~2488_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5920_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5920 .lut_mask = 16'h028A;
defparam \mem1|mem_reg~5920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~2552feeder (
// Equation(s):
// \mem1|mem_reg~2552feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2552feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2552feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2552feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~5854 (
// Equation(s):
// \mem1|mem_reg~5854_combout  = (\mem1|mem_reg~5839_combout  & (\mem1|mem_reg~5591_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5839_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5854_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5854 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N7
dffeas \mem1|mem_reg~2552 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2552feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2552 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2552 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~2536feeder (
// Equation(s):
// \mem1|mem_reg~2536feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2536feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2536feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2536feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~5650 (
// Equation(s):
// \mem1|mem_reg~5650_combout  = (\mem1|mem_reg~5635_combout  & (\mem1|mem_reg~5591_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5635_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5650_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5650 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N31
dffeas \mem1|mem_reg~2536 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5650_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2536 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~2504feeder (
// Equation(s):
// \mem1|mem_reg~2504feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2504feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2504feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2504feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~5786 (
// Equation(s):
// \mem1|mem_reg~5786_combout  = (\mem1|mem_reg~5591_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5591_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5786_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5786 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N17
dffeas \mem1|mem_reg~2504 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2504 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2504 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~2520feeder (
// Equation(s):
// \mem1|mem_reg~2520feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2520feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2520feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2520feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~5718 (
// Equation(s):
// \mem1|mem_reg~5718_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5591_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5703_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5718_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5718 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \mem1|mem_reg~2520 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2520feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2520 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~5918 (
// Equation(s):
// \mem1|mem_reg~5918_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~2520_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~2504_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~2504_q ),
	.datac(\mem1|mem_reg~2520_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5918_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5918 .lut_mask = 16'hAF11;
defparam \mem1|mem_reg~5918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~5919 (
// Equation(s):
// \mem1|mem_reg~5919_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5918_combout  & (!\mem1|mem_reg~2552_q )) # (!\mem1|mem_reg~5918_combout  & ((!\mem1|mem_reg~2536_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5918_combout ))))

	.dataa(\mem1|mem_reg~2552_q ),
	.datab(\mem1|mem_reg~2536_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5918_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5919_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5919 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~5921 (
// Equation(s):
// \mem1|mem_reg~5921_combout  = (\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~5919_combout ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~5920_combout )))) # (!\addr[3]~10_combout  & (((\addr[2]~12_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~5920_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~5919_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5921_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5921 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~5921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~5922 (
// Equation(s):
// \mem1|mem_reg~5922_combout  = (\addr[3]~10_combout  & (((!\addr[5]~6_combout  & \mem1|mem_reg~5921_combout )))) # (!\addr[3]~10_combout  & (\mem1|mem_reg~5917_combout  & (\addr[5]~6_combout  & !\mem1|mem_reg~5921_combout )))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~5917_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5921_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5922_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5922 .lut_mask = 16'h0A40;
defparam \mem1|mem_reg~5922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~5938 (
// Equation(s):
// \mem1|mem_reg~5938_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout  & \mem1|mem_reg~5922_combout )))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~5937_combout ))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5937_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~5922_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5938_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5938 .lut_mask = 16'hE444;
defparam \mem1|mem_reg~5938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~5939 (
// Equation(s):
// \mem1|mem_reg~5939_combout  = (\addr[6]~8_combout  & (\addr[7]~1_combout  & (\mem1|mem_reg~5915_combout ))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5938_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5915_combout ),
	.datad(\mem1|mem_reg~5938_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5939_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5939 .lut_mask = 16'hD580;
defparam \mem1|mem_reg~5939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N19
dffeas \IR|out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5939_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[8] .is_wysiwyg = "true";
defparam \IR|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneive_lcell_comb \RF_a1[0]~1 (
// Equation(s):
// \RF_a1[0]~1_combout  = (\contr|state.S41~q  & (((\IR|out [0])))) # (!\contr|state.S41~q  & (\IR|out [8] & ((!\contr|state.S34~q ))))

	.dataa(\contr|state.S41~q ),
	.datab(\IR|out [8]),
	.datac(\IR|out [0]),
	.datad(\contr|state.S34~q ),
	.cin(gnd),
	.combout(\RF_a1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF_a1[0]~1 .lut_mask = 16'hA0E4;
defparam \RF_a1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \contr|next_state.S51~1 (
// Equation(s):
// \contr|next_state.S51~1_combout  = (\ac1|Equal18~14_combout  & (!\IR|out [11] & \contr|next_state.S51~0_combout ))

	.dataa(gnd),
	.datab(\ac1|Equal18~14_combout ),
	.datac(\IR|out [11]),
	.datad(\contr|next_state.S51~0_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S51~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S51~1 .lut_mask = 16'h0C00;
defparam \contr|next_state.S51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \contr|state.S51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S51~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S51~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S51 .is_wysiwyg = "true";
defparam \contr|state.S51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneive_lcell_comb \contr|RFsrcd2[1]~0 (
// Equation(s):
// \contr|RFsrcd2[1]~0_combout  = (!\contr|state.S25bar~q  & !\contr|state.S51~q )

	.dataa(gnd),
	.datab(\contr|state.S25bar~q ),
	.datac(gnd),
	.datad(\contr|state.S51~q ),
	.cin(gnd),
	.combout(\contr|RFsrcd2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|RFsrcd2[1]~0 .lut_mask = 16'h0033;
defparam \contr|RFsrcd2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \Accin[0]~0 (
// Equation(s):
// \Accin[0]~0_combout  = (\contr|Accsrc [1] & ((\pc[0]~6_combout ) # ((!\contr|WideOr25~0_combout )))) # (!\contr|Accsrc [1] & (((\alu1|Mux7~1_combout  & \contr|WideOr25~0_combout ))))

	.dataa(\pc[0]~6_combout ),
	.datab(\contr|Accsrc [1]),
	.datac(\alu1|Mux7~1_combout ),
	.datad(\contr|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\Accin[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[0]~0 .lut_mask = 16'hB8CC;
defparam \Accin[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \Accin[0]~1 (
// Equation(s):
// \Accin[0]~1_combout  = (\contr|WideOr25~0_combout  & (((\Accin[0]~0_combout )))) # (!\contr|WideOr25~0_combout  & ((\Accin[0]~0_combout  & (\IR|out [0])) # (!\Accin[0]~0_combout  & ((\mem1|mem_reg~4269_combout )))))

	.dataa(\IR|out [0]),
	.datab(\contr|WideOr25~0_combout ),
	.datac(\Accin[0]~0_combout ),
	.datad(\mem1|mem_reg~4269_combout ),
	.cin(gnd),
	.combout(\Accin[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[0]~1 .lut_mask = 16'hE3E0;
defparam \Accin[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \Acc|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Accin[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|Selector31~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|out[0] .is_wysiwyg = "true";
defparam \Acc|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N21
dffeas \pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc[0]~6_combout ),
	.asdata(\alu1|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\contr|state.S34~q ),
	.ena(\contr|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[0] .is_wysiwyg = "true";
defparam \pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \contr|next_state.S39~1 (
// Equation(s):
// \contr|next_state.S39~1_combout  = (\contr|next_state.S39~0_combout  & (\IR|out [11] & \ac1|Equal18~5_combout ))

	.dataa(\contr|next_state.S39~0_combout ),
	.datab(gnd),
	.datac(\IR|out [11]),
	.datad(\ac1|Equal18~5_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S39~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S39~1 .lut_mask = 16'hA000;
defparam \contr|next_state.S39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N31
dffeas \contr|state.S39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S39~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S39~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S39 .is_wysiwyg = "true";
defparam \contr|state.S39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneive_lcell_comb \contr|WideOr19~0 (
// Equation(s):
// \contr|WideOr19~0_combout  = (!\contr|state.S51~q  & !\contr|state.S39~q )

	.dataa(gnd),
	.datab(\contr|state.S51~q ),
	.datac(\contr|state.S39~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\contr|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|WideOr19~0 .lut_mask = 16'h0303;
defparam \contr|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneive_lcell_comb \RF_d2[0]~0 (
// Equation(s):
// \RF_d2[0]~0_combout  = (\contr|WideOr19~0_combout  & (((\contr|RFsrcd2[1]~0_combout  & \T1|out [0])))) # (!\contr|WideOr19~0_combout  & ((\IR|out [0]) # ((!\contr|RFsrcd2[1]~0_combout ))))

	.dataa(\IR|out [0]),
	.datab(\contr|WideOr19~0_combout ),
	.datac(\contr|RFsrcd2[1]~0_combout ),
	.datad(\T1|out [0]),
	.cin(gnd),
	.combout(\RF_d2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[0]~0 .lut_mask = 16'hE323;
defparam \RF_d2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneive_lcell_comb \RF_d2[0]~1 (
// Equation(s):
// \RF_d2[0]~1_combout  = (\contr|RFsrcd2[1]~0_combout  & (((\RF_d2[0]~0_combout )))) # (!\contr|RFsrcd2[1]~0_combout  & ((\RF_d2[0]~0_combout  & (\Acc|out [0])) # (!\RF_d2[0]~0_combout  & ((pc[0])))))

	.dataa(\contr|RFsrcd2[1]~0_combout ),
	.datab(\Acc|out [0]),
	.datac(pc[0]),
	.datad(\RF_d2[0]~0_combout ),
	.cin(gnd),
	.combout(\RF_d2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[0]~1 .lut_mask = 16'hEE50;
defparam \RF_d2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneive_lcell_comb \rf1_1|reg_file~56feeder (
// Equation(s):
// \rf1_1|reg_file~56feeder_combout  = \RF_d2[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF_d2[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~56feeder .lut_mask = 16'hFF00;
defparam \rf1_1|reg_file~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \contr|next_state.S37~0 (
// Equation(s):
// \contr|next_state.S37~0_combout  = (\IR|out [11] & (\contr|next_state.S39~0_combout  & \ac1|Equal18~10_combout ))

	.dataa(gnd),
	.datab(\IR|out [11]),
	.datac(\contr|next_state.S39~0_combout ),
	.datad(\ac1|Equal18~10_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S37~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S37~0 .lut_mask = 16'hC000;
defparam \contr|next_state.S37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \contr|state.S37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S37~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S37 .is_wysiwyg = "true";
defparam \contr|state.S37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \alu_b[2]~10 (
// Equation(s):
// \alu_b[2]~10_combout  = (\contr|state.S30~q ) # ((\T1|out [2] & (\contr|state.S3~q  & \Equal22~0_combout )))

	.dataa(\T1|out [2]),
	.datab(\contr|state.S30~q ),
	.datac(\contr|state.S3~q ),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[2]~10 .lut_mask = 16'hECCC;
defparam \alu_b[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneive_lcell_comb \alu_b[2]~11 (
// Equation(s):
// \alu_b[2]~11_combout  = (\alu_b[2]~10_combout ) # ((!\contr|state.S30~q  & (\IR|out [2] & !\Equal22~0_combout )))

	.dataa(\contr|state.S30~q ),
	.datab(\alu_b[2]~10_combout ),
	.datac(\IR|out [2]),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[2]~11 .lut_mask = 16'hCCDC;
defparam \alu_b[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N19
dffeas \pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc[2]~2_combout ),
	.asdata(\alu1|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\contr|state.S34~q ),
	.ena(\contr|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[2] .is_wysiwyg = "true";
defparam \pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \alu_a[2]~10 (
// Equation(s):
// \alu_a[2]~10_combout  = (!\contr|WideOr29~combout  & ((\contr|WideOr27~combout  & ((\T1|out [2]))) # (!\contr|WideOr27~combout  & (pc[2]))))

	.dataa(pc[2]),
	.datab(\contr|WideOr29~combout ),
	.datac(\contr|WideOr27~combout ),
	.datad(\T1|out [2]),
	.cin(gnd),
	.combout(\alu_a[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[2]~10 .lut_mask = 16'h3202;
defparam \alu_a[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \alu_a[2]~11 (
// Equation(s):
// \alu_a[2]~11_combout  = (\alu_a[2]~10_combout ) # ((\contr|WideOr29~combout  & (\contr|WideOr27~combout  & \Acc|out [2])))

	.dataa(\alu_a[2]~10_combout ),
	.datab(\contr|WideOr29~combout ),
	.datac(\contr|WideOr27~combout ),
	.datad(\Acc|out [2]),
	.cin(gnd),
	.combout(\alu_a[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[2]~11 .lut_mask = 16'hEAAA;
defparam \alu_a[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \alu1|Mux5~0 (
// Equation(s):
// \alu1|Mux5~0_combout  = (\ac1|op[2]~5_combout  & (((\alu_b[2]~11_combout  & \alu_a[2]~11_combout )) # (!\ac1|op[1]~7_combout ))) # (!\ac1|op[2]~5_combout  & ((\alu_b[2]~11_combout  & ((\ac1|op[1]~7_combout ) # (!\alu_a[2]~11_combout ))) # 
// (!\alu_b[2]~11_combout  & (\alu_a[2]~11_combout ))))

	.dataa(\alu_b[2]~11_combout ),
	.datab(\alu_a[2]~11_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\ac1|op[1]~7_combout ),
	.cin(gnd),
	.combout(\alu1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux5~0 .lut_mask = 16'h8EF6;
defparam \alu1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \alu1|Add0~5 (
// Equation(s):
// \alu1|Add0~5_combout  = \alu_b[2]~11_combout  $ ((((!\ac1|op[2]~5_combout  & !\ac1|op[0]~6_combout )) # (!\ac1|op[0]~8_combout )))

	.dataa(\alu_b[2]~11_combout ),
	.datab(\ac1|op[0]~8_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\ac1|op[0]~6_combout ),
	.cin(gnd),
	.combout(\alu1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~5 .lut_mask = 16'h9995;
defparam \alu1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \T1|out[1]~0 (
// Equation(s):
// \T1|out[1]~0_combout  = (\contr|state.S10~q  & ((\mem1|mem_reg~4439_combout ))) # (!\contr|state.S10~q  & (\pc[1]~0_combout ))

	.dataa(\contr|state.S10~q ),
	.datab(\pc[1]~0_combout ),
	.datac(gnd),
	.datad(\mem1|mem_reg~4439_combout ),
	.cin(gnd),
	.combout(\T1|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \T1|out[1]~0 .lut_mask = 16'hEE44;
defparam \T1|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneive_lcell_comb \alu_b[1]~12 (
// Equation(s):
// \alu_b[1]~12_combout  = (\contr|state.S30~q ) # ((\T1|out [1] & (\contr|state.S3~q  & \Equal22~0_combout )))

	.dataa(\T1|out [1]),
	.datab(\contr|state.S30~q ),
	.datac(\contr|state.S3~q ),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[1]~12 .lut_mask = 16'hECCC;
defparam \alu_b[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \alu_b[1]~13 (
// Equation(s):
// \alu_b[1]~13_combout  = (\alu_b[1]~12_combout ) # ((\IR|out [1] & (!\contr|state.S30~q  & !\Equal22~0_combout )))

	.dataa(\alu_b[1]~12_combout ),
	.datab(\IR|out [1]),
	.datac(\contr|state.S30~q ),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[1]~13 .lut_mask = 16'hAAAE;
defparam \alu_b[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \alu1|Add0~6 (
// Equation(s):
// \alu1|Add0~6_combout  = \alu_b[1]~13_combout  $ ((((!\ac1|op[0]~6_combout  & !\ac1|op[2]~5_combout )) # (!\ac1|op[0]~8_combout )))

	.dataa(\alu_b[1]~13_combout ),
	.datab(\ac1|op[0]~6_combout ),
	.datac(\ac1|op[0]~8_combout ),
	.datad(\ac1|op[2]~5_combout ),
	.cin(gnd),
	.combout(\alu1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~6 .lut_mask = 16'hA595;
defparam \alu1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
cycloneive_lcell_comb \alu_a[0]~14 (
// Equation(s):
// \alu_a[0]~14_combout  = (\contr|WideOr29~combout  & (((\contr|WideOr27~combout )))) # (!\contr|WideOr29~combout  & ((\contr|WideOr27~combout  & (\T1|out [0])) # (!\contr|WideOr27~combout  & ((pc[0])))))

	.dataa(\T1|out [0]),
	.datab(\contr|WideOr29~combout ),
	.datac(\contr|WideOr27~combout ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\alu_a[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[0]~14 .lut_mask = 16'hE3E0;
defparam \alu_a[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cycloneive_lcell_comb \alu_a[0]~15 (
// Equation(s):
// \alu_a[0]~15_combout  = (\contr|WideOr29~combout  & ((\alu_a[0]~14_combout  & (\Acc|out [0])) # (!\alu_a[0]~14_combout  & ((\cy2|out~q ))))) # (!\contr|WideOr29~combout  & (((\alu_a[0]~14_combout ))))

	.dataa(\Acc|out [0]),
	.datab(\cy2|out~q ),
	.datac(\contr|WideOr29~combout ),
	.datad(\alu_a[0]~14_combout ),
	.cin(gnd),
	.combout(\alu_a[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[0]~15 .lut_mask = 16'hAFC0;
defparam \alu_a[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneive_lcell_comb \cin~1 (
// Equation(s):
// \cin~1_combout  = (!\IR|out [11] & ((\IR|out [12] & (!\IR|out [14] & \IR|out [13])) # (!\IR|out [12] & (\IR|out [14] & !\IR|out [13]))))

	.dataa(\IR|out [11]),
	.datab(\IR|out [12]),
	.datac(\IR|out [14]),
	.datad(\IR|out [13]),
	.cin(gnd),
	.combout(\cin~1_combout ),
	.cout());
// synopsys translate_off
defparam \cin~1 .lut_mask = 16'h0410;
defparam \cin~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneive_lcell_comb \cin~2 (
// Equation(s):
// \cin~2_combout  = (\cin~1_combout  & (\contr|state.S13~q  & !\IR|out [15]))

	.dataa(\cin~1_combout ),
	.datab(gnd),
	.datac(\contr|state.S13~q ),
	.datad(\IR|out [15]),
	.cin(gnd),
	.combout(\cin~2_combout ),
	.cout());
// synopsys translate_off
defparam \cin~2 .lut_mask = 16'h00A0;
defparam \cin~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \cin~0 (
// Equation(s):
// \cin~0_combout  = (\contr|state.S3~q  & (!\IR|out [6] & (\IR|out [3] & !\IR|out [5])))

	.dataa(\contr|state.S3~q ),
	.datab(\IR|out [6]),
	.datac(\IR|out [3]),
	.datad(\IR|out [5]),
	.cin(gnd),
	.combout(\cin~0_combout ),
	.cout());
// synopsys translate_off
defparam \cin~0 .lut_mask = 16'h0020;
defparam \cin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneive_lcell_comb \cin~3 (
// Equation(s):
// \cin~3_combout  = (\cy2|out~q  & ((\cin~2_combout ) # ((\cin~0_combout  & \cy2|out~0_combout ))))

	.dataa(\cin~2_combout ),
	.datab(\cin~0_combout ),
	.datac(\cy2|out~q ),
	.datad(\cy2|out~0_combout ),
	.cin(gnd),
	.combout(\cin~3_combout ),
	.cout());
// synopsys translate_off
defparam \cin~3 .lut_mask = 16'hE0A0;
defparam \cin~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \ac1|always0~0 (
// Equation(s):
// \ac1|always0~0_combout  = (\IR|out [5] & (!\IR|out [3] & \IR|out [4]))

	.dataa(\IR|out [5]),
	.datab(gnd),
	.datac(\IR|out [3]),
	.datad(\IR|out [4]),
	.cin(gnd),
	.combout(\ac1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~0 .lut_mask = 16'h0A00;
defparam \ac1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \ac1|always0~1 (
// Equation(s):
// \ac1|always0~1_combout  = (!\IR|out [7] & (!\IR|out [6] & (\contr|Accwrite~0_combout  & \ac1|always0~0_combout )))

	.dataa(\IR|out [7]),
	.datab(\IR|out [6]),
	.datac(\contr|Accwrite~0_combout ),
	.datad(\ac1|always0~0_combout ),
	.cin(gnd),
	.combout(\ac1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~1 .lut_mask = 16'h1000;
defparam \ac1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \ac1|Equal18~0 (
// Equation(s):
// \ac1|Equal18~0_combout  = (!\IR|out [15] & (\IR|out [14] & (!\IR|out [13] & !\IR|out [12])))

	.dataa(\IR|out [15]),
	.datab(\IR|out [14]),
	.datac(\IR|out [13]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\ac1|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~0 .lut_mask = 16'h0004;
defparam \ac1|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \ac1|op[0]~12 (
// Equation(s):
// \ac1|op[0]~12_combout  = (!\ac1|always0~1_combout  & ((!\ac1|Equal18~0_combout ) # (!\IR|out [11])))

	.dataa(gnd),
	.datab(\IR|out [11]),
	.datac(\ac1|always0~1_combout ),
	.datad(\ac1|Equal18~0_combout ),
	.cin(gnd),
	.combout(\ac1|op[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[0]~12 .lut_mask = 16'h030F;
defparam \ac1|op[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \ac1|op[0]~9 (
// Equation(s):
// \ac1|op[0]~9_combout  = (\ac1|always0~10_combout ) # ((\ac1|always0~12_combout ) # ((\ac1|Equal18~7_combout  & !\IR|out [11])))

	.dataa(\ac1|Equal18~7_combout ),
	.datab(\ac1|always0~10_combout ),
	.datac(\IR|out [11]),
	.datad(\ac1|always0~12_combout ),
	.cin(gnd),
	.combout(\ac1|op[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[0]~9 .lut_mask = 16'hFFCE;
defparam \ac1|op[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneive_lcell_comb \ac1|op[0]~10 (
// Equation(s):
// \ac1|op[0]~10_combout  = (\ac1|op[0]~4_combout  & (((\ac1|op[0]~12_combout  & \ac1|op[0]~9_combout )) # (!\ac1|always0~5_combout )))

	.dataa(\ac1|always0~5_combout ),
	.datab(\ac1|op[0]~4_combout ),
	.datac(\ac1|op[0]~12_combout ),
	.datad(\ac1|op[0]~9_combout ),
	.cin(gnd),
	.combout(\ac1|op[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[0]~10 .lut_mask = 16'hC444;
defparam \ac1|op[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \alu1|Add0~9 (
// Equation(s):
// \alu1|Add0~9_cout  = CARRY(\cin~3_combout  $ (\ac1|op[0]~10_combout ))

	.dataa(\cin~3_combout ),
	.datab(\ac1|op[0]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu1|Add0~9_cout ));
// synopsys translate_off
defparam \alu1|Add0~9 .lut_mask = 16'h0066;
defparam \alu1|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \alu1|Add0~10 (
// Equation(s):
// \alu1|Add0~10_combout  = (\alu1|Add0~7_combout  & ((\alu_a[0]~15_combout  & (\alu1|Add0~9_cout  & VCC)) # (!\alu_a[0]~15_combout  & (!\alu1|Add0~9_cout )))) # (!\alu1|Add0~7_combout  & ((\alu_a[0]~15_combout  & (!\alu1|Add0~9_cout )) # 
// (!\alu_a[0]~15_combout  & ((\alu1|Add0~9_cout ) # (GND)))))
// \alu1|Add0~11  = CARRY((\alu1|Add0~7_combout  & (!\alu_a[0]~15_combout  & !\alu1|Add0~9_cout )) # (!\alu1|Add0~7_combout  & ((!\alu1|Add0~9_cout ) # (!\alu_a[0]~15_combout ))))

	.dataa(\alu1|Add0~7_combout ),
	.datab(\alu_a[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu1|Add0~9_cout ),
	.combout(\alu1|Add0~10_combout ),
	.cout(\alu1|Add0~11 ));
// synopsys translate_off
defparam \alu1|Add0~10 .lut_mask = 16'h9617;
defparam \alu1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \alu1|Add0~12 (
// Equation(s):
// \alu1|Add0~12_combout  = ((\alu_a[1]~13_combout  $ (\alu1|Add0~6_combout  $ (!\alu1|Add0~11 )))) # (GND)
// \alu1|Add0~13  = CARRY((\alu_a[1]~13_combout  & ((\alu1|Add0~6_combout ) # (!\alu1|Add0~11 ))) # (!\alu_a[1]~13_combout  & (\alu1|Add0~6_combout  & !\alu1|Add0~11 )))

	.dataa(\alu_a[1]~13_combout ),
	.datab(\alu1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu1|Add0~11 ),
	.combout(\alu1|Add0~12_combout ),
	.cout(\alu1|Add0~13 ));
// synopsys translate_off
defparam \alu1|Add0~12 .lut_mask = 16'h698E;
defparam \alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \alu1|Mux6~0 (
// Equation(s):
// \alu1|Mux6~0_combout  = (\ac1|op[2]~5_combout  & (((\alu_b[1]~13_combout  & \alu_a[1]~13_combout )) # (!\ac1|op[1]~7_combout ))) # (!\ac1|op[2]~5_combout  & ((\alu_b[1]~13_combout  & ((\ac1|op[1]~7_combout ) # (!\alu_a[1]~13_combout ))) # 
// (!\alu_b[1]~13_combout  & (\alu_a[1]~13_combout ))))

	.dataa(\ac1|op[2]~5_combout ),
	.datab(\alu_b[1]~13_combout ),
	.datac(\alu_a[1]~13_combout ),
	.datad(\ac1|op[1]~7_combout ),
	.cin(gnd),
	.combout(\alu1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux6~0 .lut_mask = 16'hD4BE;
defparam \alu1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \alu1|Mux6~1 (
// Equation(s):
// \alu1|Mux6~1_combout  = (\alu1|Mux6~0_combout  & (((\alu1|Add0~12_combout ) # (\ac1|op[1]~7_combout )) # (!\ac1|op[2]~5_combout )))

	.dataa(\ac1|op[2]~5_combout ),
	.datab(\alu1|Add0~12_combout ),
	.datac(\alu1|Mux6~0_combout ),
	.datad(\ac1|op[1]~7_combout ),
	.cin(gnd),
	.combout(\alu1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux6~1 .lut_mask = 16'hF0D0;
defparam \alu1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \T1|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T1|out[1]~0_combout ),
	.asdata(\alu1|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\contr|state.S6~q ),
	.ena(\contr|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \T1|out[1] .is_wysiwyg = "true";
defparam \T1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneive_lcell_comb \dataw[1]~2 (
// Equation(s):
// \dataw[1]~2_combout  = (!\contr|state.S22~q  & ((\contr|state.S50~q  & (\IR|out [1])) # (!\contr|state.S50~q  & ((\Acc|out [1])))))

	.dataa(\IR|out [1]),
	.datab(\contr|state.S22~q ),
	.datac(\contr|state.S50~q ),
	.datad(\Acc|out [1]),
	.cin(gnd),
	.combout(\dataw[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[1]~2 .lut_mask = 16'h2320;
defparam \dataw[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneive_lcell_comb \dataw[1]~3 (
// Equation(s):
// \dataw[1]~3_combout  = (\dataw[1]~2_combout ) # ((\T1|out [1] & \contr|state.S22~q ))

	.dataa(\T1|out [1]),
	.datab(gnd),
	.datac(\contr|state.S22~q ),
	.datad(\dataw[1]~2_combout ),
	.cin(gnd),
	.combout(\dataw[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[1]~3 .lut_mask = 16'hFFA0;
defparam \dataw[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \mem1|mem_reg~3681 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3681 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3681 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \mem1|mem_reg~2657 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2657 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~3169feeder (
// Equation(s):
// \mem1|mem_reg~3169feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3169feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~5603 (
// Equation(s):
// \mem1|mem_reg~5603_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5579_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5601_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5579_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5603_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5603 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N11
dffeas \mem1|mem_reg~3169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3169 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~5587 (
// Equation(s):
// \mem1|mem_reg~5587_combout  = (\addr[7]~1_combout  & (!\addr[4]~4_combout  & (!\addr[6]~8_combout  & !\addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5587_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5587 .lut_mask = 16'h0002;
defparam \mem1|mem_reg~5587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~5604 (
// Equation(s):
// \mem1|mem_reg~5604_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5601_combout ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5604_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5604 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N29
dffeas \mem1|mem_reg~2145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2145 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~4270 (
// Equation(s):
// \mem1|mem_reg~4270_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~3169_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~2145_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~3169_q ),
	.datac(\mem1|mem_reg~2145_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4270_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4270 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~4271 (
// Equation(s):
// \mem1|mem_reg~4271_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4270_combout  & (\mem1|mem_reg~3681_q )) # (!\mem1|mem_reg~4270_combout  & ((\mem1|mem_reg~2657_q ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4270_combout ))))

	.dataa(\mem1|mem_reg~3681_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~2657_q ),
	.datad(\mem1|mem_reg~4270_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4271_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4271 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N18
cycloneive_lcell_comb \mem1|mem_reg~3937feeder (
// Equation(s):
// \mem1|mem_reg~3937feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3937feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3937feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3937feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~5599 (
// Equation(s):
// \mem1|mem_reg~5599_combout  = (\addr[4]~4_combout  & (\addr[7]~1_combout  & (\addr[5]~6_combout  & \addr[6]~8_combout )))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5599_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5599 .lut_mask = 16'h8000;
defparam \mem1|mem_reg~5599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~5617 (
// Equation(s):
// \mem1|mem_reg~5617_combout  = (\mem1|mem_reg~5599_combout  & (\mem1|mem_reg~5601_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5599_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5601_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5617_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5617 .lut_mask = 16'h80A0;
defparam \mem1|mem_reg~5617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N19
dffeas \mem1|mem_reg~3937 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3937 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3937 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N19
dffeas \mem1|mem_reg~3425 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3425 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~5616 (
// Equation(s):
// \mem1|mem_reg~5616_combout  = (\mem1|mem_reg~5591_combout  & (\mem1|mem_reg~5601_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5591_combout ),
	.datac(\mem1|mem_reg~5601_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5616_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5616 .lut_mask = 16'h80C0;
defparam \mem1|mem_reg~5616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N29
dffeas \mem1|mem_reg~2401 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2401 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~2913feeder (
// Equation(s):
// \mem1|mem_reg~2913feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2913feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2913feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2913feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~5615 (
// Equation(s):
// \mem1|mem_reg~5615_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5575_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5601_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5575_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5615_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5615 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \mem1|mem_reg~2913 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2913feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2913 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2913 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~4277 (
// Equation(s):
// \mem1|mem_reg~4277_combout  = (\addr[5]~6_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~2913_q )))) # (!\addr[5]~6_combout  & (!\addr[6]~8_combout  & (\mem1|mem_reg~2401_q )))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~2401_q ),
	.datad(\mem1|mem_reg~2913_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4277_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4277 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~4278 (
// Equation(s):
// \mem1|mem_reg~4278_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4277_combout  & (\mem1|mem_reg~3937_q )) # (!\mem1|mem_reg~4277_combout  & ((\mem1|mem_reg~3425_q ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4277_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~3937_q ),
	.datac(\mem1|mem_reg~3425_q ),
	.datad(\mem1|mem_reg~4277_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4278_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4278 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~609feeder (
// Equation(s):
// \mem1|mem_reg~609feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~609feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~609feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~609feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \mem1|mem_reg~5573 (
// Equation(s):
// \mem1|mem_reg~5573_combout  = (!\addr[7]~1_combout  & (!\addr[4]~4_combout  & (!\addr[6]~8_combout  & \addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5573_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5573 .lut_mask = 16'h0100;
defparam \mem1|mem_reg~5573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~5610 (
// Equation(s):
// \mem1|mem_reg~5610_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5601_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5610_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5610 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N29
dffeas \mem1|mem_reg~609 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~609 .is_wysiwyg = "true";
defparam \mem1|mem_reg~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~5597 (
// Equation(s):
// \mem1|mem_reg~5597_combout  = (\addr[5]~6_combout  & (!\addr[4]~4_combout  & (\addr[6]~8_combout  & !\addr[7]~1_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5597_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5597 .lut_mask = 16'h0020;
defparam \mem1|mem_reg~5597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~5613 (
// Equation(s):
// \mem1|mem_reg~5613_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5597_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5601_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5597_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5613_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5613 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N23
dffeas \mem1|mem_reg~1633 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1633 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~1121feeder (
// Equation(s):
// \mem1|mem_reg~1121feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1121feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1121feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1121feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \mem1|mem_reg~5581 (
// Equation(s):
// \mem1|mem_reg~5581_combout  = (!\addr[7]~1_combout  & (!\addr[4]~4_combout  & (\addr[6]~8_combout  & !\addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5581_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5581 .lut_mask = 16'h0010;
defparam \mem1|mem_reg~5581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~5611 (
// Equation(s):
// \mem1|mem_reg~5611_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5581_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5601_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5581_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5611_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5611 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N11
dffeas \mem1|mem_reg~1121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1121 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~5612 (
// Equation(s):
// \mem1|mem_reg~5612_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5601_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5589_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5601_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5612_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5612 .lut_mask = 16'h80A0;
defparam \mem1|mem_reg~5612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N13
dffeas \mem1|mem_reg~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~97 .is_wysiwyg = "true";
defparam \mem1|mem_reg~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneive_lcell_comb \mem1|mem_reg~4274 (
// Equation(s):
// \mem1|mem_reg~4274_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1121_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~97_q  & !\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~1121_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~97_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4274_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4274 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneive_lcell_comb \mem1|mem_reg~4275 (
// Equation(s):
// \mem1|mem_reg~4275_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4274_combout  & ((\mem1|mem_reg~1633_q ))) # (!\mem1|mem_reg~4274_combout  & (\mem1|mem_reg~609_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4274_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~609_q ),
	.datac(\mem1|mem_reg~1633_q ),
	.datad(\mem1|mem_reg~4274_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4275_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4275 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~5577 (
// Equation(s):
// \mem1|mem_reg~5577_combout  = (!\addr[7]~1_combout  & (\addr[4]~4_combout  & (\addr[6]~8_combout  & !\addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5577_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5577 .lut_mask = 16'h0040;
defparam \mem1|mem_reg~5577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~5606 (
// Equation(s):
// \mem1|mem_reg~5606_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5577_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5601_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5577_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5606_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5606 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N21
dffeas \mem1|mem_reg~1377 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1377 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~5595 (
// Equation(s):
// \mem1|mem_reg~5595_combout  = (\addr[5]~6_combout  & (\addr[4]~4_combout  & (\addr[6]~8_combout  & !\addr[7]~1_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5595_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5595 .lut_mask = 16'h0080;
defparam \mem1|mem_reg~5595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~5609 (
// Equation(s):
// \mem1|mem_reg~5609_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5601_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5595_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5609_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5609 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N23
dffeas \mem1|mem_reg~1889 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1889 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~865feeder (
// Equation(s):
// \mem1|mem_reg~865feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~865feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \mem1|mem_reg~5571 (
// Equation(s):
// \mem1|mem_reg~5571_combout  = (!\addr[6]~8_combout  & (\addr[4]~4_combout  & (\addr[5]~6_combout  & !\addr[7]~1_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5571_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5571 .lut_mask = 16'h0040;
defparam \mem1|mem_reg~5571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneive_lcell_comb \mem1|mem_reg~5607 (
// Equation(s):
// \mem1|mem_reg~5607_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5601_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5601_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5607_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5607 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N3
dffeas \mem1|mem_reg~865 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~865 .is_wysiwyg = "true";
defparam \mem1|mem_reg~865 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~5585 (
// Equation(s):
// \mem1|mem_reg~5585_combout  = (!\addr[7]~1_combout  & (\addr[4]~4_combout  & (!\addr[6]~8_combout  & !\addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5585_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5585 .lut_mask = 16'h0004;
defparam \mem1|mem_reg~5585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N6
cycloneive_lcell_comb \mem1|mem_reg~5608 (
// Equation(s):
// \mem1|mem_reg~5608_combout  = (\mem1|mem_reg~5601_combout  & (\mem1|mem_reg~5585_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5601_combout ),
	.datad(\mem1|mem_reg~5585_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5608_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5608 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N13
dffeas \mem1|mem_reg~353 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~353 .is_wysiwyg = "true";
defparam \mem1|mem_reg~353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N12
cycloneive_lcell_comb \mem1|mem_reg~4272 (
// Equation(s):
// \mem1|mem_reg~4272_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~865_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~353_q )))))

	.dataa(\mem1|mem_reg~865_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~353_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4272_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4272 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N22
cycloneive_lcell_comb \mem1|mem_reg~4273 (
// Equation(s):
// \mem1|mem_reg~4273_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4272_combout  & ((\mem1|mem_reg~1889_q ))) # (!\mem1|mem_reg~4272_combout  & (\mem1|mem_reg~1377_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4272_combout ))))

	.dataa(\mem1|mem_reg~1377_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~1889_q ),
	.datad(\mem1|mem_reg~4272_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4273_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4273 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~4276 (
// Equation(s):
// \mem1|mem_reg~4276_combout  = (\addr[4]~4_combout  & (((\mem1|mem_reg~4273_combout ) # (\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4275_combout  & ((!\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~4275_combout ),
	.datab(\mem1|mem_reg~4273_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4276_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4276 .lut_mask = 16'hF0CA;
defparam \mem1|mem_reg~4276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cycloneive_lcell_comb \mem1|mem_reg~4279 (
// Equation(s):
// \mem1|mem_reg~4279_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4276_combout  & ((\mem1|mem_reg~4278_combout ))) # (!\mem1|mem_reg~4276_combout  & (\mem1|mem_reg~4271_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4276_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4271_combout ),
	.datac(\mem1|mem_reg~4278_combout ),
	.datad(\mem1|mem_reg~4276_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4279_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4279 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~2977feeder (
// Equation(s):
// \mem1|mem_reg~2977feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2977feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2977feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2977feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~5576 (
// Equation(s):
// \mem1|mem_reg~5576_combout  = (\mem1|mem_reg~5568_combout  & (\mem1|mem_reg~5575_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5568_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5575_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5576_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5576 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \mem1|mem_reg~2977 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2977feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2977 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2977 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N5
dffeas \mem1|mem_reg~2721 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2721 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~929feeder (
// Equation(s):
// \mem1|mem_reg~929feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~929feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~929feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~929feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~5572 (
// Equation(s):
// \mem1|mem_reg~5572_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5568_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5568_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5572_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5572 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N27
dffeas \mem1|mem_reg~929 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~929 .is_wysiwyg = "true";
defparam \mem1|mem_reg~929 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~5574 (
// Equation(s):
// \mem1|mem_reg~5574_combout  = (\mem1|mem_reg~5568_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5568_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5574_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5574 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \mem1|mem_reg~673 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~673 .is_wysiwyg = "true";
defparam \mem1|mem_reg~673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~4280 (
// Equation(s):
// \mem1|mem_reg~4280_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~929_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~673_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~929_q ),
	.datac(\mem1|mem_reg~673_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4280_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4280 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~4281 (
// Equation(s):
// \mem1|mem_reg~4281_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4280_combout  & (\mem1|mem_reg~2977_q )) # (!\mem1|mem_reg~4280_combout  & ((\mem1|mem_reg~2721_q ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4280_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2977_q ),
	.datac(\mem1|mem_reg~2721_q ),
	.datad(\mem1|mem_reg~4280_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4281_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4281 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~3745feeder (
// Equation(s):
// \mem1|mem_reg~3745feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3745feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3745feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3745feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~5594 (
// Equation(s):
// \mem1|mem_reg~5594_combout  = (\mem1|mem_reg~5593_combout  & (\mem1|mem_reg~5568_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5593_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5568_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5594_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5594 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N27
dffeas \mem1|mem_reg~3745 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3745 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3745 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~5600 (
// Equation(s):
// \mem1|mem_reg~5600_combout  = (\mem1|mem_reg~5599_combout  & (\mem1|mem_reg~5568_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5599_combout ),
	.datad(\mem1|mem_reg~5568_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5600_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5600 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N15
dffeas \mem1|mem_reg~4001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4001 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~1953feeder (
// Equation(s):
// \mem1|mem_reg~1953feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1953feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1953feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1953feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~5596 (
// Equation(s):
// \mem1|mem_reg~5596_combout  = (\mem1|mem_reg~5568_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5568_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5595_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5596_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5596 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N31
dffeas \mem1|mem_reg~1953 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1953 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1953 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~5598 (
// Equation(s):
// \mem1|mem_reg~5598_combout  = (\mem1|mem_reg~5597_combout  & (\mem1|mem_reg~5568_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5597_combout ),
	.datab(\mem1|mem_reg~5568_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5598_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5598 .lut_mask = 16'h8088;
defparam \mem1|mem_reg~5598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N21
dffeas \mem1|mem_reg~1697 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1697 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneive_lcell_comb \mem1|mem_reg~4287 (
// Equation(s):
// \mem1|mem_reg~4287_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~1953_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~1697_q  & !\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~1953_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1697_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4287_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4287 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneive_lcell_comb \mem1|mem_reg~4288 (
// Equation(s):
// \mem1|mem_reg~4288_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4287_combout  & ((\mem1|mem_reg~4001_q ))) # (!\mem1|mem_reg~4287_combout  & (\mem1|mem_reg~3745_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4287_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3745_q ),
	.datac(\mem1|mem_reg~4001_q ),
	.datad(\mem1|mem_reg~4287_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4288_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4288 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~5578 (
// Equation(s):
// \mem1|mem_reg~5578_combout  = (\mem1|mem_reg~5577_combout  & (\mem1|mem_reg~5568_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5577_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5568_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5578_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5578 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \mem1|mem_reg~1441 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1441 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1441 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \mem1|mem_reg~3489 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3489 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~3233feeder (
// Equation(s):
// \mem1|mem_reg~3233feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3233feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~5580 (
// Equation(s):
// \mem1|mem_reg~5580_combout  = (\mem1|mem_reg~5579_combout  & (\mem1|mem_reg~5568_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5579_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5568_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5580_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5580 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N27
dffeas \mem1|mem_reg~3233 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3233 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~5582 (
// Equation(s):
// \mem1|mem_reg~5582_combout  = (\mem1|mem_reg~5568_combout  & (\mem1|mem_reg~5581_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5568_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5581_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5582_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5582 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N29
dffeas \mem1|mem_reg~1185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1185 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~4282 (
// Equation(s):
// \mem1|mem_reg~4282_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~3233_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~1185_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~3233_q ),
	.datac(\mem1|mem_reg~1185_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4282_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4282 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~4283 (
// Equation(s):
// \mem1|mem_reg~4283_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4282_combout  & ((\mem1|mem_reg~3489_q ))) # (!\mem1|mem_reg~4282_combout  & (\mem1|mem_reg~1441_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4282_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1441_q ),
	.datac(\mem1|mem_reg~3489_q ),
	.datad(\mem1|mem_reg~4282_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4283_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4283 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~5586 (
// Equation(s):
// \mem1|mem_reg~5586_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5568_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\mem1|mem_reg~5568_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5586_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5586 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \mem1|mem_reg~417 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~417 .is_wysiwyg = "true";
defparam \mem1|mem_reg~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N15
dffeas \mem1|mem_reg~2465 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2465 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~5588 (
// Equation(s):
// \mem1|mem_reg~5588_combout  = (\mem1|mem_reg~5568_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5568_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5588_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5588 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \mem1|mem_reg~2209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2209 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~5590 (
// Equation(s):
// \mem1|mem_reg~5590_combout  = (\mem1|mem_reg~5568_combout  & (\mem1|mem_reg~5589_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5568_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5589_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5590_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5590 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \mem1|mem_reg~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~161 .is_wysiwyg = "true";
defparam \mem1|mem_reg~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~4284 (
// Equation(s):
// \mem1|mem_reg~4284_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~2209_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~161_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2209_q ),
	.datac(\mem1|mem_reg~161_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4284_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4284 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~4285 (
// Equation(s):
// \mem1|mem_reg~4285_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4284_combout  & ((\mem1|mem_reg~2465_q ))) # (!\mem1|mem_reg~4284_combout  & (\mem1|mem_reg~417_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4284_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~417_q ),
	.datac(\mem1|mem_reg~2465_q ),
	.datad(\mem1|mem_reg~4284_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4285_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4285 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~4286 (
// Equation(s):
// \mem1|mem_reg~4286_combout  = (\addr[6]~8_combout  & ((\addr[5]~6_combout ) # ((\mem1|mem_reg~4283_combout )))) # (!\addr[6]~8_combout  & (!\addr[5]~6_combout  & ((\mem1|mem_reg~4285_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4283_combout ),
	.datad(\mem1|mem_reg~4285_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4286_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4286 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~4289 (
// Equation(s):
// \mem1|mem_reg~4289_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4286_combout  & ((\mem1|mem_reg~4288_combout ))) # (!\mem1|mem_reg~4286_combout  & (\mem1|mem_reg~4281_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4286_combout ))))

	.dataa(\mem1|mem_reg~4281_combout ),
	.datab(\mem1|mem_reg~4288_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4286_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4289_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4289 .lut_mask = 16'hCFA0;
defparam \mem1|mem_reg~4289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cycloneive_lcell_comb \mem1|mem_reg~3617feeder (
// Equation(s):
// \mem1|mem_reg~3617feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3617feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3617feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3617feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N5
dffeas \mem1|mem_reg~3617 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3617 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~5633 (
// Equation(s):
// \mem1|mem_reg~5633_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5597_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5618_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5597_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5633_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5633 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N13
dffeas \mem1|mem_reg~1569 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1569 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~4297 (
// Equation(s):
// \mem1|mem_reg~4297_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~3617_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~1569_q )))))

	.dataa(\mem1|mem_reg~3617_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1569_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4297_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4297 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~5634 (
// Equation(s):
// \mem1|mem_reg~5634_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5599_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5618_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5599_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5634_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5634 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N31
dffeas \mem1|mem_reg~3873 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3873 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N20
cycloneive_lcell_comb \mem1|mem_reg~1825feeder (
// Equation(s):
// \mem1|mem_reg~1825feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1825feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1825feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1825feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N0
cycloneive_lcell_comb \mem1|mem_reg~5631 (
// Equation(s):
// \mem1|mem_reg~5631_combout  = (\mem1|mem_reg~5595_combout  & (\mem1|mem_reg~5618_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5595_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5618_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5631_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5631 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N21
dffeas \mem1|mem_reg~1825 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1825feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1825 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1825 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~4298 (
// Equation(s):
// \mem1|mem_reg~4298_combout  = (\mem1|mem_reg~4297_combout  & (((\mem1|mem_reg~3873_q )) # (!\addr[4]~4_combout ))) # (!\mem1|mem_reg~4297_combout  & (\addr[4]~4_combout  & ((\mem1|mem_reg~1825_q ))))

	.dataa(\mem1|mem_reg~4297_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~3873_q ),
	.datad(\mem1|mem_reg~1825_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4298_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4298 .lut_mask = 16'hE6A2;
defparam \mem1|mem_reg~4298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~801feeder (
// Equation(s):
// \mem1|mem_reg~801feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~801feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~801feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~801feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \mem1|mem_reg~5623 (
// Equation(s):
// \mem1|mem_reg~5623_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5618_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5618_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5623_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5623 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \mem1|mem_reg~801 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~801feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~801 .is_wysiwyg = "true";
defparam \mem1|mem_reg~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N27
dffeas \mem1|mem_reg~2849 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2849 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2849 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~5625 (
// Equation(s):
// \mem1|mem_reg~5625_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5618_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5625_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5625 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \mem1|mem_reg~545 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~545 .is_wysiwyg = "true";
defparam \mem1|mem_reg~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~2593feeder (
// Equation(s):
// \mem1|mem_reg~2593feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2593feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2593feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2593feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \mem1|mem_reg~2593 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2593 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~4292 (
// Equation(s):
// \mem1|mem_reg~4292_combout  = (\addr[7]~1_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~2593_q )))) # (!\addr[7]~1_combout  & (!\addr[4]~4_combout  & (\mem1|mem_reg~545_q )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~545_q ),
	.datad(\mem1|mem_reg~2593_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4292_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4292 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~4293 (
// Equation(s):
// \mem1|mem_reg~4293_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4292_combout  & ((\mem1|mem_reg~2849_q ))) # (!\mem1|mem_reg~4292_combout  & (\mem1|mem_reg~801_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4292_combout ))))

	.dataa(\mem1|mem_reg~801_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~2849_q ),
	.datad(\mem1|mem_reg~4292_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4293_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4293 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~5971 (
// Equation(s):
// \mem1|mem_reg~5971_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5971_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5971 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N3
dffeas \mem1|mem_reg~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5971_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~33 .is_wysiwyg = "true";
defparam \mem1|mem_reg~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N6
cycloneive_lcell_comb \mem1|mem_reg~5628 (
// Equation(s):
// \mem1|mem_reg~5628_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5618_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\mem1|mem_reg~5618_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5628_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5628 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N31
dffeas \mem1|mem_reg~289 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~289 .is_wysiwyg = "true";
defparam \mem1|mem_reg~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cycloneive_lcell_comb \mem1|mem_reg~4294 (
// Equation(s):
// \mem1|mem_reg~4294_combout  = (\addr[4]~4_combout  & (((\mem1|mem_reg~289_q ) # (\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~33_q  & ((!\addr[7]~1_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~33_q ),
	.datac(\mem1|mem_reg~289_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4294_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4294 .lut_mask = 16'hAAB1;
defparam \mem1|mem_reg~4294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cycloneive_lcell_comb \mem1|mem_reg~2081feeder (
// Equation(s):
// \mem1|mem_reg~2081feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2081feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2081feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2081feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~5627 (
// Equation(s):
// \mem1|mem_reg~5627_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5618_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5627_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5627 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N21
dffeas \mem1|mem_reg~2081 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2081feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2081 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2081 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~5630 (
// Equation(s):
// \mem1|mem_reg~5630_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5591_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5618_combout ),
	.datad(\mem1|mem_reg~5591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5630_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5630 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N21
dffeas \mem1|mem_reg~2337 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2337 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneive_lcell_comb \mem1|mem_reg~4295 (
// Equation(s):
// \mem1|mem_reg~4295_combout  = (\mem1|mem_reg~4294_combout  & (((\mem1|mem_reg~2337_q ) # (!\addr[7]~1_combout )))) # (!\mem1|mem_reg~4294_combout  & (\mem1|mem_reg~2081_q  & ((\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~4294_combout ),
	.datab(\mem1|mem_reg~2081_q ),
	.datac(\mem1|mem_reg~2337_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4295_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4295 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneive_lcell_comb \mem1|mem_reg~4296 (
// Equation(s):
// \mem1|mem_reg~4296_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4293_combout ) # ((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & (((!\addr[6]~8_combout  & \mem1|mem_reg~4295_combout ))))

	.dataa(\mem1|mem_reg~4293_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4295_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4296_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4296 .lut_mask = 16'hCBC8;
defparam \mem1|mem_reg~4296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~5620 (
// Equation(s):
// \mem1|mem_reg~5620_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5577_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5618_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5577_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5620_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5620 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N31
dffeas \mem1|mem_reg~1313 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1313 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~5621 (
// Equation(s):
// \mem1|mem_reg~5621_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5581_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5618_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5581_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5621_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5621 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N7
dffeas \mem1|mem_reg~1057 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1057 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1057 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~4290 (
// Equation(s):
// \mem1|mem_reg~4290_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~1313_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~1057_q  & !\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~1313_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1057_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4290_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4290 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \mem1|mem_reg~3361 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3361 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~5619 (
// Equation(s):
// \mem1|mem_reg~5619_combout  = (\mem1|mem_reg~5618_combout  & (\mem1|mem_reg~5579_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5618_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5579_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5619_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5619 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \mem1|mem_reg~3105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3105 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~4291 (
// Equation(s):
// \mem1|mem_reg~4291_combout  = (\mem1|mem_reg~4290_combout  & ((\mem1|mem_reg~3361_q ) # ((!\addr[7]~1_combout )))) # (!\mem1|mem_reg~4290_combout  & (((\mem1|mem_reg~3105_q  & \addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~4290_combout ),
	.datab(\mem1|mem_reg~3361_q ),
	.datac(\mem1|mem_reg~3105_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4291_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4291 .lut_mask = 16'hD8AA;
defparam \mem1|mem_reg~4291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~4299 (
// Equation(s):
// \mem1|mem_reg~4299_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4296_combout  & (\mem1|mem_reg~4298_combout )) # (!\mem1|mem_reg~4296_combout  & ((\mem1|mem_reg~4291_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4296_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4298_combout ),
	.datac(\mem1|mem_reg~4296_combout ),
	.datad(\mem1|mem_reg~4291_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4299_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4299 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~4299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~4300 (
// Equation(s):
// \mem1|mem_reg~4300_combout  = (\addr[2]~12_combout  & (\addr[3]~10_combout )) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~4289_combout )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~4299_combout )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4289_combout ),
	.datad(\mem1|mem_reg~4299_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4300_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4300 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~3553feeder (
// Equation(s):
// \mem1|mem_reg~3553feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3553feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3553feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3553feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N27
dffeas \mem1|mem_reg~3553 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3553 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3553 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N29
dffeas \mem1|mem_reg~2529 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5650_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2529 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~4308 (
// Equation(s):
// \mem1|mem_reg~4308_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3553_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2529_q )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3553_q ),
	.datac(\mem1|mem_reg~2529_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4308_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4308 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N2
cycloneive_lcell_comb \mem1|mem_reg~5648 (
// Equation(s):
// \mem1|mem_reg~5648_combout  = (\mem1|mem_reg~5635_combout  & (\mem1|mem_reg~5575_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5635_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5575_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5648_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5648 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N31
dffeas \mem1|mem_reg~3041 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3041 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3041 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~4065feeder (
// Equation(s):
// \mem1|mem_reg~4065feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~4065feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4065feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~4065feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneive_lcell_comb \mem1|mem_reg~5651 (
// Equation(s):
// \mem1|mem_reg~5651_combout  = (\mem1|mem_reg~5599_combout  & (\mem1|mem_reg~5635_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5599_combout ),
	.datad(\mem1|mem_reg~5635_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5651_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5651 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N29
dffeas \mem1|mem_reg~4065 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~4065feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4065 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4065 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N30
cycloneive_lcell_comb \mem1|mem_reg~4309 (
// Equation(s):
// \mem1|mem_reg~4309_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4308_combout  & ((\mem1|mem_reg~4065_q ))) # (!\mem1|mem_reg~4308_combout  & (\mem1|mem_reg~3041_q )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~4308_combout ))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4308_combout ),
	.datac(\mem1|mem_reg~3041_q ),
	.datad(\mem1|mem_reg~4065_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4309_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4309 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~4309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N6
cycloneive_lcell_comb \mem1|mem_reg~2017feeder (
// Equation(s):
// \mem1|mem_reg~2017feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2017feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2017feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2017feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~5639 (
// Equation(s):
// \mem1|mem_reg~5639_combout  = (\mem1|mem_reg~5595_combout  & (\mem1|mem_reg~5635_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5595_combout ),
	.datad(\mem1|mem_reg~5635_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5639_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5639 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N7
dffeas \mem1|mem_reg~2017 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2017 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2017 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cycloneive_lcell_comb \mem1|mem_reg~1505feeder (
// Equation(s):
// \mem1|mem_reg~1505feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1505feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1505feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1505feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~5637 (
// Equation(s):
// \mem1|mem_reg~5637_combout  = (\mem1|mem_reg~5577_combout  & (\mem1|mem_reg~5635_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5577_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5635_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5637_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5637 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N7
dffeas \mem1|mem_reg~1505 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1505feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1505 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1505 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~5638 (
// Equation(s):
// \mem1|mem_reg~5638_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5635_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\mem1|mem_reg~5635_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5638_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5638 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \mem1|mem_reg~481 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~481 .is_wysiwyg = "true";
defparam \mem1|mem_reg~481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~4301 (
// Equation(s):
// \mem1|mem_reg~4301_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1505_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~481_q  & !\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~1505_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~481_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4301_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4301 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneive_lcell_comb \mem1|mem_reg~5636 (
// Equation(s):
// \mem1|mem_reg~5636_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5635_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5635_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5636_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5636 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N19
dffeas \mem1|mem_reg~993 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~993 .is_wysiwyg = "true";
defparam \mem1|mem_reg~993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneive_lcell_comb \mem1|mem_reg~4302 (
// Equation(s):
// \mem1|mem_reg~4302_combout  = (\mem1|mem_reg~4301_combout  & ((\mem1|mem_reg~2017_q ) # ((!\addr[5]~6_combout )))) # (!\mem1|mem_reg~4301_combout  & (((\mem1|mem_reg~993_q  & \addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~2017_q ),
	.datab(\mem1|mem_reg~4301_combout ),
	.datac(\mem1|mem_reg~993_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4302_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4302 .lut_mask = 16'hB8CC;
defparam \mem1|mem_reg~4302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~1249feeder (
// Equation(s):
// \mem1|mem_reg~1249feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1249feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N20
cycloneive_lcell_comb \mem1|mem_reg~5644 (
// Equation(s):
// \mem1|mem_reg~5644_combout  = (\mem1|mem_reg~5635_combout  & (\mem1|mem_reg~5581_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5635_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5581_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5644_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5644 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N13
dffeas \mem1|mem_reg~1249 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1249 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~737feeder (
// Equation(s):
// \mem1|mem_reg~737feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~737feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~737feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~737feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~5645 (
// Equation(s):
// \mem1|mem_reg~5645_combout  = (\mem1|mem_reg~5635_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5635_combout ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5645_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5645 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N17
dffeas \mem1|mem_reg~737 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~737 .is_wysiwyg = "true";
defparam \mem1|mem_reg~737 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneive_lcell_comb \mem1|mem_reg~5646 (
// Equation(s):
// \mem1|mem_reg~5646_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5635_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5589_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5635_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5646_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5646 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \mem1|mem_reg~225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~225 .is_wysiwyg = "true";
defparam \mem1|mem_reg~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \mem1|mem_reg~4305 (
// Equation(s):
// \mem1|mem_reg~4305_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~737_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~225_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~737_q ),
	.datac(\mem1|mem_reg~225_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4305_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4305 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~5647 (
// Equation(s):
// \mem1|mem_reg~5647_combout  = (\mem1|mem_reg~5597_combout  & (\mem1|mem_reg~5635_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5597_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5635_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5647_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5647 .lut_mask = 16'h80A0;
defparam \mem1|mem_reg~5647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N31
dffeas \mem1|mem_reg~1761 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1761 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1761 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~4306 (
// Equation(s):
// \mem1|mem_reg~4306_combout  = (\mem1|mem_reg~4305_combout  & (((\mem1|mem_reg~1761_q ) # (!\addr[6]~8_combout )))) # (!\mem1|mem_reg~4305_combout  & (\mem1|mem_reg~1249_q  & ((\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~1249_q ),
	.datab(\mem1|mem_reg~4305_combout ),
	.datac(\mem1|mem_reg~1761_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4306_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4306 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneive_lcell_comb \mem1|mem_reg~3297feeder (
// Equation(s):
// \mem1|mem_reg~3297feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3297feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3297feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3297feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N5
dffeas \mem1|mem_reg~3297 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3297 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~2785feeder (
// Equation(s):
// \mem1|mem_reg~2785feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2785feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2785feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2785feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \mem1|mem_reg~2785 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2785 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2785 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneive_lcell_comb \mem1|mem_reg~5642 (
// Equation(s):
// \mem1|mem_reg~5642_combout  = (\mem1|mem_reg~5635_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5635_combout ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5642_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5642 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N29
dffeas \mem1|mem_reg~2273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2273 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~4303 (
// Equation(s):
// \mem1|mem_reg~4303_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2785_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2273_q )))))

	.dataa(\mem1|mem_reg~2785_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~2273_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4303_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4303 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~5643 (
// Equation(s):
// \mem1|mem_reg~5643_combout  = (\mem1|mem_reg~5635_combout  & (\mem1|mem_reg~5593_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5635_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5593_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5643_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5643 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N23
dffeas \mem1|mem_reg~3809 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3809 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cycloneive_lcell_comb \mem1|mem_reg~4304 (
// Equation(s):
// \mem1|mem_reg~4304_combout  = (\mem1|mem_reg~4303_combout  & (((\mem1|mem_reg~3809_q ) # (!\addr[6]~8_combout )))) # (!\mem1|mem_reg~4303_combout  & (\mem1|mem_reg~3297_q  & ((\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~3297_q ),
	.datab(\mem1|mem_reg~4303_combout ),
	.datac(\mem1|mem_reg~3809_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4304_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4304 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneive_lcell_comb \mem1|mem_reg~4307 (
// Equation(s):
// \mem1|mem_reg~4307_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout ) # (\mem1|mem_reg~4304_combout )))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4306_combout  & (!\addr[4]~4_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4306_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4304_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4307_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4307 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~4310 (
// Equation(s):
// \mem1|mem_reg~4310_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4307_combout  & (\mem1|mem_reg~4309_combout )) # (!\mem1|mem_reg~4307_combout  & ((\mem1|mem_reg~4302_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4307_combout ))))

	.dataa(\mem1|mem_reg~4309_combout ),
	.datab(\mem1|mem_reg~4302_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4307_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4310_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4310 .lut_mask = 16'hAFC0;
defparam \mem1|mem_reg~4310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~4311 (
// Equation(s):
// \mem1|mem_reg~4311_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4300_combout  & ((\mem1|mem_reg~4310_combout ))) # (!\mem1|mem_reg~4300_combout  & (\mem1|mem_reg~4279_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4300_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~4279_combout ),
	.datac(\mem1|mem_reg~4300_combout ),
	.datad(\mem1|mem_reg~4310_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4311_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4311 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~4311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~6028 (
// Equation(s):
// \mem1|mem_reg~6028_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6028_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6028 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
cycloneive_lcell_comb \mem1|mem_reg~5838 (
// Equation(s):
// \mem1|mem_reg~5838_combout  = (\mem1|mem_reg~5599_combout  & (\mem1|mem_reg~5822_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5599_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5822_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5838_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5838 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N13
dffeas \mem1|mem_reg~3889 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6028_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3889 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~5835 (
// Equation(s):
// \mem1|mem_reg~5835_combout  = (\mem1|mem_reg~5595_combout  & (\mem1|mem_reg~5822_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5595_combout ),
	.datad(\mem1|mem_reg~5822_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5835_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5835 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N27
dffeas \mem1|mem_reg~1841 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1841 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~6027 (
// Equation(s):
// \mem1|mem_reg~6027_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6027_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6027 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N13
dffeas \mem1|mem_reg~3633 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6027_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3633 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~5837 (
// Equation(s):
// \mem1|mem_reg~5837_combout  = (\mem1|mem_reg~5822_combout  & (\mem1|mem_reg~5597_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5822_combout ),
	.datad(\mem1|mem_reg~5597_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5837_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5837 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \mem1|mem_reg~1585 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1585 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~4424 (
// Equation(s):
// \mem1|mem_reg~4424_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (!\mem1|mem_reg~3633_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~1585_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~3633_q ),
	.datac(\mem1|mem_reg~1585_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4424_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4424 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~4424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~4425 (
// Equation(s):
// \mem1|mem_reg~4425_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4424_combout  & (!\mem1|mem_reg~3889_q )) # (!\mem1|mem_reg~4424_combout  & ((\mem1|mem_reg~1841_q ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4424_combout ))))

	.dataa(\mem1|mem_reg~3889_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1841_q ),
	.datad(\mem1|mem_reg~4424_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4425_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4425 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~6023 (
// Equation(s):
// \mem1|mem_reg~6023_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6023_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6023 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N15
dffeas \mem1|mem_reg~2865 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6023_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2865 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2865 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~5827 (
// Equation(s):
// \mem1|mem_reg~5827_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5822_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5822_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5827_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5827 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N3
dffeas \mem1|mem_reg~817 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~817 .is_wysiwyg = "true";
defparam \mem1|mem_reg~817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~6022 (
// Equation(s):
// \mem1|mem_reg~6022_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6022_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6022 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N27
dffeas \mem1|mem_reg~2609 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6022_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2609 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~5829 (
// Equation(s):
// \mem1|mem_reg~5829_combout  = (\mem1|mem_reg~5573_combout  & (\mem1|mem_reg~5822_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5573_combout ),
	.datad(\mem1|mem_reg~5822_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5829_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5829 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \mem1|mem_reg~561 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~561 .is_wysiwyg = "true";
defparam \mem1|mem_reg~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~4419 (
// Equation(s):
// \mem1|mem_reg~4419_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (!\mem1|mem_reg~2609_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~561_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2609_q ),
	.datac(\mem1|mem_reg~561_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4419_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4419 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~4419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~4420 (
// Equation(s):
// \mem1|mem_reg~4420_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4419_combout  & (!\mem1|mem_reg~2865_q )) # (!\mem1|mem_reg~4419_combout  & ((\mem1|mem_reg~817_q ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4419_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2865_q ),
	.datac(\mem1|mem_reg~817_q ),
	.datad(\mem1|mem_reg~4419_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4420_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4420 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~6024 (
// Equation(s):
// \mem1|mem_reg~6024_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6024_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6024 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~5831 (
// Equation(s):
// \mem1|mem_reg~5831_combout  = (\mem1|mem_reg~5587_combout  & (\mem1|mem_reg~5822_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5587_combout ),
	.datab(\mem1|mem_reg~5822_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5831_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5831 .lut_mask = 16'h8808;
defparam \mem1|mem_reg~5831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N19
dffeas \mem1|mem_reg~2097 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6024_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2097_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2097 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2097 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~6026 (
// Equation(s):
// \mem1|mem_reg~6026_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6026_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6026 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~5834 (
// Equation(s):
// \mem1|mem_reg~5834_combout  = (\mem1|mem_reg~5822_combout  & (\mem1|mem_reg~5591_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5822_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5834_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5834 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \mem1|mem_reg~2353 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6026_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2353 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~6025 (
// Equation(s):
// \mem1|mem_reg~6025_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6025_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6025 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~5833 (
// Equation(s):
// \mem1|mem_reg~5833_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5822_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5589_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5822_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5833_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5833 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \mem1|mem_reg~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6025_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~49 .is_wysiwyg = "true";
defparam \mem1|mem_reg~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~5832 (
// Equation(s):
// \mem1|mem_reg~5832_combout  = (\mem1|mem_reg~5822_combout  & (\mem1|mem_reg~5585_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5822_combout ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5832_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5832 .lut_mask = 16'hC040;
defparam \mem1|mem_reg~5832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \mem1|mem_reg~305 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~305 .is_wysiwyg = "true";
defparam \mem1|mem_reg~305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~4421 (
// Equation(s):
// \mem1|mem_reg~4421_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~305_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~49_q ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~49_q ),
	.datac(\mem1|mem_reg~305_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4421_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4421 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~4421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~4422 (
// Equation(s):
// \mem1|mem_reg~4422_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4421_combout  & ((!\mem1|mem_reg~2353_q ))) # (!\mem1|mem_reg~4421_combout  & (!\mem1|mem_reg~2097_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4421_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2097_q ),
	.datac(\mem1|mem_reg~2353_q ),
	.datad(\mem1|mem_reg~4421_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4422_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4422 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~4423 (
// Equation(s):
// \mem1|mem_reg~4423_combout  = (\addr[6]~8_combout  & (\addr[5]~6_combout )) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~4420_combout )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~4422_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4420_combout ),
	.datad(\mem1|mem_reg~4422_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4423_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4423 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~6021 (
// Equation(s):
// \mem1|mem_reg~6021_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6021_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6021 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N31
dffeas \mem1|mem_reg~3377 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6021_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3377 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~6020 (
// Equation(s):
// \mem1|mem_reg~6020_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6020_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6020 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~5823 (
// Equation(s):
// \mem1|mem_reg~5823_combout  = (\mem1|mem_reg~5822_combout  & (\mem1|mem_reg~5579_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5822_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5579_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5823_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5823 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N29
dffeas \mem1|mem_reg~3121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6020_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3121 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~1329feeder (
// Equation(s):
// \mem1|mem_reg~1329feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1329feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1329feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1329feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~5824 (
// Equation(s):
// \mem1|mem_reg~5824_combout  = (\mem1|mem_reg~5822_combout  & (\mem1|mem_reg~5577_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5822_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5577_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5824_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5824 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N5
dffeas \mem1|mem_reg~1329 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1329 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~5825 (
// Equation(s):
// \mem1|mem_reg~5825_combout  = (\mem1|mem_reg~5581_combout  & (\mem1|mem_reg~5822_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5581_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5822_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5825_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5825 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N13
dffeas \mem1|mem_reg~1073 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1073_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1073 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1073 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~4417 (
// Equation(s):
// \mem1|mem_reg~4417_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~1329_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~1073_q )))))

	.dataa(\mem1|mem_reg~1329_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~1073_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4417_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4417 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~4418 (
// Equation(s):
// \mem1|mem_reg~4418_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4417_combout  & (!\mem1|mem_reg~3377_q )) # (!\mem1|mem_reg~4417_combout  & ((!\mem1|mem_reg~3121_q ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4417_combout ))))

	.dataa(\mem1|mem_reg~3377_q ),
	.datab(\mem1|mem_reg~3121_q ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4417_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4418_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4418 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~4426 (
// Equation(s):
// \mem1|mem_reg~4426_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4423_combout  & (\mem1|mem_reg~4425_combout )) # (!\mem1|mem_reg~4423_combout  & ((\mem1|mem_reg~4418_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4423_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4425_combout ),
	.datac(\mem1|mem_reg~4423_combout ),
	.datad(\mem1|mem_reg~4418_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4426_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4426 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~4426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~881feeder (
// Equation(s):
// \mem1|mem_reg~881feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~881feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~881feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~881feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~5811 (
// Equation(s):
// \mem1|mem_reg~5811_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5811_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5811 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N27
dffeas \mem1|mem_reg~881 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~881 .is_wysiwyg = "true";
defparam \mem1|mem_reg~881 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneive_lcell_comb \mem1|mem_reg~5812 (
// Equation(s):
// \mem1|mem_reg~5812_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5812_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5812 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N5
dffeas \mem1|mem_reg~369 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~369 .is_wysiwyg = "true";
defparam \mem1|mem_reg~369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneive_lcell_comb \mem1|mem_reg~4409 (
// Equation(s):
// \mem1|mem_reg~4409_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~881_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~369_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~881_q ),
	.datac(\mem1|mem_reg~369_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4409_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4409 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~5813 (
// Equation(s):
// \mem1|mem_reg~5813_combout  = (\mem1|mem_reg~5805_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5805_combout ),
	.datad(\mem1|mem_reg~5595_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5813_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5813 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N31
dffeas \mem1|mem_reg~1905 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1905 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~1393feeder (
// Equation(s):
// \mem1|mem_reg~1393feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1393feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1393feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1393feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~5810 (
// Equation(s):
// \mem1|mem_reg~5810_combout  = (\mem1|mem_reg~5577_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5577_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5810_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5810 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N27
dffeas \mem1|mem_reg~1393 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1393feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1393 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneive_lcell_comb \mem1|mem_reg~4410 (
// Equation(s):
// \mem1|mem_reg~4410_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4409_combout  & (\mem1|mem_reg~1905_q )) # (!\mem1|mem_reg~4409_combout  & ((\mem1|mem_reg~1393_q ))))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4409_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4409_combout ),
	.datac(\mem1|mem_reg~1905_q ),
	.datad(\mem1|mem_reg~1393_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4410_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4410 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~625feeder (
// Equation(s):
// \mem1|mem_reg~625feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~625feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~625feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~625feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~5814 (
// Equation(s):
// \mem1|mem_reg~5814_combout  = (\mem1|mem_reg~5573_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5573_combout ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5814_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5814 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N11
dffeas \mem1|mem_reg~625 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~625 .is_wysiwyg = "true";
defparam \mem1|mem_reg~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~5817 (
// Equation(s):
// \mem1|mem_reg~5817_combout  = (\mem1|mem_reg~5597_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5597_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5817_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5817 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N15
dffeas \mem1|mem_reg~1649 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1649 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~1137feeder (
// Equation(s):
// \mem1|mem_reg~1137feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1137feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N0
cycloneive_lcell_comb \mem1|mem_reg~5815 (
// Equation(s):
// \mem1|mem_reg~5815_combout  = (\mem1|mem_reg~5805_combout  & (\mem1|mem_reg~5581_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5805_combout ),
	.datad(\mem1|mem_reg~5581_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5815_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5815 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N21
dffeas \mem1|mem_reg~1137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1137 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneive_lcell_comb \mem1|mem_reg~5816 (
// Equation(s):
// \mem1|mem_reg~5816_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5589_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5816_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5816 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \mem1|mem_reg~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~113 .is_wysiwyg = "true";
defparam \mem1|mem_reg~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cycloneive_lcell_comb \mem1|mem_reg~4411 (
// Equation(s):
// \mem1|mem_reg~4411_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1137_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~113_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1137_q ),
	.datac(\mem1|mem_reg~113_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4411_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4411 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~4412 (
// Equation(s):
// \mem1|mem_reg~4412_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4411_combout  & ((\mem1|mem_reg~1649_q ))) # (!\mem1|mem_reg~4411_combout  & (\mem1|mem_reg~625_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4411_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~625_q ),
	.datac(\mem1|mem_reg~1649_q ),
	.datad(\mem1|mem_reg~4411_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4412_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4412 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~4413 (
// Equation(s):
// \mem1|mem_reg~4413_combout  = (\addr[7]~1_combout  & (\addr[4]~4_combout )) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~4410_combout )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~4412_combout )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4410_combout ),
	.datad(\mem1|mem_reg~4412_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4413_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4413 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneive_lcell_comb \mem1|mem_reg~6017 (
// Equation(s):
// \mem1|mem_reg~6017_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6017_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6017 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneive_lcell_comb \mem1|mem_reg~5819 (
// Equation(s):
// \mem1|mem_reg~5819_combout  = (\mem1|mem_reg~5575_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5575_combout ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5819_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5819 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N13
dffeas \mem1|mem_reg~2929 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6017_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2929 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2929 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~6018 (
// Equation(s):
// \mem1|mem_reg~6018_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6018_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6018 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~5820 (
// Equation(s):
// \mem1|mem_reg~5820_combout  = (\mem1|mem_reg~5591_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5591_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5820_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5820 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \mem1|mem_reg~2417 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6018_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2417 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~4414 (
// Equation(s):
// \mem1|mem_reg~4414_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~2929_q )) # (!\addr[5]~6_combout  & ((!\mem1|mem_reg~2417_q )))))

	.dataa(\mem1|mem_reg~2929_q ),
	.datab(\mem1|mem_reg~2417_q ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4414_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4414 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~4414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~6016 (
// Equation(s):
// \mem1|mem_reg~6016_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6016_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6016 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N9
dffeas \mem1|mem_reg~3441 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6016_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3441 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~6019 (
// Equation(s):
// \mem1|mem_reg~6019_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6019_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6019 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~5821 (
// Equation(s):
// \mem1|mem_reg~5821_combout  = (\mem1|mem_reg~5805_combout  & (\mem1|mem_reg~5599_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5805_combout ),
	.datad(\mem1|mem_reg~5599_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5821_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5821 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \mem1|mem_reg~3953 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6019_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3953 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3953 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~4415 (
// Equation(s):
// \mem1|mem_reg~4415_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4414_combout  & ((!\mem1|mem_reg~3953_q ))) # (!\mem1|mem_reg~4414_combout  & (!\mem1|mem_reg~3441_q )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4414_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4414_combout ),
	.datac(\mem1|mem_reg~3441_q ),
	.datad(\mem1|mem_reg~3953_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4415_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4415 .lut_mask = 16'h46CE;
defparam \mem1|mem_reg~4415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneive_lcell_comb \mem1|mem_reg~6015 (
// Equation(s):
// \mem1|mem_reg~6015_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6015_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6015 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~5809 (
// Equation(s):
// \mem1|mem_reg~5809_combout  = (\mem1|mem_reg~5593_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5593_combout ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5809_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5809 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N5
dffeas \mem1|mem_reg~3697 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6015_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3697 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~6012 (
// Equation(s):
// \mem1|mem_reg~6012_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6012_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6012 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N21
dffeas \mem1|mem_reg~2673 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6012_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2673 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~6014 (
// Equation(s):
// \mem1|mem_reg~6014_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6014_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6014 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~5808 (
// Equation(s):
// \mem1|mem_reg~5808_combout  = (\mem1|mem_reg~5805_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5805_combout ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5808_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5808 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N15
dffeas \mem1|mem_reg~2161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6014_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2161 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~6013 (
// Equation(s):
// \mem1|mem_reg~6013_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6013_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6013 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~5807 (
// Equation(s):
// \mem1|mem_reg~5807_combout  = (\mem1|mem_reg~5579_combout  & (\mem1|mem_reg~5805_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5579_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5807_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5807 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N11
dffeas \mem1|mem_reg~3185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6013_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3185 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~4407 (
// Equation(s):
// \mem1|mem_reg~4407_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & ((!\mem1|mem_reg~3185_q ))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~2161_q ))))

	.dataa(\mem1|mem_reg~2161_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~3185_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4407_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4407 .lut_mask = 16'hC1F1;
defparam \mem1|mem_reg~4407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~4408 (
// Equation(s):
// \mem1|mem_reg~4408_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4407_combout  & (!\mem1|mem_reg~3697_q )) # (!\mem1|mem_reg~4407_combout  & ((!\mem1|mem_reg~2673_q ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4407_combout ))))

	.dataa(\mem1|mem_reg~3697_q ),
	.datab(\mem1|mem_reg~2673_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4407_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4408_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4408 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~4416 (
// Equation(s):
// \mem1|mem_reg~4416_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4413_combout  & (\mem1|mem_reg~4415_combout )) # (!\mem1|mem_reg~4413_combout  & ((\mem1|mem_reg~4408_combout ))))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4413_combout ))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4413_combout ),
	.datac(\mem1|mem_reg~4415_combout ),
	.datad(\mem1|mem_reg~4408_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4416_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4416 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~4427 (
// Equation(s):
// \mem1|mem_reg~4427_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~4416_combout ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~4426_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4426_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4416_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4427_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4427 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~4427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~6033 (
// Equation(s):
// \mem1|mem_reg~6033_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6033_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6033 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~5852 (
// Equation(s):
// \mem1|mem_reg~5852_combout  = (\mem1|mem_reg~5839_combout  & (\mem1|mem_reg~5575_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5839_combout ),
	.datad(\mem1|mem_reg~5575_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5852_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5852 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N15
dffeas \mem1|mem_reg~3057 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6033_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3057 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3057 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~6036 (
// Equation(s):
// \mem1|mem_reg~6036_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6036_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6036 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~5855 (
// Equation(s):
// \mem1|mem_reg~5855_combout  = (\mem1|mem_reg~5839_combout  & (\mem1|mem_reg~5599_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5839_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5599_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5855_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5855 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \mem1|mem_reg~4081 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6036_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4081 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4081 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~6035 (
// Equation(s):
// \mem1|mem_reg~6035_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6035_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6035 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N7
dffeas \mem1|mem_reg~2545 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6035_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2545 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~6034 (
// Equation(s):
// \mem1|mem_reg~6034_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6034_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6034 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N13
dffeas \mem1|mem_reg~3569 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6034_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3569 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~4435 (
// Equation(s):
// \mem1|mem_reg~4435_combout  = (\addr[6]~8_combout  & ((\addr[5]~6_combout ) # ((!\mem1|mem_reg~3569_q )))) # (!\addr[6]~8_combout  & (!\addr[5]~6_combout  & (!\mem1|mem_reg~2545_q )))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~2545_q ),
	.datad(\mem1|mem_reg~3569_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4435_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4435 .lut_mask = 16'h89AB;
defparam \mem1|mem_reg~4435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~4436 (
// Equation(s):
// \mem1|mem_reg~4436_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4435_combout  & ((!\mem1|mem_reg~4081_q ))) # (!\mem1|mem_reg~4435_combout  & (!\mem1|mem_reg~3057_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4435_combout ))))

	.dataa(\mem1|mem_reg~3057_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4081_q ),
	.datad(\mem1|mem_reg~4435_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4436_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4436 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~4436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~2033feeder (
// Equation(s):
// \mem1|mem_reg~2033feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2033feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2033feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2033feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~5843 (
// Equation(s):
// \mem1|mem_reg~5843_combout  = (\mem1|mem_reg~5839_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5839_combout ),
	.datad(\mem1|mem_reg~5595_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5843_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5843 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N27
dffeas \mem1|mem_reg~2033 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2033feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2033 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2033 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneive_lcell_comb \mem1|mem_reg~5840 (
// Equation(s):
// \mem1|mem_reg~5840_combout  = (\mem1|mem_reg~5839_combout  & (\mem1|mem_reg~5571_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5839_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5571_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5840_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5840 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N31
dffeas \mem1|mem_reg~1009 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1009 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1009 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneive_lcell_comb \mem1|mem_reg~1521feeder (
// Equation(s):
// \mem1|mem_reg~1521feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1521feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1521feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1521feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~5841 (
// Equation(s):
// \mem1|mem_reg~5841_combout  = (\mem1|mem_reg~5839_combout  & (\mem1|mem_reg~5577_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5839_combout ),
	.datab(\mem1|mem_reg~5577_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5841_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5841 .lut_mask = 16'h8808;
defparam \mem1|mem_reg~5841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N11
dffeas \mem1|mem_reg~1521 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1521 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~5842 (
// Equation(s):
// \mem1|mem_reg~5842_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5839_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\mem1|mem_reg~5839_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5842_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5842 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N13
dffeas \mem1|mem_reg~497 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~497 .is_wysiwyg = "true";
defparam \mem1|mem_reg~497 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneive_lcell_comb \mem1|mem_reg~4428 (
// Equation(s):
// \mem1|mem_reg~4428_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~1521_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~497_q )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~1521_q ),
	.datac(\mem1|mem_reg~497_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4428_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4428 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneive_lcell_comb \mem1|mem_reg~4429 (
// Equation(s):
// \mem1|mem_reg~4429_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4428_combout  & (\mem1|mem_reg~2033_q )) # (!\mem1|mem_reg~4428_combout  & ((\mem1|mem_reg~1009_q ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4428_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~2033_q ),
	.datac(\mem1|mem_reg~1009_q ),
	.datad(\mem1|mem_reg~4428_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4429_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4429 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~5851 (
// Equation(s):
// \mem1|mem_reg~5851_combout  = (\mem1|mem_reg~5597_combout  & (\mem1|mem_reg~5839_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5597_combout ),
	.datad(\mem1|mem_reg~5839_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5851_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5851 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N31
dffeas \mem1|mem_reg~1777 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dataw[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1777 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1777 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~5848 (
// Equation(s):
// \mem1|mem_reg~5848_combout  = (\mem1|mem_reg~5581_combout  & (\mem1|mem_reg~5839_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5581_combout ),
	.datad(\mem1|mem_reg~5839_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5848_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5848 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N29
dffeas \mem1|mem_reg~1265 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1265 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneive_lcell_comb \mem1|mem_reg~753feeder (
// Equation(s):
// \mem1|mem_reg~753feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~753feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~753feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~753feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneive_lcell_comb \mem1|mem_reg~5849 (
// Equation(s):
// \mem1|mem_reg~5849_combout  = (\mem1|mem_reg~5573_combout  & (\mem1|mem_reg~5839_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5573_combout ),
	.datad(\mem1|mem_reg~5839_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5849_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5849 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N15
dffeas \mem1|mem_reg~753 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~753 .is_wysiwyg = "true";
defparam \mem1|mem_reg~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \mem1|mem_reg~241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~241 .is_wysiwyg = "true";
defparam \mem1|mem_reg~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneive_lcell_comb \mem1|mem_reg~4432 (
// Equation(s):
// \mem1|mem_reg~4432_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~753_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~241_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~753_q ),
	.datac(\mem1|mem_reg~241_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4432_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4432 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~4433 (
// Equation(s):
// \mem1|mem_reg~4433_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4432_combout  & (\mem1|mem_reg~1777_q )) # (!\mem1|mem_reg~4432_combout  & ((\mem1|mem_reg~1265_q ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4432_combout ))))

	.dataa(\mem1|mem_reg~1777_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~1265_q ),
	.datad(\mem1|mem_reg~4432_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4433_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4433 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~6032 (
// Equation(s):
// \mem1|mem_reg~6032_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6032_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6032 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~5847 (
// Equation(s):
// \mem1|mem_reg~5847_combout  = (\mem1|mem_reg~5593_combout  & (\mem1|mem_reg~5839_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5593_combout ),
	.datad(\mem1|mem_reg~5839_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5847_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5847 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N7
dffeas \mem1|mem_reg~3825 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6032_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3825 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3825 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~6030 (
// Equation(s):
// \mem1|mem_reg~6030_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6030_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6030 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N5
dffeas \mem1|mem_reg~2801 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6030_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2801 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2801 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~6031 (
// Equation(s):
// \mem1|mem_reg~6031_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6031_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6031 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~5846 (
// Equation(s):
// \mem1|mem_reg~5846_combout  = (\mem1|mem_reg~5839_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5839_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5846_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5846 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N29
dffeas \mem1|mem_reg~2289 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6031_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2289 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~4430 (
// Equation(s):
// \mem1|mem_reg~4430_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~2801_q )) # (!\addr[5]~6_combout  & ((!\mem1|mem_reg~2289_q )))))

	.dataa(\mem1|mem_reg~2801_q ),
	.datab(\mem1|mem_reg~2289_q ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4430_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4430 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~4430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~6029 (
// Equation(s):
// \mem1|mem_reg~6029_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6029_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6029 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N21
dffeas \mem1|mem_reg~3313 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6029_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3313 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~4431 (
// Equation(s):
// \mem1|mem_reg~4431_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4430_combout  & (!\mem1|mem_reg~3825_q )) # (!\mem1|mem_reg~4430_combout  & ((!\mem1|mem_reg~3313_q ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4430_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~3825_q ),
	.datac(\mem1|mem_reg~4430_combout ),
	.datad(\mem1|mem_reg~3313_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4431_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4431 .lut_mask = 16'h707A;
defparam \mem1|mem_reg~4431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~4434 (
// Equation(s):
// \mem1|mem_reg~4434_combout  = (\addr[4]~4_combout  & (\addr[7]~1_combout )) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~4431_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4433_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4433_combout ),
	.datad(\mem1|mem_reg~4431_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4434_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4434 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~4437 (
// Equation(s):
// \mem1|mem_reg~4437_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4434_combout  & (\mem1|mem_reg~4436_combout )) # (!\mem1|mem_reg~4434_combout  & ((\mem1|mem_reg~4429_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4434_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4436_combout ),
	.datac(\mem1|mem_reg~4429_combout ),
	.datad(\mem1|mem_reg~4434_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4437_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4437 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~6010 (
// Equation(s):
// \mem1|mem_reg~6010_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6010_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6010 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~5801 (
// Equation(s):
// \mem1|mem_reg~5801_combout  = (\mem1|mem_reg~5593_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5593_combout ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5801_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5801 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N21
dffeas \mem1|mem_reg~3761 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6010_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3761 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3761 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~1969feeder (
// Equation(s):
// \mem1|mem_reg~1969feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1969feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1969feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1969feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneive_lcell_comb \mem1|mem_reg~5802 (
// Equation(s):
// \mem1|mem_reg~5802_combout  = (\mem1|mem_reg~5595_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5595_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5802_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5802 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N5
dffeas \mem1|mem_reg~1969 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1969feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1969 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneive_lcell_comb \mem1|mem_reg~5803 (
// Equation(s):
// \mem1|mem_reg~5803_combout  = (\mem1|mem_reg~5597_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5597_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5803_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5803 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N7
dffeas \mem1|mem_reg~1713 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1713 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneive_lcell_comb \mem1|mem_reg~4404 (
// Equation(s):
// \mem1|mem_reg~4404_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~1969_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~1713_q  & !\addr[7]~1_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1969_q ),
	.datac(\mem1|mem_reg~1713_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4404_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4404 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~6011 (
// Equation(s):
// \mem1|mem_reg~6011_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6011_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6011 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~5804 (
// Equation(s):
// \mem1|mem_reg~5804_combout  = (\mem1|mem_reg~5599_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5599_combout ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5804_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5804 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N31
dffeas \mem1|mem_reg~4017 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6011_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4017 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4017 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~4405 (
// Equation(s):
// \mem1|mem_reg~4405_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4404_combout  & ((!\mem1|mem_reg~4017_q ))) # (!\mem1|mem_reg~4404_combout  & (!\mem1|mem_reg~3761_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4404_combout ))))

	.dataa(\mem1|mem_reg~3761_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4404_combout ),
	.datad(\mem1|mem_reg~4017_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4405_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4405 .lut_mask = 16'h34F4;
defparam \mem1|mem_reg~4405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~6009 (
// Equation(s):
// \mem1|mem_reg~6009_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6009_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6009 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N21
dffeas \mem1|mem_reg~2481 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6009_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2481 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~5797 (
// Equation(s):
// \mem1|mem_reg~5797_combout  = (\mem1|mem_reg~5788_combout  & (\mem1|mem_reg~5585_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5788_combout ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5797_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5797 .lut_mask = 16'hC040;
defparam \mem1|mem_reg~5797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N19
dffeas \mem1|mem_reg~433 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~433 .is_wysiwyg = "true";
defparam \mem1|mem_reg~433 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~5799 (
// Equation(s):
// \mem1|mem_reg~5799_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5589_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5799_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5799 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N21
dffeas \mem1|mem_reg~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~177 .is_wysiwyg = "true";
defparam \mem1|mem_reg~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~6008 (
// Equation(s):
// \mem1|mem_reg~6008_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6008_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6008 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~5798 (
// Equation(s):
// \mem1|mem_reg~5798_combout  = (\mem1|mem_reg~5587_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5587_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5798_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5798 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N17
dffeas \mem1|mem_reg~2225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6008_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2225 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~4401 (
// Equation(s):
// \mem1|mem_reg~4401_combout  = (\addr[4]~4_combout  & (\addr[7]~1_combout )) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & ((!\mem1|mem_reg~2225_q ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~177_q ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~177_q ),
	.datad(\mem1|mem_reg~2225_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4401_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4401 .lut_mask = 16'h98DC;
defparam \mem1|mem_reg~4401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~4402 (
// Equation(s):
// \mem1|mem_reg~4402_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4401_combout  & (!\mem1|mem_reg~2481_q )) # (!\mem1|mem_reg~4401_combout  & ((\mem1|mem_reg~433_q ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4401_combout ))))

	.dataa(\mem1|mem_reg~2481_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~433_q ),
	.datad(\mem1|mem_reg~4401_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4402_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4402 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~6007 (
// Equation(s):
// \mem1|mem_reg~6007_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6007_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6007 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N11
dffeas \mem1|mem_reg~3505 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6007_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3505 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3505 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~5793 (
// Equation(s):
// \mem1|mem_reg~5793_combout  = (\mem1|mem_reg~5577_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5577_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5793_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5793 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N27
dffeas \mem1|mem_reg~1457 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1457 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~6006 (
// Equation(s):
// \mem1|mem_reg~6006_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6006_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6006 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~5794 (
// Equation(s):
// \mem1|mem_reg~5794_combout  = (\mem1|mem_reg~5579_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5579_combout ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5794_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5794 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N29
dffeas \mem1|mem_reg~3249 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6006_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3249 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~5795 (
// Equation(s):
// \mem1|mem_reg~5795_combout  = (\mem1|mem_reg~5581_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5581_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5795_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5795 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N7
dffeas \mem1|mem_reg~1201 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1201 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~4399 (
// Equation(s):
// \mem1|mem_reg~4399_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (!\mem1|mem_reg~3249_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~1201_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~3249_q ),
	.datac(\mem1|mem_reg~1201_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4399_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4399 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~4399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~4400 (
// Equation(s):
// \mem1|mem_reg~4400_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4399_combout  & (!\mem1|mem_reg~3505_q )) # (!\mem1|mem_reg~4399_combout  & ((\mem1|mem_reg~1457_q ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4399_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~3505_q ),
	.datac(\mem1|mem_reg~1457_q ),
	.datad(\mem1|mem_reg~4399_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4400_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4400 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~4403 (
// Equation(s):
// \mem1|mem_reg~4403_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~4400_combout ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4402_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4402_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4400_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4403_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4403 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~4403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~6005 (
// Equation(s):
// \mem1|mem_reg~6005_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6005_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6005 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneive_lcell_comb \mem1|mem_reg~5792 (
// Equation(s):
// \mem1|mem_reg~5792_combout  = (\mem1|mem_reg~5575_combout  & (\mem1|mem_reg~5788_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5575_combout ),
	.datad(\mem1|mem_reg~5788_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5792_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5792 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N9
dffeas \mem1|mem_reg~2993 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6005_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2993 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~6004 (
// Equation(s):
// \mem1|mem_reg~6004_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6004_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6004 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \mem1|mem_reg~2737 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6004_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2737 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2737 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneive_lcell_comb \mem1|mem_reg~945feeder (
// Equation(s):
// \mem1|mem_reg~945feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~945feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~945feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~945feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneive_lcell_comb \mem1|mem_reg~5790 (
// Equation(s):
// \mem1|mem_reg~5790_combout  = (\mem1|mem_reg~5788_combout  & (\mem1|mem_reg~5571_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5788_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5790_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5790 .lut_mask = 16'h80A0;
defparam \mem1|mem_reg~5790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N29
dffeas \mem1|mem_reg~945 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~945 .is_wysiwyg = "true";
defparam \mem1|mem_reg~945 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~5791 (
// Equation(s):
// \mem1|mem_reg~5791_combout  = (\mem1|mem_reg~5788_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5788_combout ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5791_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5791 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \mem1|mem_reg~689 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~689 .is_wysiwyg = "true";
defparam \mem1|mem_reg~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~4397 (
// Equation(s):
// \mem1|mem_reg~4397_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~945_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~689_q )))))

	.dataa(\mem1|mem_reg~945_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~689_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4397_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4397 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~4398 (
// Equation(s):
// \mem1|mem_reg~4398_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4397_combout  & (!\mem1|mem_reg~2993_q )) # (!\mem1|mem_reg~4397_combout  & ((!\mem1|mem_reg~2737_q ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4397_combout ))))

	.dataa(\mem1|mem_reg~2993_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~2737_q ),
	.datad(\mem1|mem_reg~4397_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4398_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4398 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~4406 (
// Equation(s):
// \mem1|mem_reg~4406_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4403_combout  & (\mem1|mem_reg~4405_combout )) # (!\mem1|mem_reg~4403_combout  & ((\mem1|mem_reg~4398_combout ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4403_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4405_combout ),
	.datac(\mem1|mem_reg~4403_combout ),
	.datad(\mem1|mem_reg~4398_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4406_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4406 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~4406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~4438 (
// Equation(s):
// \mem1|mem_reg~4438_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4427_combout  & (\mem1|mem_reg~4437_combout )) # (!\mem1|mem_reg~4427_combout  & ((\mem1|mem_reg~4406_combout ))))) # (!\addr[3]~10_combout  & (\mem1|mem_reg~4427_combout ))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4427_combout ),
	.datac(\mem1|mem_reg~4437_combout ),
	.datad(\mem1|mem_reg~4406_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4438_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4438 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \mem1|mem_reg~3009feeder (
// Equation(s):
// \mem1|mem_reg~3009feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3009feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3009feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3009feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \mem1|mem_reg~5784 (
// Equation(s):
// \mem1|mem_reg~5784_combout  = (\mem1|mem_reg~5575_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5575_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5784_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5784 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \mem1|mem_reg~3009 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3009 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3009 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \mem1|mem_reg~5787 (
// Equation(s):
// \mem1|mem_reg~5787_combout  = (\mem1|mem_reg~5599_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5599_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5787_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5787 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \mem1|mem_reg~4033 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4033 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4033 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~3521feeder (
// Equation(s):
// \mem1|mem_reg~3521feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3521feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3521feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3521feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N11
dffeas \mem1|mem_reg~3521 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3521 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3521 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \mem1|mem_reg~2497 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2497 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2497 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \mem1|mem_reg~4392 (
// Equation(s):
// \mem1|mem_reg~4392_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3521_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2497_q )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3521_q ),
	.datac(\mem1|mem_reg~2497_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4392_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4392 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \mem1|mem_reg~4393 (
// Equation(s):
// \mem1|mem_reg~4393_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4392_combout  & ((\mem1|mem_reg~4033_q ))) # (!\mem1|mem_reg~4392_combout  & (\mem1|mem_reg~3009_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4392_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3009_q ),
	.datac(\mem1|mem_reg~4033_q ),
	.datad(\mem1|mem_reg~4392_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4393_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4393 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~1473feeder (
// Equation(s):
// \mem1|mem_reg~1473feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1473feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1473feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1473feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~5777 (
// Equation(s):
// \mem1|mem_reg~5777_combout  = (\mem1|mem_reg~5577_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5577_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5777_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5777 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \mem1|mem_reg~1473 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1473 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~5778 (
// Equation(s):
// \mem1|mem_reg~5778_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5778_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5778 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N15
dffeas \mem1|mem_reg~449 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~449 .is_wysiwyg = "true";
defparam \mem1|mem_reg~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~4385 (
// Equation(s):
// \mem1|mem_reg~4385_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1473_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~449_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1473_q ),
	.datac(\mem1|mem_reg~449_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4385_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4385 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~961feeder (
// Equation(s):
// \mem1|mem_reg~961feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~961feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~961feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~961feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \mem1|mem_reg~5776 (
// Equation(s):
// \mem1|mem_reg~5776_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5776_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5776 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N3
dffeas \mem1|mem_reg~961 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~961feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~961 .is_wysiwyg = "true";
defparam \mem1|mem_reg~961 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~5779 (
// Equation(s):
// \mem1|mem_reg~5779_combout  = (\mem1|mem_reg~5595_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5595_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5779_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5779 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N1
dffeas \mem1|mem_reg~1985 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1985 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~4386 (
// Equation(s):
// \mem1|mem_reg~4386_combout  = (\mem1|mem_reg~4385_combout  & (((\mem1|mem_reg~1985_q ) # (!\addr[5]~6_combout )))) # (!\mem1|mem_reg~4385_combout  & (\mem1|mem_reg~961_q  & ((\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~4385_combout ),
	.datab(\mem1|mem_reg~961_q ),
	.datac(\mem1|mem_reg~1985_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4386_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4386 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~3265feeder (
// Equation(s):
// \mem1|mem_reg~3265feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3265feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3265feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3265feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~5772 (
// Equation(s):
// \mem1|mem_reg~5772_combout  = (\mem1|mem_reg~5771_combout  & (\mem1|mem_reg~5579_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5771_combout ),
	.datac(\mem1|mem_reg~5579_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5772_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5772 .lut_mask = 16'h80C0;
defparam \mem1|mem_reg~5772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \mem1|mem_reg~3265 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3265 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~2753feeder (
// Equation(s):
// \mem1|mem_reg~2753feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2753feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2753feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2753feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N27
dffeas \mem1|mem_reg~2753 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2753 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2753 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~5774 (
// Equation(s):
// \mem1|mem_reg~5774_combout  = (\mem1|mem_reg~5587_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5587_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5774_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5774 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \mem1|mem_reg~2241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2241 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N28
cycloneive_lcell_comb \mem1|mem_reg~4387 (
// Equation(s):
// \mem1|mem_reg~4387_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2753_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2241_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~2753_q ),
	.datac(\mem1|mem_reg~2241_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4387_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4387 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
cycloneive_lcell_comb \mem1|mem_reg~5775 (
// Equation(s):
// \mem1|mem_reg~5775_combout  = (\mem1|mem_reg~5593_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5593_combout ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5775_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5775 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N15
dffeas \mem1|mem_reg~3777 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3777 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3777 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
cycloneive_lcell_comb \mem1|mem_reg~4388 (
// Equation(s):
// \mem1|mem_reg~4388_combout  = (\mem1|mem_reg~4387_combout  & (((\mem1|mem_reg~3777_q ) # (!\addr[6]~8_combout )))) # (!\mem1|mem_reg~4387_combout  & (\mem1|mem_reg~3265_q  & ((\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~3265_q ),
	.datab(\mem1|mem_reg~4387_combout ),
	.datac(\mem1|mem_reg~3777_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4388_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4388 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \mem1|mem_reg~1217feeder (
// Equation(s):
// \mem1|mem_reg~1217feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1217feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N26
cycloneive_lcell_comb \mem1|mem_reg~5781 (
// Equation(s):
// \mem1|mem_reg~5781_combout  = (\mem1|mem_reg~5581_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5581_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5781_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5781 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \mem1|mem_reg~1217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1217 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~5783 (
// Equation(s):
// \mem1|mem_reg~5783_combout  = (\mem1|mem_reg~5597_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5597_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5783_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5783 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N5
dffeas \mem1|mem_reg~1729 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1729 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1729 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~705feeder (
// Equation(s):
// \mem1|mem_reg~705feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~705feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~705feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~705feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5780 (
// Equation(s):
// \mem1|mem_reg~5780_combout  = (\mem1|mem_reg~5573_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5573_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5780_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5780 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \mem1|mem_reg~705 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~705 .is_wysiwyg = "true";
defparam \mem1|mem_reg~705 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~5782 (
// Equation(s):
// \mem1|mem_reg~5782_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5771_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5589_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5782_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5782 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \mem1|mem_reg~193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~193 .is_wysiwyg = "true";
defparam \mem1|mem_reg~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~4389 (
// Equation(s):
// \mem1|mem_reg~4389_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~705_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~193_q )))))

	.dataa(\mem1|mem_reg~705_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~193_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4389_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4389 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \mem1|mem_reg~4390 (
// Equation(s):
// \mem1|mem_reg~4390_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4389_combout  & ((\mem1|mem_reg~1729_q ))) # (!\mem1|mem_reg~4389_combout  & (\mem1|mem_reg~1217_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4389_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1217_q ),
	.datac(\mem1|mem_reg~1729_q ),
	.datad(\mem1|mem_reg~4389_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4390_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4390 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~4391 (
// Equation(s):
// \mem1|mem_reg~4391_combout  = (\addr[4]~4_combout  & (\addr[7]~1_combout )) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~4388_combout )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~4390_combout )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4388_combout ),
	.datad(\mem1|mem_reg~4390_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4391_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4391 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~4394 (
// Equation(s):
// \mem1|mem_reg~4394_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4391_combout  & (\mem1|mem_reg~4393_combout )) # (!\mem1|mem_reg~4391_combout  & ((\mem1|mem_reg~4386_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4391_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4393_combout ),
	.datac(\mem1|mem_reg~4386_combout ),
	.datad(\mem1|mem_reg~4391_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4394_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4394 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \mem1|mem_reg~2561 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2561 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~5761 (
// Equation(s):
// \mem1|mem_reg~5761_combout  = (\mem1|mem_reg~5573_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5573_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5761_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5761 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N27
dffeas \mem1|mem_reg~513 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5761_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~513 .is_wysiwyg = "true";
defparam \mem1|mem_reg~513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~4376 (
// Equation(s):
// \mem1|mem_reg~4376_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~2561_q ) # ((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~513_q  & !\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~2561_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~513_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4376_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4376 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~769feeder (
// Equation(s):
// \mem1|mem_reg~769feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~769feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~769feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~769feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~5769 (
// Equation(s):
// \mem1|mem_reg~5769_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5769_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5769 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N11
dffeas \mem1|mem_reg~769 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~769feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~769 .is_wysiwyg = "true";
defparam \mem1|mem_reg~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N21
dffeas \mem1|mem_reg~2817 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2817 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~4377 (
// Equation(s):
// \mem1|mem_reg~4377_combout  = (\mem1|mem_reg~4376_combout  & (((\mem1|mem_reg~2817_q ) # (!\addr[4]~4_combout )))) # (!\mem1|mem_reg~4376_combout  & (\mem1|mem_reg~769_q  & ((\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~4376_combout ),
	.datab(\mem1|mem_reg~769_q ),
	.datac(\mem1|mem_reg~2817_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4377_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4377 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~2049feeder (
// Equation(s):
// \mem1|mem_reg~2049feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2049feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2049feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2049feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~5764 (
// Equation(s):
// \mem1|mem_reg~5764_combout  = (\mem1|mem_reg~5587_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5587_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5764_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5764 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \mem1|mem_reg~2049 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2049feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2049 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2049 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \mem1|mem_reg~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~2305feeder (
// Equation(s):
// \mem1|mem_reg~2305feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2305feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~5756 (
// Equation(s):
// \mem1|mem_reg~5756_combout  = (\mem1|mem_reg~5754_combout  & (\mem1|mem_reg~5591_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5754_combout ),
	.datad(\mem1|mem_reg~5591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5756_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5756 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \mem1|mem_reg~2305 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2305 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~5757 (
// Equation(s):
// \mem1|mem_reg~5757_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5585_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5757_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5757 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \mem1|mem_reg~257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~257 .is_wysiwyg = "true";
defparam \mem1|mem_reg~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~4378 (
// Equation(s):
// \mem1|mem_reg~4378_combout  = (\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~2305_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~257_q ))))) # (!\addr[4]~4_combout  & (((\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~2305_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~257_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4378_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4378 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~4379 (
// Equation(s):
// \mem1|mem_reg~4379_combout  = (\addr[4]~4_combout  & (((\mem1|mem_reg~4378_combout )))) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~4378_combout  & (\mem1|mem_reg~2049_q )) # (!\mem1|mem_reg~4378_combout  & ((\mem1|mem_reg~1_q )))))

	.dataa(\mem1|mem_reg~2049_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1_q ),
	.datad(\mem1|mem_reg~4378_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4379_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4379 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~4380 (
// Equation(s):
// \mem1|mem_reg~4380_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~4377_combout )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~4379_combout )))))

	.dataa(\mem1|mem_reg~4377_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4379_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4380_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4380 .lut_mask = 16'hE3E0;
defparam \mem1|mem_reg~4380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~3073feeder (
// Equation(s):
// \mem1|mem_reg~3073feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3073feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3073feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3073feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~5766 (
// Equation(s):
// \mem1|mem_reg~5766_combout  = (\mem1|mem_reg~5579_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5579_combout ),
	.datad(\mem1|mem_reg~5754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5766_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5766 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \mem1|mem_reg~3073 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3073feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3073_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3073 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3073 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \mem1|mem_reg~3329 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3329 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~1281feeder (
// Equation(s):
// \mem1|mem_reg~1281feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1281feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1281feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1281feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~5755 (
// Equation(s):
// \mem1|mem_reg~5755_combout  = (\mem1|mem_reg~5754_combout  & (\mem1|mem_reg~5577_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5754_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5577_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5755_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5755 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N9
dffeas \mem1|mem_reg~1281 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1281 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N14
cycloneive_lcell_comb \mem1|mem_reg~5763 (
// Equation(s):
// \mem1|mem_reg~5763_combout  = (\mem1|mem_reg~5581_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5581_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5763_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5763 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N15
dffeas \mem1|mem_reg~1025 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1025 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1025 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~4374 (
// Equation(s):
// \mem1|mem_reg~4374_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~1281_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~1025_q  & !\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~1281_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1025_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4374_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4374 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~4375 (
// Equation(s):
// \mem1|mem_reg~4375_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4374_combout  & ((\mem1|mem_reg~3329_q ))) # (!\mem1|mem_reg~4374_combout  & (\mem1|mem_reg~3073_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4374_combout ))))

	.dataa(\mem1|mem_reg~3073_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~3329_q ),
	.datad(\mem1|mem_reg~4374_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4375_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4375 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~3585feeder (
// Equation(s):
// \mem1|mem_reg~3585feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3585feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3585feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3585feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N21
dffeas \mem1|mem_reg~3585 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3585feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3585 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~5759 (
// Equation(s):
// \mem1|mem_reg~5759_combout  = (\mem1|mem_reg~5597_combout  & (\mem1|mem_reg~5754_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5597_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5759_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5759 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \mem1|mem_reg~1537 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1537 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~4381 (
// Equation(s):
// \mem1|mem_reg~4381_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~3585_q ) # ((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1537_q  & !\addr[4]~4_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3585_q ),
	.datac(\mem1|mem_reg~1537_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4381_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4381 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~5770 (
// Equation(s):
// \mem1|mem_reg~5770_combout  = (\mem1|mem_reg~5754_combout  & (\mem1|mem_reg~5599_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5754_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5599_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5770_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5770 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \mem1|mem_reg~3841 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3841 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~1793feeder (
// Equation(s):
// \mem1|mem_reg~1793feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1793feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1793feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1793feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~5767 (
// Equation(s):
// \mem1|mem_reg~5767_combout  = (\mem1|mem_reg~5754_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5754_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5595_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5767_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5767 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \mem1|mem_reg~1793 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1793feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1793 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1793 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~4382 (
// Equation(s):
// \mem1|mem_reg~4382_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4381_combout  & (\mem1|mem_reg~3841_q )) # (!\mem1|mem_reg~4381_combout  & ((\mem1|mem_reg~1793_q ))))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4381_combout ))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4381_combout ),
	.datac(\mem1|mem_reg~3841_q ),
	.datad(\mem1|mem_reg~1793_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4382_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4382 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~4383 (
// Equation(s):
// \mem1|mem_reg~4383_combout  = (\mem1|mem_reg~4380_combout  & (((\mem1|mem_reg~4382_combout )) # (!\addr[6]~8_combout ))) # (!\mem1|mem_reg~4380_combout  & (\addr[6]~8_combout  & (\mem1|mem_reg~4375_combout )))

	.dataa(\mem1|mem_reg~4380_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4375_combout ),
	.datad(\mem1|mem_reg~4382_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4383_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4383 .lut_mask = 16'hEA62;
defparam \mem1|mem_reg~4383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~2625feeder (
// Equation(s):
// \mem1|mem_reg~2625feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2625feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2625feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2625feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \mem1|mem_reg~2625 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2625 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2625 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \mem1|mem_reg~3649 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3649 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~5747 (
// Equation(s):
// \mem1|mem_reg~5747_combout  = (\mem1|mem_reg~5737_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5737_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5747_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5747 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \mem1|mem_reg~2113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2113 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~3137feeder (
// Equation(s):
// \mem1|mem_reg~3137feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3137feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~5749 (
// Equation(s):
// \mem1|mem_reg~5749_combout  = (\mem1|mem_reg~5579_combout  & (\mem1|mem_reg~5737_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5579_combout ),
	.datac(\mem1|mem_reg~5737_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5749_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5749 .lut_mask = 16'h80C0;
defparam \mem1|mem_reg~5749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \mem1|mem_reg~3137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3137 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~4364 (
// Equation(s):
// \mem1|mem_reg~4364_combout  = (\addr[5]~6_combout  & (\addr[6]~8_combout )) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~3137_q ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~2113_q ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~2113_q ),
	.datad(\mem1|mem_reg~3137_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4364_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4364 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~4365 (
// Equation(s):
// \mem1|mem_reg~4365_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4364_combout  & ((\mem1|mem_reg~3649_q ))) # (!\mem1|mem_reg~4364_combout  & (\mem1|mem_reg~2625_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4364_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~2625_q ),
	.datac(\mem1|mem_reg~3649_q ),
	.datad(\mem1|mem_reg~4364_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4365_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4365 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~3393feeder (
// Equation(s):
// \mem1|mem_reg~3393feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3393feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3393feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3393feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N17
dffeas \mem1|mem_reg~3393 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3393feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3393 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~5753 (
// Equation(s):
// \mem1|mem_reg~5753_combout  = (\mem1|mem_reg~5737_combout  & (\mem1|mem_reg~5599_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5737_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5599_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5753_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5753 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \mem1|mem_reg~3905 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3905 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~2881feeder (
// Equation(s):
// \mem1|mem_reg~2881feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2881feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2881feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2881feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~5751 (
// Equation(s):
// \mem1|mem_reg~5751_combout  = (\mem1|mem_reg~5575_combout  & (\mem1|mem_reg~5737_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5575_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5737_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5751_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5751 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \mem1|mem_reg~2881 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2881 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2881 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \mem1|mem_reg~5743 (
// Equation(s):
// \mem1|mem_reg~5743_combout  = (\mem1|mem_reg~5737_combout  & (\mem1|mem_reg~5591_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5737_combout ),
	.datad(\mem1|mem_reg~5591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5743_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5743 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \mem1|mem_reg~2369 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2369 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \mem1|mem_reg~4371 (
// Equation(s):
// \mem1|mem_reg~4371_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~2881_q ) # ((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~2369_q  & !\addr[6]~8_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~2881_q ),
	.datac(\mem1|mem_reg~2369_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4371_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4371 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~4372 (
// Equation(s):
// \mem1|mem_reg~4372_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4371_combout  & ((\mem1|mem_reg~3905_q ))) # (!\mem1|mem_reg~4371_combout  & (\mem1|mem_reg~3393_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4371_combout ))))

	.dataa(\mem1|mem_reg~3393_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3905_q ),
	.datad(\mem1|mem_reg~4371_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4372_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4372 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~577feeder (
// Equation(s):
// \mem1|mem_reg~577feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~577feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~577feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~577feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~5740 (
// Equation(s):
// \mem1|mem_reg~5740_combout  = (\mem1|mem_reg~5737_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5737_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5740_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5740 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \mem1|mem_reg~577 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~577feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~577 .is_wysiwyg = "true";
defparam \mem1|mem_reg~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~5738 (
// Equation(s):
// \mem1|mem_reg~5738_combout  = (\mem1|mem_reg~5737_combout  & (\mem1|mem_reg~5597_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5737_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5597_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5738_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5738 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \mem1|mem_reg~1601 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1601 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~5748 (
// Equation(s):
// \mem1|mem_reg~5748_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5737_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5589_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5737_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5748_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5748 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \mem1|mem_reg~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~65 .is_wysiwyg = "true";
defparam \mem1|mem_reg~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~1089feeder (
// Equation(s):
// \mem1|mem_reg~1089feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1089feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1089feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1089feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~5746 (
// Equation(s):
// \mem1|mem_reg~5746_combout  = (\mem1|mem_reg~5737_combout  & (\mem1|mem_reg~5581_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5737_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5581_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5746_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5746 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N31
dffeas \mem1|mem_reg~1089 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1089feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1089_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1089 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1089 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~4368 (
// Equation(s):
// \mem1|mem_reg~4368_combout  = (\addr[5]~6_combout  & (\addr[6]~8_combout )) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~1089_q ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~65_q ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~65_q ),
	.datad(\mem1|mem_reg~1089_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4368_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4368 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~4369 (
// Equation(s):
// \mem1|mem_reg~4369_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4368_combout  & ((\mem1|mem_reg~1601_q ))) # (!\mem1|mem_reg~4368_combout  & (\mem1|mem_reg~577_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4368_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~577_q ),
	.datac(\mem1|mem_reg~1601_q ),
	.datad(\mem1|mem_reg~4368_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4369_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4369 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~1345feeder (
// Equation(s):
// \mem1|mem_reg~1345feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1345feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1345feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1345feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~5742 (
// Equation(s):
// \mem1|mem_reg~5742_combout  = (\mem1|mem_reg~5577_combout  & (\mem1|mem_reg~5737_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5577_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5737_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5742_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5742 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N13
dffeas \mem1|mem_reg~1345 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1345 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~5750 (
// Equation(s):
// \mem1|mem_reg~5750_combout  = (\mem1|mem_reg~5737_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5737_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5595_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5750_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5750 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \mem1|mem_reg~1857 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1857 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1857 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~833feeder (
// Equation(s):
// \mem1|mem_reg~833feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~833feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~833feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~833feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneive_lcell_comb \mem1|mem_reg~5752 (
// Equation(s):
// \mem1|mem_reg~5752_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5737_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5737_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5752_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5752 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \mem1|mem_reg~833 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~833feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~833 .is_wysiwyg = "true";
defparam \mem1|mem_reg~833 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \mem1|mem_reg~5744 (
// Equation(s):
// \mem1|mem_reg~5744_combout  = (\mem1|mem_reg~5737_combout  & (\mem1|mem_reg~5585_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5737_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5585_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5744_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5744 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \mem1|mem_reg~321 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~321 .is_wysiwyg = "true";
defparam \mem1|mem_reg~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \mem1|mem_reg~4366 (
// Equation(s):
// \mem1|mem_reg~4366_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~833_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~321_q )))))

	.dataa(\mem1|mem_reg~833_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~321_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4366_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4366 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~4367 (
// Equation(s):
// \mem1|mem_reg~4367_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4366_combout  & ((\mem1|mem_reg~1857_q ))) # (!\mem1|mem_reg~4366_combout  & (\mem1|mem_reg~1345_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4366_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1345_q ),
	.datac(\mem1|mem_reg~1857_q ),
	.datad(\mem1|mem_reg~4366_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4367_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4367 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~4370 (
// Equation(s):
// \mem1|mem_reg~4370_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~4367_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4369_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4369_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4367_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4370_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4370 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~4370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~4373 (
// Equation(s):
// \mem1|mem_reg~4373_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4370_combout  & ((\mem1|mem_reg~4372_combout ))) # (!\mem1|mem_reg~4370_combout  & (\mem1|mem_reg~4365_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4370_combout ))))

	.dataa(\mem1|mem_reg~4365_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4372_combout ),
	.datad(\mem1|mem_reg~4370_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4373_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4373 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~4384 (
// Equation(s):
// \mem1|mem_reg~4384_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~4373_combout ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~4383_combout ))))

	.dataa(\mem1|mem_reg~4383_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4373_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4384_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4384 .lut_mask = 16'hF2C2;
defparam \mem1|mem_reg~4384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~2945feeder (
// Equation(s):
// \mem1|mem_reg~2945feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2945feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2945feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2945feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~5734 (
// Equation(s):
// \mem1|mem_reg~5734_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5575_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5720_combout ),
	.datad(\mem1|mem_reg~5575_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5734_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5734 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \mem1|mem_reg~2945 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2945 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2945 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~897feeder (
// Equation(s):
// \mem1|mem_reg~897feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~897feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~897feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~897feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~5726 (
// Equation(s):
// \mem1|mem_reg~5726_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5571_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5720_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5571_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5726_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5726 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \mem1|mem_reg~897 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~897feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~897 .is_wysiwyg = "true";
defparam \mem1|mem_reg~897 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~5727 (
// Equation(s):
// \mem1|mem_reg~5727_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5720_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5727_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5727 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \mem1|mem_reg~641 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~641 .is_wysiwyg = "true";
defparam \mem1|mem_reg~641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \mem1|mem_reg~4354 (
// Equation(s):
// \mem1|mem_reg~4354_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~897_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~641_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~897_q ),
	.datac(\mem1|mem_reg~641_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4354_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4354 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~2689feeder (
// Equation(s):
// \mem1|mem_reg~2689feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2689feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2689feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2689feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \mem1|mem_reg~2689 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2689 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~4355 (
// Equation(s):
// \mem1|mem_reg~4355_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4354_combout  & (\mem1|mem_reg~2945_q )) # (!\mem1|mem_reg~4354_combout  & ((\mem1|mem_reg~2689_q ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4354_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2945_q ),
	.datac(\mem1|mem_reg~4354_combout ),
	.datad(\mem1|mem_reg~2689_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4355_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4355 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~4355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~385feeder (
// Equation(s):
// \mem1|mem_reg~385feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~385feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~385feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~385feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \mem1|mem_reg~5730 (
// Equation(s):
// \mem1|mem_reg~5730_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5720_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\mem1|mem_reg~5720_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5730_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5730 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \mem1|mem_reg~385 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~385feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~385 .is_wysiwyg = "true";
defparam \mem1|mem_reg~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~5722 (
// Equation(s):
// \mem1|mem_reg~5722_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5591_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5720_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5722_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5722 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N5
dffeas \mem1|mem_reg~2433 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2433 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2433 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~2177feeder (
// Equation(s):
// \mem1|mem_reg~2177feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2177feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~5723 (
// Equation(s):
// \mem1|mem_reg~5723_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5720_combout ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5723_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5723 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \mem1|mem_reg~2177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2177 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~5731 (
// Equation(s):
// \mem1|mem_reg~5731_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5589_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5720_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5589_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5731_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5731 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \mem1|mem_reg~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~129 .is_wysiwyg = "true";
defparam \mem1|mem_reg~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~4358 (
// Equation(s):
// \mem1|mem_reg~4358_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~2177_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~129_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2177_q ),
	.datac(\mem1|mem_reg~129_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4358_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4358 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~4359 (
// Equation(s):
// \mem1|mem_reg~4359_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4358_combout  & ((\mem1|mem_reg~2433_q ))) # (!\mem1|mem_reg~4358_combout  & (\mem1|mem_reg~385_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4358_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~385_q ),
	.datac(\mem1|mem_reg~2433_q ),
	.datad(\mem1|mem_reg~4358_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4359_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4359 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \mem1|mem_reg~1409feeder (
// Equation(s):
// \mem1|mem_reg~1409feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1409feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1409feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1409feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~5732 (
// Equation(s):
// \mem1|mem_reg~5732_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5577_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5720_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5577_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5732_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5732 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \mem1|mem_reg~1409 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1409 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~3201feeder (
// Equation(s):
// \mem1|mem_reg~3201feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3201feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~5721 (
// Equation(s):
// \mem1|mem_reg~5721_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5579_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5720_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5579_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5721_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5721 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \mem1|mem_reg~3201 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3201 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~5729 (
// Equation(s):
// \mem1|mem_reg~5729_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5581_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5720_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5581_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5729_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5729 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \mem1|mem_reg~1153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1153 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~4356 (
// Equation(s):
// \mem1|mem_reg~4356_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~3201_q ) # ((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1153_q  & !\addr[4]~4_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3201_q ),
	.datac(\mem1|mem_reg~1153_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4356_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4356 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \mem1|mem_reg~3457 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3457 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~4357 (
// Equation(s):
// \mem1|mem_reg~4357_combout  = (\mem1|mem_reg~4356_combout  & (((\mem1|mem_reg~3457_q ) # (!\addr[4]~4_combout )))) # (!\mem1|mem_reg~4356_combout  & (\mem1|mem_reg~1409_q  & ((\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~1409_q ),
	.datab(\mem1|mem_reg~4356_combout ),
	.datac(\mem1|mem_reg~3457_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4357_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4357 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~4360 (
// Equation(s):
// \mem1|mem_reg~4360_combout  = (\addr[6]~8_combout  & ((\addr[5]~6_combout ) # ((\mem1|mem_reg~4357_combout )))) # (!\addr[6]~8_combout  & (!\addr[5]~6_combout  & (\mem1|mem_reg~4359_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4359_combout ),
	.datad(\mem1|mem_reg~4357_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4360_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4360 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~5728 (
// Equation(s):
// \mem1|mem_reg~5728_combout  = (\mem1|mem_reg~5720_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5720_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5595_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5728_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5728 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N19
dffeas \mem1|mem_reg~1921 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1921 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~5725 (
// Equation(s):
// \mem1|mem_reg~5725_combout  = (\mem1|mem_reg~5597_combout  & (\mem1|mem_reg~5720_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5597_combout ),
	.datad(\mem1|mem_reg~5720_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5725_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5725 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N11
dffeas \mem1|mem_reg~1665 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1665 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~4361 (
// Equation(s):
// \mem1|mem_reg~4361_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~1921_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~1665_q  & !\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~1921_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1665_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4361_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4361 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~3713feeder (
// Equation(s):
// \mem1|mem_reg~3713feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3713feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3713feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3713feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~5733 (
// Equation(s):
// \mem1|mem_reg~5733_combout  = (\mem1|mem_reg~5593_combout  & (\mem1|mem_reg~5720_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5593_combout ),
	.datad(\mem1|mem_reg~5720_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5733_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5733 .lut_mask = 16'hB000;
defparam \mem1|mem_reg~5733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \mem1|mem_reg~3713 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3713 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~5736 (
// Equation(s):
// \mem1|mem_reg~5736_combout  = (\mem1|mem_reg~5599_combout  & (\mem1|mem_reg~5720_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5599_combout ),
	.datad(\mem1|mem_reg~5720_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5736_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5736 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N13
dffeas \mem1|mem_reg~3969 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3969 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~4362 (
// Equation(s):
// \mem1|mem_reg~4362_combout  = (\mem1|mem_reg~4361_combout  & (((\mem1|mem_reg~3969_q ) # (!\addr[7]~1_combout )))) # (!\mem1|mem_reg~4361_combout  & (\mem1|mem_reg~3713_q  & ((\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~4361_combout ),
	.datab(\mem1|mem_reg~3713_q ),
	.datac(\mem1|mem_reg~3969_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4362_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4362 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~4363 (
// Equation(s):
// \mem1|mem_reg~4363_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4360_combout  & ((\mem1|mem_reg~4362_combout ))) # (!\mem1|mem_reg~4360_combout  & (\mem1|mem_reg~4355_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4360_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4355_combout ),
	.datac(\mem1|mem_reg~4360_combout ),
	.datad(\mem1|mem_reg~4362_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4363_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4363 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~4363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~4395 (
// Equation(s):
// \mem1|mem_reg~4395_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4384_combout  & (\mem1|mem_reg~4394_combout )) # (!\mem1|mem_reg~4384_combout  & ((\mem1|mem_reg~4363_combout ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4384_combout ))))

	.dataa(\mem1|mem_reg~4394_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4384_combout ),
	.datad(\mem1|mem_reg~4363_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4395_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4395 .lut_mask = 16'hBCB0;
defparam \mem1|mem_reg~4395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~6000 (
// Equation(s):
// \mem1|mem_reg~6000_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6000_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6000 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~5716 (
// Equation(s):
// \mem1|mem_reg~5716_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5575_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5703_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5575_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5716_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5716 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N11
dffeas \mem1|mem_reg~3025 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6000_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3025 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3025 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~6003 (
// Equation(s):
// \mem1|mem_reg~6003_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6003_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6003 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~5719 (
// Equation(s):
// \mem1|mem_reg~5719_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5599_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5703_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5599_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5719_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5719 .lut_mask = 16'h80A0;
defparam \mem1|mem_reg~5719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \mem1|mem_reg~4049 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6003_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4049 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4049 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~6002 (
// Equation(s):
// \mem1|mem_reg~6002_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6002_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6002 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N29
dffeas \mem1|mem_reg~2513 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6002_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2513 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~6001 (
// Equation(s):
// \mem1|mem_reg~6001_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6001_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6001 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N27
dffeas \mem1|mem_reg~3537 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6001_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3537 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~4350 (
// Equation(s):
// \mem1|mem_reg~4350_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout ) # (!\mem1|mem_reg~3537_q )))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~2513_q  & (!\addr[5]~6_combout )))

	.dataa(\mem1|mem_reg~2513_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~3537_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4350_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4350 .lut_mask = 16'hC1CD;
defparam \mem1|mem_reg~4350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~4351 (
// Equation(s):
// \mem1|mem_reg~4351_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4350_combout  & ((!\mem1|mem_reg~4049_q ))) # (!\mem1|mem_reg~4350_combout  & (!\mem1|mem_reg~3025_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4350_combout ))))

	.dataa(\mem1|mem_reg~3025_q ),
	.datab(\mem1|mem_reg~4049_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4350_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4351_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4351 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~977feeder (
// Equation(s):
// \mem1|mem_reg~977feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~977feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~977feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~977feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneive_lcell_comb \mem1|mem_reg~5704 (
// Equation(s):
// \mem1|mem_reg~5704_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5703_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5703_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5704_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5704 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N19
dffeas \mem1|mem_reg~977 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~977feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~977 .is_wysiwyg = "true";
defparam \mem1|mem_reg~977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~5707 (
// Equation(s):
// \mem1|mem_reg~5707_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5703_combout ),
	.datab(\mem1|mem_reg~5595_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5707_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5707 .lut_mask = 16'h8088;
defparam \mem1|mem_reg~5707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N27
dffeas \mem1|mem_reg~2001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2001 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N28
cycloneive_lcell_comb \mem1|mem_reg~1489feeder (
// Equation(s):
// \mem1|mem_reg~1489feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1489feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1489feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1489feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~5705 (
// Equation(s):
// \mem1|mem_reg~5705_combout  = (\mem1|mem_reg~5577_combout  & (\mem1|mem_reg~5703_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5577_combout ),
	.datad(\mem1|mem_reg~5703_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5705_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5705 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N29
dffeas \mem1|mem_reg~1489 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1489feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1489 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~5706 (
// Equation(s):
// \mem1|mem_reg~5706_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5585_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5703_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5585_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5706_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5706 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N1
dffeas \mem1|mem_reg~465 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~465 .is_wysiwyg = "true";
defparam \mem1|mem_reg~465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N0
cycloneive_lcell_comb \mem1|mem_reg~4343 (
// Equation(s):
// \mem1|mem_reg~4343_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1489_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~465_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1489_q ),
	.datac(\mem1|mem_reg~465_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4343_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4343 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N26
cycloneive_lcell_comb \mem1|mem_reg~4344 (
// Equation(s):
// \mem1|mem_reg~4344_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4343_combout  & ((\mem1|mem_reg~2001_q ))) # (!\mem1|mem_reg~4343_combout  & (\mem1|mem_reg~977_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4343_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~977_q ),
	.datac(\mem1|mem_reg~2001_q ),
	.datad(\mem1|mem_reg~4343_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4344_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4344 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~1745feeder (
// Equation(s):
// \mem1|mem_reg~1745feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1745feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1745feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1745feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~5715 (
// Equation(s):
// \mem1|mem_reg~5715_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5597_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5703_combout ),
	.datad(\mem1|mem_reg~5597_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5715_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5715 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N19
dffeas \mem1|mem_reg~1745 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1745 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1745 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~721feeder (
// Equation(s):
// \mem1|mem_reg~721feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~721feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~721feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~721feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~5713 (
// Equation(s):
// \mem1|mem_reg~5713_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5703_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5713_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5713 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \mem1|mem_reg~721 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~721 .is_wysiwyg = "true";
defparam \mem1|mem_reg~721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneive_lcell_comb \mem1|mem_reg~5714 (
// Equation(s):
// \mem1|mem_reg~5714_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5589_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5703_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5589_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5714_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5714 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N5
dffeas \mem1|mem_reg~209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~209 .is_wysiwyg = "true";
defparam \mem1|mem_reg~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~4347 (
// Equation(s):
// \mem1|mem_reg~4347_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~721_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~209_q )))))

	.dataa(\mem1|mem_reg~721_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~209_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4347_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4347 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~1233feeder (
// Equation(s):
// \mem1|mem_reg~1233feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1233feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~5712 (
// Equation(s):
// \mem1|mem_reg~5712_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5581_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5703_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5581_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5712_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5712 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N29
dffeas \mem1|mem_reg~1233 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1233 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~4348 (
// Equation(s):
// \mem1|mem_reg~4348_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4347_combout  & (\mem1|mem_reg~1745_q )) # (!\mem1|mem_reg~4347_combout  & ((\mem1|mem_reg~1233_q ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4347_combout ))))

	.dataa(\mem1|mem_reg~1745_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4347_combout ),
	.datad(\mem1|mem_reg~1233_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4348_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4348 .lut_mask = 16'hBCB0;
defparam \mem1|mem_reg~4348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneive_lcell_comb \mem1|mem_reg~5999 (
// Equation(s):
// \mem1|mem_reg~5999_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5999_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5999 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N0
cycloneive_lcell_comb \mem1|mem_reg~5711 (
// Equation(s):
// \mem1|mem_reg~5711_combout  = (\mem1|mem_reg~5593_combout  & (\mem1|mem_reg~5703_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5593_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5703_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5711_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5711 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N23
dffeas \mem1|mem_reg~3793 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5999_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3793 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3793 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneive_lcell_comb \mem1|mem_reg~5996 (
// Equation(s):
// \mem1|mem_reg~5996_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5996_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5996 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N29
dffeas \mem1|mem_reg~3281 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5996_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3281 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~5998 (
// Equation(s):
// \mem1|mem_reg~5998_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5998_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5998 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~5710 (
// Equation(s):
// \mem1|mem_reg~5710_combout  = (\mem1|mem_reg~5703_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5703_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5710_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5710 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \mem1|mem_reg~2257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5998_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2257 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~5997 (
// Equation(s):
// \mem1|mem_reg~5997_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5997_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5997 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N13
dffeas \mem1|mem_reg~2769 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5997_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2769 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2769 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~4345 (
// Equation(s):
// \mem1|mem_reg~4345_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~2769_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~2257_q ))))

	.dataa(\mem1|mem_reg~2257_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~2769_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4345_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4345 .lut_mask = 16'hC1F1;
defparam \mem1|mem_reg~4345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~4346 (
// Equation(s):
// \mem1|mem_reg~4346_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4345_combout  & (!\mem1|mem_reg~3793_q )) # (!\mem1|mem_reg~4345_combout  & ((!\mem1|mem_reg~3281_q ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4345_combout ))))

	.dataa(\mem1|mem_reg~3793_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3281_q ),
	.datad(\mem1|mem_reg~4345_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4346_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4346 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~4349 (
// Equation(s):
// \mem1|mem_reg~4349_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~4346_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4348_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4348_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4346_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4349_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4349 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~4349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~4352 (
// Equation(s):
// \mem1|mem_reg~4352_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4349_combout  & (\mem1|mem_reg~4351_combout )) # (!\mem1|mem_reg~4349_combout  & ((\mem1|mem_reg~4344_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4349_combout ))))

	.dataa(\mem1|mem_reg~4351_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4344_combout ),
	.datad(\mem1|mem_reg~4349_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4352_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4352 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~5983 (
// Equation(s):
// \mem1|mem_reg~5983_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5983_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5983 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N25
dffeas \mem1|mem_reg~3665 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5983_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3665 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~5982 (
// Equation(s):
// \mem1|mem_reg~5982_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5982_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5982 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~5672 (
// Equation(s):
// \mem1|mem_reg~5672_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5669_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5672_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5672 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \mem1|mem_reg~2129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5982_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2129 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~5981 (
// Equation(s):
// \mem1|mem_reg~5981_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5981_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5981 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~5671 (
// Equation(s):
// \mem1|mem_reg~5671_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5579_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5669_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5579_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5671_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5671 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N19
dffeas \mem1|mem_reg~3153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5981_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3153 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~4322 (
// Equation(s):
// \mem1|mem_reg~4322_combout  = (\addr[6]~8_combout  & ((\addr[5]~6_combout ) # ((!\mem1|mem_reg~3153_q )))) # (!\addr[6]~8_combout  & (!\addr[5]~6_combout  & (!\mem1|mem_reg~2129_q )))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~2129_q ),
	.datad(\mem1|mem_reg~3153_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4322_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4322 .lut_mask = 16'h89AB;
defparam \mem1|mem_reg~4322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~5980 (
// Equation(s):
// \mem1|mem_reg~5980_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5980_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5980 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N5
dffeas \mem1|mem_reg~2641 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5980_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2641 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~4323 (
// Equation(s):
// \mem1|mem_reg~4323_combout  = (\mem1|mem_reg~4322_combout  & (((!\addr[5]~6_combout )) # (!\mem1|mem_reg~3665_q ))) # (!\mem1|mem_reg~4322_combout  & (((!\mem1|mem_reg~2641_q  & \addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~3665_q ),
	.datab(\mem1|mem_reg~4322_combout ),
	.datac(\mem1|mem_reg~2641_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4323_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4323 .lut_mask = 16'h47CC;
defparam \mem1|mem_reg~4323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~1361feeder (
// Equation(s):
// \mem1|mem_reg~1361feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1361feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1361feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1361feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~5674 (
// Equation(s):
// \mem1|mem_reg~5674_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5577_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5669_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5577_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5674_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5674 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N3
dffeas \mem1|mem_reg~1361 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1361 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~5677 (
// Equation(s):
// \mem1|mem_reg~5677_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5669_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5595_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5677_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5677 .lut_mask = 16'hC400;
defparam \mem1|mem_reg~5677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N23
dffeas \mem1|mem_reg~1873 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1873 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~849feeder (
// Equation(s):
// \mem1|mem_reg~849feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~849feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~849feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~849feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneive_lcell_comb \mem1|mem_reg~5675 (
// Equation(s):
// \mem1|mem_reg~5675_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5669_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5669_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5675_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5675 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N5
dffeas \mem1|mem_reg~849 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~849feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~849 .is_wysiwyg = "true";
defparam \mem1|mem_reg~849 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneive_lcell_comb \mem1|mem_reg~5676 (
// Equation(s):
// \mem1|mem_reg~5676_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5669_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\mem1|mem_reg~5669_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5676_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5676 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N21
dffeas \mem1|mem_reg~337 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~337 .is_wysiwyg = "true";
defparam \mem1|mem_reg~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~4324 (
// Equation(s):
// \mem1|mem_reg~4324_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~849_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~337_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~849_q ),
	.datac(\mem1|mem_reg~337_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4324_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4324 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~4325 (
// Equation(s):
// \mem1|mem_reg~4325_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4324_combout  & ((\mem1|mem_reg~1873_q ))) # (!\mem1|mem_reg~4324_combout  & (\mem1|mem_reg~1361_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4324_combout ))))

	.dataa(\mem1|mem_reg~1361_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~1873_q ),
	.datad(\mem1|mem_reg~4324_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4325_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4325 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~593feeder (
// Equation(s):
// \mem1|mem_reg~593feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~593feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~593feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~593feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~5678 (
// Equation(s):
// \mem1|mem_reg~5678_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5669_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5678_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5678 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N31
dffeas \mem1|mem_reg~593 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~593 .is_wysiwyg = "true";
defparam \mem1|mem_reg~593 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N21
dffeas \mem1|mem_reg~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~81 .is_wysiwyg = "true";
defparam \mem1|mem_reg~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~1617feeder (
// Equation(s):
// \mem1|mem_reg~1617feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1617feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1617feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1617feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~5681 (
// Equation(s):
// \mem1|mem_reg~5681_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5597_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5669_combout ),
	.datad(\mem1|mem_reg~5597_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5681_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5681 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N11
dffeas \mem1|mem_reg~1617 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1617 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5679 (
// Equation(s):
// \mem1|mem_reg~5679_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5581_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5669_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5581_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5679_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5679 .lut_mask = 16'h80A0;
defparam \mem1|mem_reg~5679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N29
dffeas \mem1|mem_reg~1105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1105 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~4326 (
// Equation(s):
// \mem1|mem_reg~4326_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~1617_q ) # ((!\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~1105_q  & \addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~1617_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~1105_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4326_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4326 .lut_mask = 16'hB8CC;
defparam \mem1|mem_reg~4326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~4327 (
// Equation(s):
// \mem1|mem_reg~4327_combout  = (\addr[6]~8_combout  & (((\mem1|mem_reg~4326_combout )))) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~4326_combout  & (\mem1|mem_reg~593_q )) # (!\mem1|mem_reg~4326_combout  & ((\mem1|mem_reg~81_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~593_q ),
	.datac(\mem1|mem_reg~81_q ),
	.datad(\mem1|mem_reg~4326_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4327_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4327 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~4328 (
// Equation(s):
// \mem1|mem_reg~4328_combout  = (\addr[4]~4_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~4325_combout )))) # (!\addr[4]~4_combout  & (!\addr[7]~1_combout  & ((\mem1|mem_reg~4327_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4325_combout ),
	.datad(\mem1|mem_reg~4327_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4328_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4328 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~5984 (
// Equation(s):
// \mem1|mem_reg~5984_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5984_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5984 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N21
dffeas \mem1|mem_reg~3409 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5984_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3409 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~5986 (
// Equation(s):
// \mem1|mem_reg~5986_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5986_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5986 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~5684 (
// Equation(s):
// \mem1|mem_reg~5684_combout  = (\mem1|mem_reg~5591_combout  & (\mem1|mem_reg~5669_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\mem1|mem_reg~5591_combout ),
	.datac(\mem1|mem_reg~5669_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5684_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5684 .lut_mask = 16'hC040;
defparam \mem1|mem_reg~5684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \mem1|mem_reg~2385 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5986_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2385 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~5985 (
// Equation(s):
// \mem1|mem_reg~5985_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5985_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5985 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~5683 (
// Equation(s):
// \mem1|mem_reg~5683_combout  = (\mem1|mem_reg~5575_combout  & (\mem1|mem_reg~5669_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5575_combout ),
	.datad(\mem1|mem_reg~5669_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5683_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5683 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N23
dffeas \mem1|mem_reg~2897 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5985_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2897 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2897 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~4329 (
// Equation(s):
// \mem1|mem_reg~4329_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout ) # (!\mem1|mem_reg~2897_q )))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~2385_q  & ((!\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~2385_q ),
	.datab(\mem1|mem_reg~2897_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4329_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4329 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~5987 (
// Equation(s):
// \mem1|mem_reg~5987_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5987_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5987 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~5685 (
// Equation(s):
// \mem1|mem_reg~5685_combout  = (\mem1|mem_reg~5669_combout  & (\mem1|mem_reg~5599_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5669_combout ),
	.datad(\mem1|mem_reg~5599_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5685_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5685 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N31
dffeas \mem1|mem_reg~3921 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5987_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3921 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~4330 (
// Equation(s):
// \mem1|mem_reg~4330_combout  = (\mem1|mem_reg~4329_combout  & (((!\addr[6]~8_combout ) # (!\mem1|mem_reg~3921_q )))) # (!\mem1|mem_reg~4329_combout  & (!\mem1|mem_reg~3409_q  & ((\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~3409_q ),
	.datab(\mem1|mem_reg~4329_combout ),
	.datac(\mem1|mem_reg~3921_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4330_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4330 .lut_mask = 16'h1DCC;
defparam \mem1|mem_reg~4330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~4331 (
// Equation(s):
// \mem1|mem_reg~4331_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4328_combout  & ((\mem1|mem_reg~4330_combout ))) # (!\mem1|mem_reg~4328_combout  & (\mem1|mem_reg~4323_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4328_combout ))))

	.dataa(\mem1|mem_reg~4323_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4328_combout ),
	.datad(\mem1|mem_reg~4330_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4331_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4331 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~4331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~5995 (
// Equation(s):
// \mem1|mem_reg~5995_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5995_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5995 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~5702 (
// Equation(s):
// \mem1|mem_reg~5702_combout  = (\mem1|mem_reg~5686_combout  & (\mem1|mem_reg~5599_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5686_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5599_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5702_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5702 .lut_mask = 16'h8A00;
defparam \mem1|mem_reg~5702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N9
dffeas \mem1|mem_reg~3857 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5995_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3857 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3857 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~5994 (
// Equation(s):
// \mem1|mem_reg~5994_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5994_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5994 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N21
dffeas \mem1|mem_reg~3601 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5994_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3601 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~5701 (
// Equation(s):
// \mem1|mem_reg~5701_combout  = (\mem1|mem_reg~5686_combout  & (\mem1|mem_reg~5597_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5686_combout ),
	.datad(\mem1|mem_reg~5597_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5701_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5701 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N13
dffeas \mem1|mem_reg~1553 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1553 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1553 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~4339 (
// Equation(s):
// \mem1|mem_reg~4339_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )) # (!\mem1|mem_reg~3601_q ))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1553_q  & !\addr[4]~4_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3601_q ),
	.datac(\mem1|mem_reg~1553_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4339_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4339 .lut_mask = 16'hAA72;
defparam \mem1|mem_reg~4339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~5700 (
// Equation(s):
// \mem1|mem_reg~5700_combout  = (\mem1|mem_reg~5686_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5686_combout ),
	.datad(\mem1|mem_reg~5595_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5700_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5700 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N3
dffeas \mem1|mem_reg~1809 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1809 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~4340 (
// Equation(s):
// \mem1|mem_reg~4340_combout  = (\mem1|mem_reg~4339_combout  & (((!\addr[4]~4_combout )) # (!\mem1|mem_reg~3857_q ))) # (!\mem1|mem_reg~4339_combout  & (((\mem1|mem_reg~1809_q  & \addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~3857_q ),
	.datab(\mem1|mem_reg~4339_combout ),
	.datac(\mem1|mem_reg~1809_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4340_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4340 .lut_mask = 16'h74CC;
defparam \mem1|mem_reg~4340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~5989 (
// Equation(s):
// \mem1|mem_reg~5989_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5989_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5989 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N19
dffeas \mem1|mem_reg~3345 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5989_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3345 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~5988 (
// Equation(s):
// \mem1|mem_reg~5988_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5988_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5988 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~5687 (
// Equation(s):
// \mem1|mem_reg~5687_combout  = (\mem1|mem_reg~5579_combout  & (\mem1|mem_reg~5686_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5579_combout ),
	.datad(\mem1|mem_reg~5686_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5687_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5687 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N27
dffeas \mem1|mem_reg~3089 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5988_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3089_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3089 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3089 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N26
cycloneive_lcell_comb \mem1|mem_reg~1297feeder (
// Equation(s):
// \mem1|mem_reg~1297feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1297feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1297feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1297feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~5688 (
// Equation(s):
// \mem1|mem_reg~5688_combout  = (\mem1|mem_reg~5686_combout  & (\mem1|mem_reg~5577_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5686_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\mem1|mem_reg~5577_combout ),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5688_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5688 .lut_mask = 16'hA020;
defparam \mem1|mem_reg~5688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N27
dffeas \mem1|mem_reg~1297 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1297 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~5689 (
// Equation(s):
// \mem1|mem_reg~5689_combout  = (\mem1|mem_reg~5686_combout  & (\mem1|mem_reg~5581_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5686_combout ),
	.datad(\mem1|mem_reg~5581_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5689_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5689 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N19
dffeas \mem1|mem_reg~1041 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1041 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1041 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~4332 (
// Equation(s):
// \mem1|mem_reg~4332_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~1297_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~1041_q  & !\addr[7]~1_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1297_q ),
	.datac(\mem1|mem_reg~1041_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4332_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4332 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~4333 (
// Equation(s):
// \mem1|mem_reg~4333_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4332_combout  & (!\mem1|mem_reg~3345_q )) # (!\mem1|mem_reg~4332_combout  & ((!\mem1|mem_reg~3089_q ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4332_combout ))))

	.dataa(\mem1|mem_reg~3345_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~3089_q ),
	.datad(\mem1|mem_reg~4332_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4333_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4333 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~5991 (
// Equation(s):
// \mem1|mem_reg~5991_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5991_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5991 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \mem1|mem_reg~2833 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5991_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2833 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2833 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~5990 (
// Equation(s):
// \mem1|mem_reg~5990_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5990_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5990 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N11
dffeas \mem1|mem_reg~2577 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5990_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2577 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~5693 (
// Equation(s):
// \mem1|mem_reg~5693_combout  = (\mem1|mem_reg~5686_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5686_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5693_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5693 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N15
dffeas \mem1|mem_reg~529 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~529 .is_wysiwyg = "true";
defparam \mem1|mem_reg~529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~4334 (
// Equation(s):
// \mem1|mem_reg~4334_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )) # (!\mem1|mem_reg~2577_q ))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~529_q  & !\addr[4]~4_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2577_q ),
	.datac(\mem1|mem_reg~529_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4334_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4334 .lut_mask = 16'hAA72;
defparam \mem1|mem_reg~4334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~5692 (
// Equation(s):
// \mem1|mem_reg~5692_combout  = (\mem1|mem_reg~5686_combout  & (\mem1|mem_reg~5571_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5686_combout ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5692_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5692 .lut_mask = 16'h80C0;
defparam \mem1|mem_reg~5692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N13
dffeas \mem1|mem_reg~785 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~785 .is_wysiwyg = "true";
defparam \mem1|mem_reg~785 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~4335 (
// Equation(s):
// \mem1|mem_reg~4335_combout  = (\mem1|mem_reg~4334_combout  & (((!\addr[4]~4_combout )) # (!\mem1|mem_reg~2833_q ))) # (!\mem1|mem_reg~4334_combout  & (((\mem1|mem_reg~785_q  & \addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~2833_q ),
	.datab(\mem1|mem_reg~4334_combout ),
	.datac(\mem1|mem_reg~785_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4335_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4335 .lut_mask = 16'h74CC;
defparam \mem1|mem_reg~4335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~5992 (
// Equation(s):
// \mem1|mem_reg~5992_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5992_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5992 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~5695 (
// Equation(s):
// \mem1|mem_reg~5695_combout  = (\mem1|mem_reg~5587_combout  & (\mem1|mem_reg~5686_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5587_combout ),
	.datad(\mem1|mem_reg~5686_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5695_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5695 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \mem1|mem_reg~2065 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5992_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2065 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2065 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N19
dffeas \mem1|mem_reg~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~17 .is_wysiwyg = "true";
defparam \mem1|mem_reg~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~5993 (
// Equation(s):
// \mem1|mem_reg~5993_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5993_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5993 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5698 (
// Equation(s):
// \mem1|mem_reg~5698_combout  = (\mem1|mem_reg~5591_combout  & (\mem1|mem_reg~5686_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5591_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5686_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5698_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5698 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N3
dffeas \mem1|mem_reg~2321 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5993_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2321 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~5696 (
// Equation(s):
// \mem1|mem_reg~5696_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5686_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5585_combout ),
	.datab(\contr|WideOr12~0_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\mem1|mem_reg~5686_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5696_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5696 .lut_mask = 16'hA200;
defparam \mem1|mem_reg~5696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \mem1|mem_reg~273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~273 .is_wysiwyg = "true";
defparam \mem1|mem_reg~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~4336 (
// Equation(s):
// \mem1|mem_reg~4336_combout  = (\addr[4]~4_combout  & ((\addr[7]~1_combout  & (!\mem1|mem_reg~2321_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~273_q ))))) # (!\addr[4]~4_combout  & (((\addr[7]~1_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2321_q ),
	.datac(\mem1|mem_reg~273_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4336_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4336 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~4337 (
// Equation(s):
// \mem1|mem_reg~4337_combout  = (\addr[4]~4_combout  & (((\mem1|mem_reg~4336_combout )))) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~4336_combout  & (!\mem1|mem_reg~2065_q )) # (!\mem1|mem_reg~4336_combout  & ((\mem1|mem_reg~17_q )))))

	.dataa(\mem1|mem_reg~2065_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~17_q ),
	.datad(\mem1|mem_reg~4336_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4337_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4337 .lut_mask = 16'hDD30;
defparam \mem1|mem_reg~4337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~4338 (
// Equation(s):
// \mem1|mem_reg~4338_combout  = (\addr[6]~8_combout  & (\addr[5]~6_combout )) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~4335_combout )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~4337_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4335_combout ),
	.datad(\mem1|mem_reg~4337_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4338_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4338 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~4341 (
// Equation(s):
// \mem1|mem_reg~4341_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4338_combout  & (\mem1|mem_reg~4340_combout )) # (!\mem1|mem_reg~4338_combout  & ((\mem1|mem_reg~4333_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4338_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4340_combout ),
	.datac(\mem1|mem_reg~4333_combout ),
	.datad(\mem1|mem_reg~4338_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4341_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4341 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~4342 (
// Equation(s):
// \mem1|mem_reg~4342_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((\mem1|mem_reg~4331_combout )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & ((\mem1|mem_reg~4341_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4331_combout ),
	.datad(\mem1|mem_reg~4341_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4342_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4342 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~5979 (
// Equation(s):
// \mem1|mem_reg~5979_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5979_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5979 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~5668 (
// Equation(s):
// \mem1|mem_reg~5668_combout  = (\mem1|mem_reg~5599_combout  & (\mem1|mem_reg~5652_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5599_combout ),
	.datad(\mem1|mem_reg~5652_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5668_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5668 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \mem1|mem_reg~3985 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5979_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3985 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~5978 (
// Equation(s):
// \mem1|mem_reg~5978_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5978_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5978 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~5665 (
// Equation(s):
// \mem1|mem_reg~5665_combout  = (\mem1|mem_reg~5593_combout  & (\mem1|mem_reg~5652_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5593_combout ),
	.datad(\mem1|mem_reg~5652_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5665_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5665 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N15
dffeas \mem1|mem_reg~3729 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5978_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3729 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3729 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
cycloneive_lcell_comb \mem1|mem_reg~1937feeder (
// Equation(s):
// \mem1|mem_reg~1937feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1937feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1937feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1937feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~5666 (
// Equation(s):
// \mem1|mem_reg~5666_combout  = (\mem1|mem_reg~5652_combout  & (\mem1|mem_reg~5595_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5652_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5595_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5666_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5666 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N21
dffeas \mem1|mem_reg~1937 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1937 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~5667 (
// Equation(s):
// \mem1|mem_reg~5667_combout  = (\mem1|mem_reg~5652_combout  & (\mem1|mem_reg~5597_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5652_combout ),
	.datad(\mem1|mem_reg~5597_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5667_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5667 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y15_N27
dffeas \mem1|mem_reg~1681 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1681 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1681 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~4319 (
// Equation(s):
// \mem1|mem_reg~4319_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~1937_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~1681_q )))))

	.dataa(\mem1|mem_reg~1937_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~1681_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4319_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4319 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~4320 (
// Equation(s):
// \mem1|mem_reg~4320_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4319_combout  & (!\mem1|mem_reg~3985_q )) # (!\mem1|mem_reg~4319_combout  & ((!\mem1|mem_reg~3729_q ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4319_combout ))))

	.dataa(\mem1|mem_reg~3985_q ),
	.datab(\mem1|mem_reg~3729_q ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4319_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4320_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4320 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~5972 (
// Equation(s):
// \mem1|mem_reg~5972_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5972_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5972 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \mem1|mem_reg~2705 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5972_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2705 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2705 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~5973 (
// Equation(s):
// \mem1|mem_reg~5973_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5973_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5973 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~5656 (
// Equation(s):
// \mem1|mem_reg~5656_combout  = (\mem1|mem_reg~5575_combout  & (\mem1|mem_reg~5652_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5575_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5652_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5656_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5656 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \mem1|mem_reg~2961 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5973_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2961 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2961 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~913feeder (
// Equation(s):
// \mem1|mem_reg~913feeder_combout  = \dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~913feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~913feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~913feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \mem1|mem_reg~5654 (
// Equation(s):
// \mem1|mem_reg~5654_combout  = (\mem1|mem_reg~5571_combout  & (\mem1|mem_reg~5652_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5571_combout ),
	.datad(\mem1|mem_reg~5652_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5654_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5654 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \mem1|mem_reg~913 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~913feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~913 .is_wysiwyg = "true";
defparam \mem1|mem_reg~913 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~5655 (
// Equation(s):
// \mem1|mem_reg~5655_combout  = (\mem1|mem_reg~5652_combout  & (\mem1|mem_reg~5573_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5652_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5655_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5655 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \mem1|mem_reg~657 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~657 .is_wysiwyg = "true";
defparam \mem1|mem_reg~657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~4312 (
// Equation(s):
// \mem1|mem_reg~4312_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~913_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~657_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~913_q ),
	.datac(\mem1|mem_reg~657_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4312_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4312 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~4313 (
// Equation(s):
// \mem1|mem_reg~4313_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4312_combout  & ((!\mem1|mem_reg~2961_q ))) # (!\mem1|mem_reg~4312_combout  & (!\mem1|mem_reg~2705_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4312_combout ))))

	.dataa(\mem1|mem_reg~2705_q ),
	.datab(\mem1|mem_reg~2961_q ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4312_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4313_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4313 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
cycloneive_lcell_comb \mem1|mem_reg~5977 (
// Equation(s):
// \mem1|mem_reg~5977_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5977_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5977 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~5664 (
// Equation(s):
// \mem1|mem_reg~5664_combout  = (\mem1|mem_reg~5652_combout  & (\mem1|mem_reg~5591_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5652_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5664_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5664 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N13
dffeas \mem1|mem_reg~2449 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5977_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2449 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~5976 (
// Equation(s):
// \mem1|mem_reg~5976_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5976_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5976 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~5661 (
// Equation(s):
// \mem1|mem_reg~5661_combout  = (\mem1|mem_reg~5652_combout  & (\mem1|mem_reg~5587_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5652_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5661_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5661 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N1
dffeas \mem1|mem_reg~2193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5976_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2193 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2193 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \mem1|mem_reg~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~145 .is_wysiwyg = "true";
defparam \mem1|mem_reg~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~4316 (
// Equation(s):
// \mem1|mem_reg~4316_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (!\mem1|mem_reg~2193_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~145_q )))))

	.dataa(\mem1|mem_reg~2193_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~145_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4316_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4316 .lut_mask = 16'hDD30;
defparam \mem1|mem_reg~4316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~5662 (
// Equation(s):
// \mem1|mem_reg~5662_combout  = (\mem1|mem_reg~5585_combout  & (\mem1|mem_reg~5652_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|WideOr12~0_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5585_combout ),
	.datad(\mem1|mem_reg~5652_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5662_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5662 .lut_mask = 16'hD000;
defparam \mem1|mem_reg~5662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N3
dffeas \mem1|mem_reg~401 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~401 .is_wysiwyg = "true";
defparam \mem1|mem_reg~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~4317 (
// Equation(s):
// \mem1|mem_reg~4317_combout  = (\mem1|mem_reg~4316_combout  & (((!\addr[4]~4_combout )) # (!\mem1|mem_reg~2449_q ))) # (!\mem1|mem_reg~4316_combout  & (((\mem1|mem_reg~401_q  & \addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~2449_q ),
	.datab(\mem1|mem_reg~4316_combout ),
	.datac(\mem1|mem_reg~401_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4317_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4317 .lut_mask = 16'h74CC;
defparam \mem1|mem_reg~4317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N6
cycloneive_lcell_comb \mem1|mem_reg~5975 (
// Equation(s):
// \mem1|mem_reg~5975_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5975_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5975 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N7
dffeas \mem1|mem_reg~3473 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5975_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3473 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~5657 (
// Equation(s):
// \mem1|mem_reg~5657_combout  = (\mem1|mem_reg~5652_combout  & (\mem1|mem_reg~5577_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5652_combout ),
	.datab(\contr|state.S22~q ),
	.datac(\mem1|mem_reg~5577_combout ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5657_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5657 .lut_mask = 16'h80A0;
defparam \mem1|mem_reg~5657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N19
dffeas \mem1|mem_reg~1425 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1425 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~5974 (
// Equation(s):
// \mem1|mem_reg~5974_combout  = !\dataw[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[1]~3_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5974_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5974 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \mem1|mem_reg~5658 (
// Equation(s):
// \mem1|mem_reg~5658_combout  = (\mem1|mem_reg~5579_combout  & (\mem1|mem_reg~5652_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5579_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5652_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5658_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5658 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \mem1|mem_reg~3217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5974_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3217 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~5659 (
// Equation(s):
// \mem1|mem_reg~5659_combout  = (\mem1|mem_reg~5581_combout  & (\mem1|mem_reg~5652_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5581_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5652_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5659_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5659 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N29
dffeas \mem1|mem_reg~1169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1169 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~4314 (
// Equation(s):
// \mem1|mem_reg~4314_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )) # (!\mem1|mem_reg~3217_q ))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1169_q  & !\addr[4]~4_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3217_q ),
	.datac(\mem1|mem_reg~1169_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4314_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4314 .lut_mask = 16'hAA72;
defparam \mem1|mem_reg~4314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~4315 (
// Equation(s):
// \mem1|mem_reg~4315_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4314_combout  & (!\mem1|mem_reg~3473_q )) # (!\mem1|mem_reg~4314_combout  & ((\mem1|mem_reg~1425_q ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4314_combout ))))

	.dataa(\mem1|mem_reg~3473_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1425_q ),
	.datad(\mem1|mem_reg~4314_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4315_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4315 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~4318 (
// Equation(s):
// \mem1|mem_reg~4318_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout ) # (\mem1|mem_reg~4315_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4317_combout  & (!\addr[5]~6_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4317_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4315_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4318_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4318 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~4321 (
// Equation(s):
// \mem1|mem_reg~4321_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4318_combout  & (\mem1|mem_reg~4320_combout )) # (!\mem1|mem_reg~4318_combout  & ((\mem1|mem_reg~4313_combout ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4318_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4320_combout ),
	.datac(\mem1|mem_reg~4313_combout ),
	.datad(\mem1|mem_reg~4318_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4321_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4321 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~4353 (
// Equation(s):
// \mem1|mem_reg~4353_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4342_combout  & (\mem1|mem_reg~4352_combout )) # (!\mem1|mem_reg~4342_combout  & ((\mem1|mem_reg~4321_combout ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4342_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4352_combout ),
	.datac(\mem1|mem_reg~4342_combout ),
	.datad(\mem1|mem_reg~4321_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4353_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4353 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~4353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~4396 (
// Equation(s):
// \mem1|mem_reg~4396_combout  = (\addr[0]~16_combout  & ((\addr[1]~14_combout ) # ((\mem1|mem_reg~4353_combout )))) # (!\addr[0]~16_combout  & (!\addr[1]~14_combout  & (\mem1|mem_reg~4395_combout )))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~4395_combout ),
	.datad(\mem1|mem_reg~4353_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4396_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4396 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~4439 (
// Equation(s):
// \mem1|mem_reg~4439_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~4396_combout  & ((\mem1|mem_reg~4438_combout ))) # (!\mem1|mem_reg~4396_combout  & (\mem1|mem_reg~4311_combout )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~4396_combout ))))

	.dataa(\mem1|mem_reg~4311_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~4438_combout ),
	.datad(\mem1|mem_reg~4396_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4439_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4439 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \IR|out[1]~feeder (
// Equation(s):
// \IR|out[1]~feeder_combout  = \mem1|mem_reg~4439_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|mem_reg~4439_combout ),
	.cin(gnd),
	.combout(\IR|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|out[1]~feeder .lut_mask = 16'hFF00;
defparam \IR|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \IR|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[1] .is_wysiwyg = "true";
defparam \IR|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \pc[1]~feeder (
// Equation(s):
// \pc[1]~feeder_combout  = \pc[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc[1]~0_combout ),
	.cin(gnd),
	.combout(\pc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[1]~feeder .lut_mask = 16'hFF00;
defparam \pc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc[1]~feeder_combout ),
	.asdata(\alu1|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\contr|state.S34~q ),
	.ena(\contr|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[1] .is_wysiwyg = "true";
defparam \pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneive_lcell_comb \RF_d2[1]~2 (
// Equation(s):
// \RF_d2[1]~2_combout  = (\contr|RFsrcd2[1]~0_combout  & (\contr|WideOr19~0_combout  & ((\T1|out [1])))) # (!\contr|RFsrcd2[1]~0_combout  & (((pc[1])) # (!\contr|WideOr19~0_combout )))

	.dataa(\contr|RFsrcd2[1]~0_combout ),
	.datab(\contr|WideOr19~0_combout ),
	.datac(pc[1]),
	.datad(\T1|out [1]),
	.cin(gnd),
	.combout(\RF_d2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[1]~2 .lut_mask = 16'hD951;
defparam \RF_d2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneive_lcell_comb \RF_d2[1]~3 (
// Equation(s):
// \RF_d2[1]~3_combout  = (\contr|WideOr19~0_combout  & (((\RF_d2[1]~2_combout )))) # (!\contr|WideOr19~0_combout  & ((\RF_d2[1]~2_combout  & ((\Acc|out [1]))) # (!\RF_d2[1]~2_combout  & (\IR|out [1]))))

	.dataa(\IR|out [1]),
	.datab(\contr|WideOr19~0_combout ),
	.datac(\Acc|out [1]),
	.datad(\RF_d2[1]~2_combout ),
	.cin(gnd),
	.combout(\RF_d2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[1]~3 .lut_mask = 16'hFC22;
defparam \RF_d2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cycloneive_lcell_comb \rf1_1|reg_file~17feeder (
// Equation(s):
// \rf1_1|reg_file~17feeder_combout  = \RF_d2[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~17feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \contr|Selector3~0 (
// Equation(s):
// \contr|Selector3~0_combout  = (\ac1|Equal18~9_combout  & (\IR|out [11] & \contr|state.S6~q ))

	.dataa(gnd),
	.datab(\ac1|Equal18~9_combout ),
	.datac(\IR|out [11]),
	.datad(\contr|state.S6~q ),
	.cin(gnd),
	.combout(\contr|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector3~0 .lut_mask = 16'hC000;
defparam \contr|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \contr|Selector3~1 (
// Equation(s):
// \contr|Selector3~1_combout  = (\contr|Selector3~0_combout ) # ((!\IR|out [11] & (\contr|state.S10~q  & \ac1|Equal18~12_combout )))

	.dataa(\IR|out [11]),
	.datab(\contr|state.S10~q ),
	.datac(\contr|Selector3~0_combout ),
	.datad(\ac1|Equal18~12_combout ),
	.cin(gnd),
	.combout(\contr|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector3~1 .lut_mask = 16'hF4F0;
defparam \contr|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \contr|state.S7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S7 .is_wysiwyg = "true";
defparam \contr|state.S7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneive_lcell_comb \contr|WideOr19 (
// Equation(s):
// \contr|WideOr19~combout  = (\contr|state.S25bar~q ) # ((\contr|state.S7~q ) # ((\contr|state.S37~q ) # (!\contr|WideOr19~0_combout )))

	.dataa(\contr|state.S25bar~q ),
	.datab(\contr|state.S7~q ),
	.datac(\contr|WideOr19~0_combout ),
	.datad(\contr|state.S37~q ),
	.cin(gnd),
	.combout(\contr|WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam \contr|WideOr19 .lut_mask = 16'hFFEF;
defparam \contr|WideOr19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneive_lcell_comb \RF_a2[0]~1 (
// Equation(s):
// \RF_a2[0]~1_combout  = (\contr|state.S37~q  & (((\IR|out [0])))) # (!\contr|state.S37~q  & (!\contr|state.S25bar~q  & (\IR|out [8])))

	.dataa(\contr|state.S25bar~q ),
	.datab(\IR|out [8]),
	.datac(\IR|out [0]),
	.datad(\contr|state.S37~q ),
	.cin(gnd),
	.combout(\RF_a2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF_a2[0]~1 .lut_mask = 16'hF044;
defparam \RF_a2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneive_lcell_comb \RF_a2[1]~0 (
// Equation(s):
// \RF_a2[1]~0_combout  = (\contr|state.S37~q  & (\IR|out [1])) # (!\contr|state.S37~q  & (((\IR|out [9]) # (\contr|state.S25bar~q ))))

	.dataa(\IR|out [1]),
	.datab(\IR|out [9]),
	.datac(\contr|state.S25bar~q ),
	.datad(\contr|state.S37~q ),
	.cin(gnd),
	.combout(\RF_a2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF_a2[1]~0 .lut_mask = 16'hAAFC;
defparam \RF_a2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneive_lcell_comb \rf1_1|reg_file~96 (
// Equation(s):
// \rf1_1|reg_file~96_combout  = (!\RF_a2[2]~2_combout  & (\contr|WideOr19~combout  & (!\RF_a2[0]~1_combout  & \RF_a2[1]~0_combout )))

	.dataa(\RF_a2[2]~2_combout ),
	.datab(\contr|WideOr19~combout ),
	.datac(\RF_a2[0]~1_combout ),
	.datad(\RF_a2[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~96_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~96 .lut_mask = 16'h0400;
defparam \rf1_1|reg_file~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N21
dffeas \rf1_1|reg_file~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~17 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneive_lcell_comb \rf1_1|reg_file~99 (
// Equation(s):
// \rf1_1|reg_file~99_combout  = (!\RF_a2[2]~2_combout  & (\contr|WideOr19~combout  & (\RF_a2[0]~1_combout  & \RF_a2[1]~0_combout )))

	.dataa(\RF_a2[2]~2_combout ),
	.datab(\contr|WideOr19~combout ),
	.datac(\RF_a2[0]~1_combout ),
	.datad(\RF_a2[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~99_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~99 .lut_mask = 16'h4000;
defparam \rf1_1|reg_file~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N7
dffeas \rf1_1|reg_file~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~25 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cycloneive_lcell_comb \rf1_1|reg_file~9feeder (
// Equation(s):
// \rf1_1|reg_file~9feeder_combout  = \RF_d2[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~9feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneive_lcell_comb \rf1_1|reg_file~97 (
// Equation(s):
// \rf1_1|reg_file~97_combout  = (!\RF_a2[2]~2_combout  & (\contr|WideOr19~combout  & (\RF_a2[0]~1_combout  & !\RF_a2[1]~0_combout )))

	.dataa(\RF_a2[2]~2_combout ),
	.datab(\contr|WideOr19~combout ),
	.datac(\RF_a2[0]~1_combout ),
	.datad(\RF_a2[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~97_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~97 .lut_mask = 16'h0040;
defparam \rf1_1|reg_file~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N5
dffeas \rf1_1|reg_file~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~9 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneive_lcell_comb \rf1_1|reg_file~98 (
// Equation(s):
// \rf1_1|reg_file~98_combout  = (!\RF_a2[2]~2_combout  & (\contr|WideOr19~combout  & (!\RF_a2[0]~1_combout  & !\RF_a2[1]~0_combout )))

	.dataa(\RF_a2[2]~2_combout ),
	.datab(\contr|WideOr19~combout ),
	.datac(\RF_a2[0]~1_combout ),
	.datad(\RF_a2[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~98_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~98 .lut_mask = 16'h0004;
defparam \rf1_1|reg_file~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N31
dffeas \rf1_1|reg_file~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~1 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cycloneive_lcell_comb \rf1_1|reg_file~68 (
// Equation(s):
// \rf1_1|reg_file~68_combout  = (\RF_a1[1]~0_combout  & (((\RF_a1[0]~1_combout )))) # (!\RF_a1[1]~0_combout  & ((\RF_a1[0]~1_combout  & (\rf1_1|reg_file~9_q )) # (!\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~1_q )))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~9_q ),
	.datac(\rf1_1|reg_file~1_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~68_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~68 .lut_mask = 16'hEE50;
defparam \rf1_1|reg_file~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
cycloneive_lcell_comb \rf1_1|reg_file~69 (
// Equation(s):
// \rf1_1|reg_file~69_combout  = (\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~68_combout  & ((\rf1_1|reg_file~25_q ))) # (!\rf1_1|reg_file~68_combout  & (\rf1_1|reg_file~17_q )))) # (!\RF_a1[1]~0_combout  & (((\rf1_1|reg_file~68_combout ))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~17_q ),
	.datac(\rf1_1|reg_file~25_q ),
	.datad(\rf1_1|reg_file~68_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~69_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~69 .lut_mask = 16'hF588;
defparam \rf1_1|reg_file~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneive_lcell_comb \rf1_1|reg_file~102 (
// Equation(s):
// \rf1_1|reg_file~102_combout  = (\RF_a2[2]~2_combout  & (\contr|WideOr19~combout  & (!\RF_a2[0]~1_combout  & !\RF_a2[1]~0_combout )))

	.dataa(\RF_a2[2]~2_combout ),
	.datab(\contr|WideOr19~combout ),
	.datac(\RF_a2[0]~1_combout ),
	.datad(\RF_a2[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~102_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~102 .lut_mask = 16'h0008;
defparam \rf1_1|reg_file~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \rf1_1|reg_file~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~33 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneive_lcell_comb \rf1_1|reg_file~101 (
// Equation(s):
// \rf1_1|reg_file~101_combout  = (\RF_a2[2]~2_combout  & (\contr|WideOr19~combout  & (!\RF_a2[0]~1_combout  & \RF_a2[1]~0_combout )))

	.dataa(\RF_a2[2]~2_combout ),
	.datab(\contr|WideOr19~combout ),
	.datac(\RF_a2[0]~1_combout ),
	.datad(\RF_a2[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~101_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~101 .lut_mask = 16'h0800;
defparam \rf1_1|reg_file~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \rf1_1|reg_file~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~49 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \rf1_1|reg_file~70 (
// Equation(s):
// \rf1_1|reg_file~70_combout  = (\RF_a1[0]~1_combout  & (\RF_a1[1]~0_combout )) # (!\RF_a1[0]~1_combout  & ((\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~49_q ))) # (!\RF_a1[1]~0_combout  & (\rf1_1|reg_file~33_q ))))

	.dataa(\RF_a1[0]~1_combout ),
	.datab(\RF_a1[1]~0_combout ),
	.datac(\rf1_1|reg_file~33_q ),
	.datad(\rf1_1|reg_file~49_q ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~70_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~70 .lut_mask = 16'hDC98;
defparam \rf1_1|reg_file~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneive_lcell_comb \rf1_1|reg_file~100 (
// Equation(s):
// \rf1_1|reg_file~100_combout  = (\RF_a2[2]~2_combout  & (\contr|WideOr19~combout  & (\RF_a2[0]~1_combout  & !\RF_a2[1]~0_combout )))

	.dataa(\RF_a2[2]~2_combout ),
	.datab(\contr|WideOr19~combout ),
	.datac(\RF_a2[0]~1_combout ),
	.datad(\RF_a2[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~100_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~100 .lut_mask = 16'h0080;
defparam \rf1_1|reg_file~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \rf1_1|reg_file~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~41 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N11
dffeas \rf1_1|reg_file~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF_d2[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~57 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \rf1_1|reg_file~71 (
// Equation(s):
// \rf1_1|reg_file~71_combout  = (\rf1_1|reg_file~70_combout  & (((\rf1_1|reg_file~57_q )) # (!\RF_a1[0]~1_combout ))) # (!\rf1_1|reg_file~70_combout  & (\RF_a1[0]~1_combout  & (\rf1_1|reg_file~41_q )))

	.dataa(\rf1_1|reg_file~70_combout ),
	.datab(\RF_a1[0]~1_combout ),
	.datac(\rf1_1|reg_file~41_q ),
	.datad(\rf1_1|reg_file~57_q ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~71_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~71 .lut_mask = 16'hEA62;
defparam \rf1_1|reg_file~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \pc[1]~0 (
// Equation(s):
// \pc[1]~0_combout  = (\RF_a1[2]~2_combout  & ((\rf1_1|reg_file~71_combout ))) # (!\RF_a1[2]~2_combout  & (\rf1_1|reg_file~69_combout ))

	.dataa(\RF_a1[2]~2_combout ),
	.datab(gnd),
	.datac(\rf1_1|reg_file~69_combout ),
	.datad(\rf1_1|reg_file~71_combout ),
	.cin(gnd),
	.combout(\pc[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc[1]~0 .lut_mask = 16'hFA50;
defparam \pc[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \Accin[1]~2 (
// Equation(s):
// \Accin[1]~2_combout  = (\contr|Accsrc [1] & ((\contr|WideOr25~0_combout  & (\pc[1]~0_combout )) # (!\contr|WideOr25~0_combout  & ((\IR|out [1]))))) # (!\contr|Accsrc [1] & (((!\contr|WideOr25~0_combout ))))

	.dataa(\pc[1]~0_combout ),
	.datab(\contr|Accsrc [1]),
	.datac(\contr|WideOr25~0_combout ),
	.datad(\IR|out [1]),
	.cin(gnd),
	.combout(\Accin[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[1]~2 .lut_mask = 16'h8F83;
defparam \Accin[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \Accin[1]~3 (
// Equation(s):
// \Accin[1]~3_combout  = (\contr|Accsrc [1] & (\Accin[1]~2_combout )) # (!\contr|Accsrc [1] & ((\Accin[1]~2_combout  & ((\mem1|mem_reg~4439_combout ))) # (!\Accin[1]~2_combout  & (\alu1|Mux6~1_combout ))))

	.dataa(\contr|Accsrc [1]),
	.datab(\Accin[1]~2_combout ),
	.datac(\alu1|Mux6~1_combout ),
	.datad(\mem1|mem_reg~4439_combout ),
	.cin(gnd),
	.combout(\Accin[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[1]~3 .lut_mask = 16'hDC98;
defparam \Accin[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \Acc|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Accin[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|Selector31~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|out[1] .is_wysiwyg = "true";
defparam \Acc|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \alu_a[1]~12 (
// Equation(s):
// \alu_a[1]~12_combout  = (!\contr|WideOr29~combout  & ((\contr|WideOr27~combout  & (\T1|out [1])) # (!\contr|WideOr27~combout  & ((pc[1])))))

	.dataa(\contr|WideOr27~combout ),
	.datab(\T1|out [1]),
	.datac(\contr|WideOr29~combout ),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\alu_a[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[1]~12 .lut_mask = 16'h0D08;
defparam \alu_a[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \alu_a[1]~13 (
// Equation(s):
// \alu_a[1]~13_combout  = (\alu_a[1]~12_combout ) # ((\contr|WideOr27~combout  & (\Acc|out [1] & \contr|WideOr29~combout )))

	.dataa(\contr|WideOr27~combout ),
	.datab(\Acc|out [1]),
	.datac(\contr|WideOr29~combout ),
	.datad(\alu_a[1]~12_combout ),
	.cin(gnd),
	.combout(\alu_a[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[1]~13 .lut_mask = 16'hFF80;
defparam \alu_a[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \alu1|Add0~14 (
// Equation(s):
// \alu1|Add0~14_combout  = (\alu1|Add0~5_combout  & ((\alu_a[2]~11_combout  & (\alu1|Add0~13  & VCC)) # (!\alu_a[2]~11_combout  & (!\alu1|Add0~13 )))) # (!\alu1|Add0~5_combout  & ((\alu_a[2]~11_combout  & (!\alu1|Add0~13 )) # (!\alu_a[2]~11_combout  & 
// ((\alu1|Add0~13 ) # (GND)))))
// \alu1|Add0~15  = CARRY((\alu1|Add0~5_combout  & (!\alu_a[2]~11_combout  & !\alu1|Add0~13 )) # (!\alu1|Add0~5_combout  & ((!\alu1|Add0~13 ) # (!\alu_a[2]~11_combout ))))

	.dataa(\alu1|Add0~5_combout ),
	.datab(\alu_a[2]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu1|Add0~13 ),
	.combout(\alu1|Add0~14_combout ),
	.cout(\alu1|Add0~15 ));
// synopsys translate_off
defparam \alu1|Add0~14 .lut_mask = 16'h9617;
defparam \alu1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \alu1|Mux5~1 (
// Equation(s):
// \alu1|Mux5~1_combout  = (\alu1|Mux5~0_combout  & ((\ac1|op[1]~7_combout ) # ((\alu1|Add0~14_combout ) # (!\ac1|op[2]~5_combout ))))

	.dataa(\alu1|Mux5~0_combout ),
	.datab(\ac1|op[1]~7_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\alu1|Add0~14_combout ),
	.cin(gnd),
	.combout(\alu1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux5~1 .lut_mask = 16'hAA8A;
defparam \alu1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \Accin[2]~4 (
// Equation(s):
// \Accin[2]~4_combout  = (\contr|WideOr25~0_combout  & ((\contr|Accsrc [1] & ((\pc[2]~2_combout ))) # (!\contr|Accsrc [1] & (\alu1|Mux5~1_combout )))) # (!\contr|WideOr25~0_combout  & (\contr|Accsrc [1]))

	.dataa(\contr|WideOr25~0_combout ),
	.datab(\contr|Accsrc [1]),
	.datac(\alu1|Mux5~1_combout ),
	.datad(\pc[2]~2_combout ),
	.cin(gnd),
	.combout(\Accin[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[2]~4 .lut_mask = 16'hEC64;
defparam \Accin[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \Accin[2]~5 (
// Equation(s):
// \Accin[2]~5_combout  = (\Accin[2]~4_combout  & ((\IR|out [2]) # ((\contr|WideOr25~0_combout )))) # (!\Accin[2]~4_combout  & (((!\contr|WideOr25~0_combout  & \mem1|mem_reg~4609_combout ))))

	.dataa(\Accin[2]~4_combout ),
	.datab(\IR|out [2]),
	.datac(\contr|WideOr25~0_combout ),
	.datad(\mem1|mem_reg~4609_combout ),
	.cin(gnd),
	.combout(\Accin[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[2]~5 .lut_mask = 16'hADA8;
defparam \Accin[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \Acc|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Accin[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|Selector31~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|out[2] .is_wysiwyg = "true";
defparam \Acc|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneive_lcell_comb \dataw[2]~4 (
// Equation(s):
// \dataw[2]~4_combout  = (!\contr|state.S22~q  & ((\contr|state.S50~q  & (\IR|out [2])) # (!\contr|state.S50~q  & ((\Acc|out [2])))))

	.dataa(\contr|state.S50~q ),
	.datab(\IR|out [2]),
	.datac(\contr|state.S22~q ),
	.datad(\Acc|out [2]),
	.cin(gnd),
	.combout(\dataw[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[2]~4 .lut_mask = 16'h0D08;
defparam \dataw[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneive_lcell_comb \dataw[2]~5 (
// Equation(s):
// \dataw[2]~5_combout  = (\dataw[2]~4_combout ) # ((\T1|out [2] & \contr|state.S22~q ))

	.dataa(gnd),
	.datab(\dataw[2]~4_combout ),
	.datac(\T1|out [2]),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\dataw[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[2]~5 .lut_mask = 16'hFCCC;
defparam \dataw[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~6040 (
// Equation(s):
// \mem1|mem_reg~6040_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6040_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6040 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N15
dffeas \mem1|mem_reg~3682 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6040_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3682 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3682 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~6037 (
// Equation(s):
// \mem1|mem_reg~6037_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6037_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6037 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \mem1|mem_reg~2658 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6037_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2658 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~6038 (
// Equation(s):
// \mem1|mem_reg~6038_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6038_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6038 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N29
dffeas \mem1|mem_reg~3170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6038_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3170 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~6039 (
// Equation(s):
// \mem1|mem_reg~6039_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6039_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6039 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N17
dffeas \mem1|mem_reg~2146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6039_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2146 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~4442 (
// Equation(s):
// \mem1|mem_reg~4442_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (!\mem1|mem_reg~3170_q )) # (!\addr[6]~8_combout  & ((!\mem1|mem_reg~2146_q )))))

	.dataa(\mem1|mem_reg~3170_q ),
	.datab(\mem1|mem_reg~2146_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4442_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4442 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~4442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~4443 (
// Equation(s):
// \mem1|mem_reg~4443_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4442_combout  & (!\mem1|mem_reg~3682_q )) # (!\mem1|mem_reg~4442_combout  & ((!\mem1|mem_reg~2658_q ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4442_combout ))))

	.dataa(\mem1|mem_reg~3682_q ),
	.datab(\mem1|mem_reg~2658_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4442_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4443_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4443 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N31
dffeas \mem1|mem_reg~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~98 .is_wysiwyg = "true";
defparam \mem1|mem_reg~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~1122feeder (
// Equation(s):
// \mem1|mem_reg~1122feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1122feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N29
dffeas \mem1|mem_reg~1122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1122 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneive_lcell_comb \mem1|mem_reg~4444 (
// Equation(s):
// \mem1|mem_reg~4444_combout  = (\addr[5]~6_combout  & (\addr[6]~8_combout )) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~1122_q ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~98_q ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~98_q ),
	.datad(\mem1|mem_reg~1122_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4444_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4444 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneive_lcell_comb \mem1|mem_reg~610feeder (
// Equation(s):
// \mem1|mem_reg~610feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~610feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~610feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~610feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N17
dffeas \mem1|mem_reg~610 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~610 .is_wysiwyg = "true";
defparam \mem1|mem_reg~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N9
dffeas \mem1|mem_reg~1634 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1634 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneive_lcell_comb \mem1|mem_reg~4445 (
// Equation(s):
// \mem1|mem_reg~4445_combout  = (\mem1|mem_reg~4444_combout  & (((\mem1|mem_reg~1634_q ) # (!\addr[5]~6_combout )))) # (!\mem1|mem_reg~4444_combout  & (\mem1|mem_reg~610_q  & ((\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~4444_combout ),
	.datab(\mem1|mem_reg~610_q ),
	.datac(\mem1|mem_reg~1634_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4445_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4445 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~4446 (
// Equation(s):
// \mem1|mem_reg~4446_combout  = (\addr[7]~1_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~4443_combout )))) # (!\addr[7]~1_combout  & (!\addr[4]~4_combout  & ((\mem1|mem_reg~4445_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4443_combout ),
	.datad(\mem1|mem_reg~4445_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4446_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4446 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N9
dffeas \mem1|mem_reg~354 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~354 .is_wysiwyg = "true";
defparam \mem1|mem_reg~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \mem1|mem_reg~866 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~866 .is_wysiwyg = "true";
defparam \mem1|mem_reg~866 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N8
cycloneive_lcell_comb \mem1|mem_reg~4440 (
// Equation(s):
// \mem1|mem_reg~4440_combout  = (\addr[5]~6_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~866_q )))) # (!\addr[5]~6_combout  & (!\addr[6]~8_combout  & (\mem1|mem_reg~354_q )))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~354_q ),
	.datad(\mem1|mem_reg~866_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4440_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4440 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N9
dffeas \mem1|mem_reg~1378 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1378 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1378 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N8
cycloneive_lcell_comb \mem1|mem_reg~1890feeder (
// Equation(s):
// \mem1|mem_reg~1890feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1890feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1890feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1890feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N9
dffeas \mem1|mem_reg~1890 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1890feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1890 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1890 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~4441 (
// Equation(s):
// \mem1|mem_reg~4441_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4440_combout  & ((\mem1|mem_reg~1890_q ))) # (!\mem1|mem_reg~4440_combout  & (\mem1|mem_reg~1378_q )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4440_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4440_combout ),
	.datac(\mem1|mem_reg~1378_q ),
	.datad(\mem1|mem_reg~1890_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4441_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4441 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~4441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~6044 (
// Equation(s):
// \mem1|mem_reg~6044_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6044_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6044 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N11
dffeas \mem1|mem_reg~3938 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6044_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3938 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3938 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~6041 (
// Equation(s):
// \mem1|mem_reg~6041_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6041_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6041 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \mem1|mem_reg~3426 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6041_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3426 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3426 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~6043 (
// Equation(s):
// \mem1|mem_reg~6043_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6043_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6043 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N7
dffeas \mem1|mem_reg~2402 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6043_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2402 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~6042 (
// Equation(s):
// \mem1|mem_reg~6042_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6042_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6042 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N3
dffeas \mem1|mem_reg~2914 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6042_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2914 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2914 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~4447 (
// Equation(s):
// \mem1|mem_reg~4447_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~2914_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~2402_q ))))

	.dataa(\mem1|mem_reg~2402_q ),
	.datab(\mem1|mem_reg~2914_q ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4447_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4447 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~4448 (
// Equation(s):
// \mem1|mem_reg~4448_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4447_combout  & (!\mem1|mem_reg~3938_q )) # (!\mem1|mem_reg~4447_combout  & ((!\mem1|mem_reg~3426_q ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4447_combout ))))

	.dataa(\mem1|mem_reg~3938_q ),
	.datab(\mem1|mem_reg~3426_q ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4447_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4448_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4448 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~4449 (
// Equation(s):
// \mem1|mem_reg~4449_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4446_combout  & ((\mem1|mem_reg~4448_combout ))) # (!\mem1|mem_reg~4446_combout  & (\mem1|mem_reg~4441_combout )))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4446_combout ))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4446_combout ),
	.datac(\mem1|mem_reg~4441_combout ),
	.datad(\mem1|mem_reg~4448_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4449_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4449 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~4449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~6061 (
// Equation(s):
// \mem1|mem_reg~6061_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6061_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6061 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \mem1|mem_reg~3298 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6061_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3298 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~6062 (
// Equation(s):
// \mem1|mem_reg~6062_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6062_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6062 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N11
dffeas \mem1|mem_reg~3810 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6062_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3810 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3810 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~1762feeder (
// Equation(s):
// \mem1|mem_reg~1762feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1762feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1762feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1762feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \mem1|mem_reg~1762 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1762 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1762 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N19
dffeas \mem1|mem_reg~1250 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1250 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~4471 (
// Equation(s):
// \mem1|mem_reg~4471_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~1762_q ) # ((\addr[7]~1_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~1250_q  & !\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~1762_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~1250_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4471_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4471 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~4472 (
// Equation(s):
// \mem1|mem_reg~4472_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4471_combout  & ((!\mem1|mem_reg~3810_q ))) # (!\mem1|mem_reg~4471_combout  & (!\mem1|mem_reg~3298_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4471_combout ))))

	.dataa(\mem1|mem_reg~3298_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~3810_q ),
	.datad(\mem1|mem_reg~4471_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4472_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4472 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~4472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~6068 (
// Equation(s):
// \mem1|mem_reg~6068_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6068_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6068 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N13
dffeas \mem1|mem_reg~3554 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6068_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3554 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneive_lcell_comb \mem1|mem_reg~2018feeder (
// Equation(s):
// \mem1|mem_reg~2018feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2018feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2018feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2018feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N25
dffeas \mem1|mem_reg~2018 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2018feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2018 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2018 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \mem1|mem_reg~1506 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1506 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1506 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~4478 (
// Equation(s):
// \mem1|mem_reg~4478_combout  = (\addr[7]~1_combout  & (((\addr[5]~6_combout )))) # (!\addr[7]~1_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2018_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~1506_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2018_q ),
	.datac(\mem1|mem_reg~1506_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4478_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4478 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~6069 (
// Equation(s):
// \mem1|mem_reg~6069_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6069_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6069 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N17
dffeas \mem1|mem_reg~4066 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6069_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4066_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4066 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4066 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~4479 (
// Equation(s):
// \mem1|mem_reg~4479_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4478_combout  & ((!\mem1|mem_reg~4066_q ))) # (!\mem1|mem_reg~4478_combout  & (!\mem1|mem_reg~3554_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4478_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3554_q ),
	.datac(\mem1|mem_reg~4478_combout ),
	.datad(\mem1|mem_reg~4066_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4479_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4479 .lut_mask = 16'h52F2;
defparam \mem1|mem_reg~4479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \mem1|mem_reg~738 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~738 .is_wysiwyg = "true";
defparam \mem1|mem_reg~738 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~6066 (
// Equation(s):
// \mem1|mem_reg~6066_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6066_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6066 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \mem1|mem_reg~226 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6066_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~226 .is_wysiwyg = "true";
defparam \mem1|mem_reg~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~4475 (
// Equation(s):
// \mem1|mem_reg~4475_combout  = (\addr[7]~1_combout  & (\addr[5]~6_combout )) # (!\addr[7]~1_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~738_q )) # (!\addr[5]~6_combout  & ((!\mem1|mem_reg~226_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~738_q ),
	.datad(\mem1|mem_reg~226_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4475_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4475 .lut_mask = 16'hC8D9;
defparam \mem1|mem_reg~4475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~6067 (
// Equation(s):
// \mem1|mem_reg~6067_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6067_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6067 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N29
dffeas \mem1|mem_reg~2786 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6067_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2786 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneive_lcell_comb \mem1|mem_reg~6065 (
// Equation(s):
// \mem1|mem_reg~6065_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6065_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6065 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N23
dffeas \mem1|mem_reg~2274 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6065_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2274 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~4476 (
// Equation(s):
// \mem1|mem_reg~4476_combout  = (\mem1|mem_reg~4475_combout  & (((!\addr[7]~1_combout )) # (!\mem1|mem_reg~2786_q ))) # (!\mem1|mem_reg~4475_combout  & (((!\mem1|mem_reg~2274_q  & \addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~4475_combout ),
	.datab(\mem1|mem_reg~2786_q ),
	.datac(\mem1|mem_reg~2274_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4476_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4476 .lut_mask = 16'h27AA;
defparam \mem1|mem_reg~4476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~6063 (
// Equation(s):
// \mem1|mem_reg~6063_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6063_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6063 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N1
dffeas \mem1|mem_reg~2530 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6063_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5650_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2530 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~6064 (
// Equation(s):
// \mem1|mem_reg~6064_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6064_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6064 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N1
dffeas \mem1|mem_reg~3042 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6064_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3042 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3042 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N12
cycloneive_lcell_comb \mem1|mem_reg~994feeder (
// Equation(s):
// \mem1|mem_reg~994feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~994feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~994feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~994feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N13
dffeas \mem1|mem_reg~994 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~994feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~994 .is_wysiwyg = "true";
defparam \mem1|mem_reg~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N27
dffeas \mem1|mem_reg~482 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~482 .is_wysiwyg = "true";
defparam \mem1|mem_reg~482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneive_lcell_comb \mem1|mem_reg~4473 (
// Equation(s):
// \mem1|mem_reg~4473_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~994_q ) # ((\addr[7]~1_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~482_q  & !\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~994_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~482_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4473_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4473 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~4474 (
// Equation(s):
// \mem1|mem_reg~4474_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4473_combout  & ((!\mem1|mem_reg~3042_q ))) # (!\mem1|mem_reg~4473_combout  & (!\mem1|mem_reg~2530_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4473_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2530_q ),
	.datac(\mem1|mem_reg~3042_q ),
	.datad(\mem1|mem_reg~4473_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4474_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4474 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~4477 (
// Equation(s):
// \mem1|mem_reg~4477_combout  = (\addr[6]~8_combout  & (((\addr[4]~4_combout )))) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~4474_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4476_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4476_combout ),
	.datac(\mem1|mem_reg~4474_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4477_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4477 .lut_mask = 16'hFA44;
defparam \mem1|mem_reg~4477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~4480 (
// Equation(s):
// \mem1|mem_reg~4480_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4477_combout  & ((\mem1|mem_reg~4479_combout ))) # (!\mem1|mem_reg~4477_combout  & (\mem1|mem_reg~4472_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4477_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4472_combout ),
	.datac(\mem1|mem_reg~4479_combout ),
	.datad(\mem1|mem_reg~4477_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4480_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4480 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~6059 (
// Equation(s):
// \mem1|mem_reg~6059_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6059_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6059 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \mem1|mem_reg~3362 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6059_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3362 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~6060 (
// Equation(s):
// \mem1|mem_reg~6060_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6060_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6060 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N1
dffeas \mem1|mem_reg~3874 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6060_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3874 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3874 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~1826feeder (
// Equation(s):
// \mem1|mem_reg~1826feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1826feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1826feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1826feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N9
dffeas \mem1|mem_reg~1826 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1826feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1826 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1826 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N3
dffeas \mem1|mem_reg~1314 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1314 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~4467 (
// Equation(s):
// \mem1|mem_reg~4467_combout  = (\addr[7]~1_combout  & (((\addr[5]~6_combout )))) # (!\addr[7]~1_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~1826_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~1314_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~1826_q ),
	.datac(\mem1|mem_reg~1314_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4467_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4467 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~4468 (
// Equation(s):
// \mem1|mem_reg~4468_combout  = (\mem1|mem_reg~4467_combout  & (((!\addr[7]~1_combout ) # (!\mem1|mem_reg~3874_q )))) # (!\mem1|mem_reg~4467_combout  & (!\mem1|mem_reg~3362_q  & ((\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~3362_q ),
	.datab(\mem1|mem_reg~3874_q ),
	.datac(\mem1|mem_reg~4467_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4468_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4468 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~4468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~6055 (
// Equation(s):
// \mem1|mem_reg~6055_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6055_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6055 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \mem1|mem_reg~3106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6055_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3106 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3106 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \mem1|mem_reg~1058 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1058 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1058 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~4462 (
// Equation(s):
// \mem1|mem_reg~4462_combout  = (\addr[7]~1_combout  & (((\addr[5]~6_combout )) # (!\mem1|mem_reg~3106_q ))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1058_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3106_q ),
	.datac(\mem1|mem_reg~1058_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4462_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4462 .lut_mask = 16'hAA72;
defparam \mem1|mem_reg~4462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N13
dffeas \mem1|mem_reg~1570 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1570 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~6056 (
// Equation(s):
// \mem1|mem_reg~6056_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6056_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6056 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N25
dffeas \mem1|mem_reg~3618 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6056_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3618 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~4463 (
// Equation(s):
// \mem1|mem_reg~4463_combout  = (\mem1|mem_reg~4462_combout  & (((!\mem1|mem_reg~3618_q )) # (!\addr[5]~6_combout ))) # (!\mem1|mem_reg~4462_combout  & (\addr[5]~6_combout  & (\mem1|mem_reg~1570_q )))

	.dataa(\mem1|mem_reg~4462_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~1570_q ),
	.datad(\mem1|mem_reg~3618_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4463_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4463 .lut_mask = 16'h62EA;
defparam \mem1|mem_reg~4463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N10
cycloneive_lcell_comb \mem1|mem_reg~6058 (
// Equation(s):
// \mem1|mem_reg~6058_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6058_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6058 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N11
dffeas \mem1|mem_reg~2594 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6058_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2594 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2594 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N31
dffeas \mem1|mem_reg~546 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~546 .is_wysiwyg = "true";
defparam \mem1|mem_reg~546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~6057 (
// Equation(s):
// \mem1|mem_reg~6057_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6057_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6057 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N29
dffeas \mem1|mem_reg~2082 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6057_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2082_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2082 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2082 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N21
dffeas \mem1|mem_reg~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~34 .is_wysiwyg = "true";
defparam \mem1|mem_reg~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cycloneive_lcell_comb \mem1|mem_reg~4464 (
// Equation(s):
// \mem1|mem_reg~4464_combout  = (\addr[7]~1_combout  & (((\addr[5]~6_combout )) # (!\mem1|mem_reg~2082_q ))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~34_q  & !\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~2082_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~34_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4464_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4464 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~4464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~4465 (
// Equation(s):
// \mem1|mem_reg~4465_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4464_combout  & (!\mem1|mem_reg~2594_q )) # (!\mem1|mem_reg~4464_combout  & ((\mem1|mem_reg~546_q ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4464_combout ))))

	.dataa(\mem1|mem_reg~2594_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~546_q ),
	.datad(\mem1|mem_reg~4464_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4465_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4465 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~4466 (
// Equation(s):
// \mem1|mem_reg~4466_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4463_combout ) # ((\addr[4]~4_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4465_combout  & !\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~4463_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4465_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4466_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4466 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneive_lcell_comb \mem1|mem_reg~6054 (
// Equation(s):
// \mem1|mem_reg~6054_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6054_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6054 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N13
dffeas \mem1|mem_reg~2850 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6054_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2850 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2850 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \mem1|mem_reg~802 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~802 .is_wysiwyg = "true";
defparam \mem1|mem_reg~802 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N0
cycloneive_lcell_comb \mem1|mem_reg~6053 (
// Equation(s):
// \mem1|mem_reg~6053_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6053_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6053 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N1
dffeas \mem1|mem_reg~2338 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6053_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2338 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2338 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N9
dffeas \mem1|mem_reg~290 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~290 .is_wysiwyg = "true";
defparam \mem1|mem_reg~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N8
cycloneive_lcell_comb \mem1|mem_reg~4460 (
// Equation(s):
// \mem1|mem_reg~4460_combout  = (\addr[5]~6_combout  & (((\addr[7]~1_combout )))) # (!\addr[5]~6_combout  & ((\addr[7]~1_combout  & (!\mem1|mem_reg~2338_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~290_q )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~2338_q ),
	.datac(\mem1|mem_reg~290_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4460_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4460 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~4460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneive_lcell_comb \mem1|mem_reg~4461 (
// Equation(s):
// \mem1|mem_reg~4461_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4460_combout  & (!\mem1|mem_reg~2850_q )) # (!\mem1|mem_reg~4460_combout  & ((\mem1|mem_reg~802_q ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4460_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~2850_q ),
	.datac(\mem1|mem_reg~802_q ),
	.datad(\mem1|mem_reg~4460_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4461_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4461 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cycloneive_lcell_comb \mem1|mem_reg~4469 (
// Equation(s):
// \mem1|mem_reg~4469_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4466_combout  & (\mem1|mem_reg~4468_combout )) # (!\mem1|mem_reg~4466_combout  & ((\mem1|mem_reg~4461_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4466_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4468_combout ),
	.datac(\mem1|mem_reg~4466_combout ),
	.datad(\mem1|mem_reg~4461_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4469_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4469 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~4469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \mem1|mem_reg~418 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~418 .is_wysiwyg = "true";
defparam \mem1|mem_reg~418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N8
cycloneive_lcell_comb \mem1|mem_reg~674feeder (
// Equation(s):
// \mem1|mem_reg~674feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~674feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~674feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~674feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N9
dffeas \mem1|mem_reg~674 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~674 .is_wysiwyg = "true";
defparam \mem1|mem_reg~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \mem1|mem_reg~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~162 .is_wysiwyg = "true";
defparam \mem1|mem_reg~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~4454 (
// Equation(s):
// \mem1|mem_reg~4454_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~674_q ) # ((\addr[4]~4_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~162_q  & !\addr[4]~4_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~674_q ),
	.datac(\mem1|mem_reg~162_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4454_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4454 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N23
dffeas \mem1|mem_reg~930 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~930 .is_wysiwyg = "true";
defparam \mem1|mem_reg~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~4455 (
// Equation(s):
// \mem1|mem_reg~4455_combout  = (\mem1|mem_reg~4454_combout  & (((\mem1|mem_reg~930_q ) # (!\addr[4]~4_combout )))) # (!\mem1|mem_reg~4454_combout  & (\mem1|mem_reg~418_q  & ((\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~418_q ),
	.datab(\mem1|mem_reg~4454_combout ),
	.datac(\mem1|mem_reg~930_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4455_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4455 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneive_lcell_comb \mem1|mem_reg~1442feeder (
// Equation(s):
// \mem1|mem_reg~1442feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1442feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1442feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1442feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N27
dffeas \mem1|mem_reg~1442 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1442 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1442 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N27
dffeas \mem1|mem_reg~1954 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1954 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~1698feeder (
// Equation(s):
// \mem1|mem_reg~1698feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1698feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1698feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1698feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N9
dffeas \mem1|mem_reg~1698 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1698 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1698 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N25
dffeas \mem1|mem_reg~1186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1186 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~4452 (
// Equation(s):
// \mem1|mem_reg~4452_combout  = (\addr[4]~4_combout  & (((\addr[5]~6_combout )))) # (!\addr[4]~4_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~1698_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~1186_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1698_q ),
	.datac(\mem1|mem_reg~1186_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4452_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4452 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~4453 (
// Equation(s):
// \mem1|mem_reg~4453_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4452_combout  & ((\mem1|mem_reg~1954_q ))) # (!\mem1|mem_reg~4452_combout  & (\mem1|mem_reg~1442_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4452_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1442_q ),
	.datac(\mem1|mem_reg~1954_q ),
	.datad(\mem1|mem_reg~4452_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4453_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4453 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneive_lcell_comb \mem1|mem_reg~4456 (
// Equation(s):
// \mem1|mem_reg~4456_combout  = (\addr[6]~8_combout  & (((\mem1|mem_reg~4453_combout ) # (\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4455_combout  & ((!\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~4455_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4453_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4456_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4456 .lut_mask = 16'hCCE2;
defparam \mem1|mem_reg~4456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~6049 (
// Equation(s):
// \mem1|mem_reg~6049_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6049_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6049 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \mem1|mem_reg~3490 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6049_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3490 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneive_lcell_comb \mem1|mem_reg~6051 (
// Equation(s):
// \mem1|mem_reg~6051_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6051_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6051 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N15
dffeas \mem1|mem_reg~3234 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6051_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3234 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~6050 (
// Equation(s):
// \mem1|mem_reg~6050_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6050_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6050 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N29
dffeas \mem1|mem_reg~3746 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6050_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3746 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3746 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneive_lcell_comb \mem1|mem_reg~4457 (
// Equation(s):
// \mem1|mem_reg~4457_combout  = (\addr[4]~4_combout  & (((\addr[5]~6_combout )))) # (!\addr[4]~4_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~3746_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~3234_q ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~3234_q ),
	.datac(\mem1|mem_reg~3746_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4457_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4457 .lut_mask = 16'hAF11;
defparam \mem1|mem_reg~4457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~6052 (
// Equation(s):
// \mem1|mem_reg~6052_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6052_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6052 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N11
dffeas \mem1|mem_reg~4002 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6052_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4002 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~4458 (
// Equation(s):
// \mem1|mem_reg~4458_combout  = (\mem1|mem_reg~4457_combout  & (((!\addr[4]~4_combout ) # (!\mem1|mem_reg~4002_q )))) # (!\mem1|mem_reg~4457_combout  & (!\mem1|mem_reg~3490_q  & ((\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~3490_q ),
	.datab(\mem1|mem_reg~4457_combout ),
	.datac(\mem1|mem_reg~4002_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4458_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4458 .lut_mask = 16'h1DCC;
defparam \mem1|mem_reg~4458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~6045 (
// Equation(s):
// \mem1|mem_reg~6045_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6045_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6045 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \mem1|mem_reg~2466 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6045_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2466 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2466 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~6048 (
// Equation(s):
// \mem1|mem_reg~6048_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6048_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6048 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \mem1|mem_reg~2978 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6048_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2978 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2978 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~6047 (
// Equation(s):
// \mem1|mem_reg~6047_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6047_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6047 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \mem1|mem_reg~2210 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6047_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2210 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~6046 (
// Equation(s):
// \mem1|mem_reg~6046_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6046_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6046 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N7
dffeas \mem1|mem_reg~2722 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6046_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2722 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2722 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~4450 (
// Equation(s):
// \mem1|mem_reg~4450_combout  = (\addr[4]~4_combout  & (((\addr[5]~6_combout )))) # (!\addr[4]~4_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~2722_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~2210_q ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2210_q ),
	.datac(\mem1|mem_reg~2722_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4450_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4450 .lut_mask = 16'hAF11;
defparam \mem1|mem_reg~4450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~4451 (
// Equation(s):
// \mem1|mem_reg~4451_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4450_combout  & ((!\mem1|mem_reg~2978_q ))) # (!\mem1|mem_reg~4450_combout  & (!\mem1|mem_reg~2466_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4450_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2466_q ),
	.datac(\mem1|mem_reg~2978_q ),
	.datad(\mem1|mem_reg~4450_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4451_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4451 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~4459 (
// Equation(s):
// \mem1|mem_reg~4459_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4456_combout  & (\mem1|mem_reg~4458_combout )) # (!\mem1|mem_reg~4456_combout  & ((\mem1|mem_reg~4451_combout ))))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4456_combout ))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4456_combout ),
	.datac(\mem1|mem_reg~4458_combout ),
	.datad(\mem1|mem_reg~4451_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4459_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4459 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneive_lcell_comb \mem1|mem_reg~4470 (
// Equation(s):
// \mem1|mem_reg~4470_combout  = (\addr[2]~12_combout  & (\addr[3]~10_combout )) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & ((\mem1|mem_reg~4459_combout ))) # (!\addr[3]~10_combout  & (\mem1|mem_reg~4469_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4469_combout ),
	.datad(\mem1|mem_reg~4459_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4470_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4470 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~4481 (
// Equation(s):
// \mem1|mem_reg~4481_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4470_combout  & ((\mem1|mem_reg~4480_combout ))) # (!\mem1|mem_reg~4470_combout  & (\mem1|mem_reg~4449_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4470_combout ))))

	.dataa(\mem1|mem_reg~4449_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~4480_combout ),
	.datad(\mem1|mem_reg~4470_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4481_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4481 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~962feeder (
// Equation(s):
// \mem1|mem_reg~962feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~962feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~962feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~962feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N31
dffeas \mem1|mem_reg~962 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~962 .is_wysiwyg = "true";
defparam \mem1|mem_reg~962 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N11
dffeas \mem1|mem_reg~1986 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1986 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1986 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~1474feeder (
// Equation(s):
// \mem1|mem_reg~1474feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1474feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1474feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1474feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas \mem1|mem_reg~1474 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1474 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1474 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N3
dffeas \mem1|mem_reg~450 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~450 .is_wysiwyg = "true";
defparam \mem1|mem_reg~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~4555 (
// Equation(s):
// \mem1|mem_reg~4555_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1474_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~450_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1474_q ),
	.datac(\mem1|mem_reg~450_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4555_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4555 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~4556 (
// Equation(s):
// \mem1|mem_reg~4556_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4555_combout  & ((\mem1|mem_reg~1986_q ))) # (!\mem1|mem_reg~4555_combout  & (\mem1|mem_reg~962_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4555_combout ))))

	.dataa(\mem1|mem_reg~962_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~1986_q ),
	.datad(\mem1|mem_reg~4555_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4556_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4556 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \mem1|mem_reg~3010feeder (
// Equation(s):
// \mem1|mem_reg~3010feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3010feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3010feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3010feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \mem1|mem_reg~3010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3010feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3010 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3010 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \mem1|mem_reg~4034 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4034 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4034 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~3522feeder (
// Equation(s):
// \mem1|mem_reg~3522feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3522feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3522feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3522feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \mem1|mem_reg~3522 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3522 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3522 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \mem1|mem_reg~2498 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2498 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \mem1|mem_reg~4562 (
// Equation(s):
// \mem1|mem_reg~4562_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3522_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2498_q )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3522_q ),
	.datac(\mem1|mem_reg~2498_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4562_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4562 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \mem1|mem_reg~4563 (
// Equation(s):
// \mem1|mem_reg~4563_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4562_combout  & ((\mem1|mem_reg~4034_q ))) # (!\mem1|mem_reg~4562_combout  & (\mem1|mem_reg~3010_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4562_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3010_q ),
	.datac(\mem1|mem_reg~4034_q ),
	.datad(\mem1|mem_reg~4562_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4563_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4563 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneive_lcell_comb \mem1|mem_reg~1218feeder (
// Equation(s):
// \mem1|mem_reg~1218feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1218feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N11
dffeas \mem1|mem_reg~1218 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1218 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1218 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \mem1|mem_reg~1730 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1730 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~706feeder (
// Equation(s):
// \mem1|mem_reg~706feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~706feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~706feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~706feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \mem1|mem_reg~706 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~706 .is_wysiwyg = "true";
defparam \mem1|mem_reg~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \mem1|mem_reg~194 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~194 .is_wysiwyg = "true";
defparam \mem1|mem_reg~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~4559 (
// Equation(s):
// \mem1|mem_reg~4559_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~706_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~194_q )))))

	.dataa(\mem1|mem_reg~706_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~194_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4559_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4559 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \mem1|mem_reg~4560 (
// Equation(s):
// \mem1|mem_reg~4560_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4559_combout  & ((\mem1|mem_reg~1730_q ))) # (!\mem1|mem_reg~4559_combout  & (\mem1|mem_reg~1218_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4559_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1218_q ),
	.datac(\mem1|mem_reg~1730_q ),
	.datad(\mem1|mem_reg~4559_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4560_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4560 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~3266feeder (
// Equation(s):
// \mem1|mem_reg~3266feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3266feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3266feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3266feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \mem1|mem_reg~3266 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3266 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3266 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N19
dffeas \mem1|mem_reg~3778 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3778 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~2754feeder (
// Equation(s):
// \mem1|mem_reg~2754feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2754feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2754feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2754feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N31
dffeas \mem1|mem_reg~2754 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2754 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2754 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \mem1|mem_reg~2242 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2242 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N0
cycloneive_lcell_comb \mem1|mem_reg~4557 (
// Equation(s):
// \mem1|mem_reg~4557_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2754_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2242_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~2754_q ),
	.datac(\mem1|mem_reg~2242_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4557_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4557 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N18
cycloneive_lcell_comb \mem1|mem_reg~4558 (
// Equation(s):
// \mem1|mem_reg~4558_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4557_combout  & ((\mem1|mem_reg~3778_q ))) # (!\mem1|mem_reg~4557_combout  & (\mem1|mem_reg~3266_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4557_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~3266_q ),
	.datac(\mem1|mem_reg~3778_q ),
	.datad(\mem1|mem_reg~4557_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4558_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4558 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~4561 (
// Equation(s):
// \mem1|mem_reg~4561_combout  = (\addr[7]~1_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~4558_combout )))) # (!\addr[7]~1_combout  & (!\addr[4]~4_combout  & (\mem1|mem_reg~4560_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4560_combout ),
	.datad(\mem1|mem_reg~4558_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4561_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4561 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~4564 (
// Equation(s):
// \mem1|mem_reg~4564_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4561_combout  & ((\mem1|mem_reg~4563_combout ))) # (!\mem1|mem_reg~4561_combout  & (\mem1|mem_reg~4556_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4561_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4556_combout ),
	.datac(\mem1|mem_reg~4563_combout ),
	.datad(\mem1|mem_reg~4561_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4564_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4564 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~3394feeder (
// Equation(s):
// \mem1|mem_reg~3394feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3394feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3394feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3394feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N21
dffeas \mem1|mem_reg~3394 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3394 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3394 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \mem1|mem_reg~3906 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3906 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3906 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~2882feeder (
// Equation(s):
// \mem1|mem_reg~2882feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2882feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2882feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2882feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \mem1|mem_reg~2882 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2882 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2882 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \mem1|mem_reg~2370 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2370 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2370 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \mem1|mem_reg~4531 (
// Equation(s):
// \mem1|mem_reg~4531_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2882_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2370_q )))))

	.dataa(\mem1|mem_reg~2882_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~2370_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4531_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4531 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~4532 (
// Equation(s):
// \mem1|mem_reg~4532_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4531_combout  & ((\mem1|mem_reg~3906_q ))) # (!\mem1|mem_reg~4531_combout  & (\mem1|mem_reg~3394_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4531_combout ))))

	.dataa(\mem1|mem_reg~3394_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3906_q ),
	.datad(\mem1|mem_reg~4531_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4532_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4532 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~3650feeder (
// Equation(s):
// \mem1|mem_reg~3650feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3650feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3650feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3650feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \mem1|mem_reg~3650 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3650 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3650 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N23
dffeas \mem1|mem_reg~2626 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2626 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2626 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \mem1|mem_reg~2114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2114 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~3138feeder (
// Equation(s):
// \mem1|mem_reg~3138feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3138feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \mem1|mem_reg~3138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3138 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~4524 (
// Equation(s):
// \mem1|mem_reg~4524_combout  = (\addr[5]~6_combout  & (\addr[6]~8_combout )) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~3138_q ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~2114_q ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~2114_q ),
	.datad(\mem1|mem_reg~3138_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4524_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4524 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \mem1|mem_reg~4525 (
// Equation(s):
// \mem1|mem_reg~4525_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4524_combout  & (\mem1|mem_reg~3650_q )) # (!\mem1|mem_reg~4524_combout  & ((\mem1|mem_reg~2626_q ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4524_combout ))))

	.dataa(\mem1|mem_reg~3650_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~2626_q ),
	.datad(\mem1|mem_reg~4524_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4525_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4525 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~578feeder (
// Equation(s):
// \mem1|mem_reg~578feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~578feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~578feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~578feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \mem1|mem_reg~578 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~578feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~578 .is_wysiwyg = "true";
defparam \mem1|mem_reg~578 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N27
dffeas \mem1|mem_reg~1602 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1602 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1602 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \mem1|mem_reg~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~66 .is_wysiwyg = "true";
defparam \mem1|mem_reg~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~1090feeder (
// Equation(s):
// \mem1|mem_reg~1090feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1090feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1090feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1090feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N11
dffeas \mem1|mem_reg~1090 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1090feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1090_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1090 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1090 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~4528 (
// Equation(s):
// \mem1|mem_reg~4528_combout  = (\addr[5]~6_combout  & (\addr[6]~8_combout )) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~1090_q ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~66_q ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~66_q ),
	.datad(\mem1|mem_reg~1090_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4528_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4528 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~4529 (
// Equation(s):
// \mem1|mem_reg~4529_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4528_combout  & ((\mem1|mem_reg~1602_q ))) # (!\mem1|mem_reg~4528_combout  & (\mem1|mem_reg~578_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4528_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~578_q ),
	.datac(\mem1|mem_reg~1602_q ),
	.datad(\mem1|mem_reg~4528_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4529_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4529 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~1346feeder (
// Equation(s):
// \mem1|mem_reg~1346feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1346feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N25
dffeas \mem1|mem_reg~1346 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1346 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1346 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \mem1|mem_reg~1858 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1858 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~834feeder (
// Equation(s):
// \mem1|mem_reg~834feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~834feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \mem1|mem_reg~834 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~834feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~834 .is_wysiwyg = "true";
defparam \mem1|mem_reg~834 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N15
dffeas \mem1|mem_reg~322 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~322 .is_wysiwyg = "true";
defparam \mem1|mem_reg~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \mem1|mem_reg~4526 (
// Equation(s):
// \mem1|mem_reg~4526_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~834_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~322_q )))))

	.dataa(\mem1|mem_reg~834_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~322_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4526_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4526 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~4527 (
// Equation(s):
// \mem1|mem_reg~4527_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4526_combout  & ((\mem1|mem_reg~1858_q ))) # (!\mem1|mem_reg~4526_combout  & (\mem1|mem_reg~1346_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4526_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1346_q ),
	.datac(\mem1|mem_reg~1858_q ),
	.datad(\mem1|mem_reg~4526_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4527_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4527 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~4530 (
// Equation(s):
// \mem1|mem_reg~4530_combout  = (\addr[7]~1_combout  & (\addr[4]~4_combout )) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~4527_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4529_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4529_combout ),
	.datad(\mem1|mem_reg~4527_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4530_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4530 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~4533 (
// Equation(s):
// \mem1|mem_reg~4533_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4530_combout  & (\mem1|mem_reg~4532_combout )) # (!\mem1|mem_reg~4530_combout  & ((\mem1|mem_reg~4525_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4530_combout ))))

	.dataa(\mem1|mem_reg~4532_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4525_combout ),
	.datad(\mem1|mem_reg~4530_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4533_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4533 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~2050feeder (
// Equation(s):
// \mem1|mem_reg~2050feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2050feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2050feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2050feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \mem1|mem_reg~2050 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2050feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2050 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2050 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N3
dffeas \mem1|mem_reg~2306 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2306 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~258feeder (
// Equation(s):
// \mem1|mem_reg~258feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~258feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \mem1|mem_reg~258 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~258 .is_wysiwyg = "true";
defparam \mem1|mem_reg~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \mem1|mem_reg~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~4548 (
// Equation(s):
// \mem1|mem_reg~4548_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~258_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~2_q )))))

	.dataa(\mem1|mem_reg~258_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~2_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4548_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4548 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~4549 (
// Equation(s):
// \mem1|mem_reg~4549_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4548_combout  & ((\mem1|mem_reg~2306_q ))) # (!\mem1|mem_reg~4548_combout  & (\mem1|mem_reg~2050_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4548_combout ))))

	.dataa(\mem1|mem_reg~2050_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~2306_q ),
	.datad(\mem1|mem_reg~4548_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4549_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4549 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~770feeder (
// Equation(s):
// \mem1|mem_reg~770feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~770feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~770feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~770feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \mem1|mem_reg~770 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~770 .is_wysiwyg = "true";
defparam \mem1|mem_reg~770 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~2562feeder (
// Equation(s):
// \mem1|mem_reg~2562feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2562feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2562feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2562feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \mem1|mem_reg~2562 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2562feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2562 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2562 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N15
dffeas \mem1|mem_reg~514 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5761_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~514 .is_wysiwyg = "true";
defparam \mem1|mem_reg~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \mem1|mem_reg~4546 (
// Equation(s):
// \mem1|mem_reg~4546_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~2562_q ) # ((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~514_q  & !\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~2562_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~514_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4546_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4546 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \mem1|mem_reg~2818 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2818 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~4547 (
// Equation(s):
// \mem1|mem_reg~4547_combout  = (\mem1|mem_reg~4546_combout  & (((\mem1|mem_reg~2818_q ) # (!\addr[4]~4_combout )))) # (!\mem1|mem_reg~4546_combout  & (\mem1|mem_reg~770_q  & ((\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~770_q ),
	.datab(\mem1|mem_reg~4546_combout ),
	.datac(\mem1|mem_reg~2818_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4547_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4547 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \mem1|mem_reg~4550 (
// Equation(s):
// \mem1|mem_reg~4550_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout ) # (\mem1|mem_reg~4547_combout )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~4549_combout  & (!\addr[6]~8_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4549_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4547_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4550_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4550 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~1794feeder (
// Equation(s):
// \mem1|mem_reg~1794feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1794feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1794feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1794feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \mem1|mem_reg~1794 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1794feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1794 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1794 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \mem1|mem_reg~3842 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3842 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3842 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~3586feeder (
// Equation(s):
// \mem1|mem_reg~3586feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3586feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3586feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3586feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \mem1|mem_reg~3586 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3586feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3586 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3586 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N3
dffeas \mem1|mem_reg~1538 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1538 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~4551 (
// Equation(s):
// \mem1|mem_reg~4551_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~3586_q ) # ((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1538_q  & !\addr[4]~4_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3586_q ),
	.datac(\mem1|mem_reg~1538_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4551_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4551 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~4552 (
// Equation(s):
// \mem1|mem_reg~4552_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4551_combout  & ((\mem1|mem_reg~3842_q ))) # (!\mem1|mem_reg~4551_combout  & (\mem1|mem_reg~1794_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4551_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1794_q ),
	.datac(\mem1|mem_reg~3842_q ),
	.datad(\mem1|mem_reg~4551_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4552_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4552 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~3074feeder (
// Equation(s):
// \mem1|mem_reg~3074feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3074feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3074feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3074feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \mem1|mem_reg~3074 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3074feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3074 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3074 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N9
dffeas \mem1|mem_reg~3330 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3330 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~1282feeder (
// Equation(s):
// \mem1|mem_reg~1282feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1282feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1282feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1282feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \mem1|mem_reg~1282 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1282 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1282 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \mem1|mem_reg~1026 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1026 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1026 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \mem1|mem_reg~4544 (
// Equation(s):
// \mem1|mem_reg~4544_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~1282_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~1026_q )))))

	.dataa(\mem1|mem_reg~1282_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~1026_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4544_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4544 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~4545 (
// Equation(s):
// \mem1|mem_reg~4545_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4544_combout  & ((\mem1|mem_reg~3330_q ))) # (!\mem1|mem_reg~4544_combout  & (\mem1|mem_reg~3074_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4544_combout ))))

	.dataa(\mem1|mem_reg~3074_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~3330_q ),
	.datad(\mem1|mem_reg~4544_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4545_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4545 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~4553 (
// Equation(s):
// \mem1|mem_reg~4553_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4550_combout  & (\mem1|mem_reg~4552_combout )) # (!\mem1|mem_reg~4550_combout  & ((\mem1|mem_reg~4545_combout ))))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4550_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4550_combout ),
	.datac(\mem1|mem_reg~4552_combout ),
	.datad(\mem1|mem_reg~4545_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4553_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4553 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \mem1|mem_reg~1922feeder (
// Equation(s):
// \mem1|mem_reg~1922feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1922feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1922feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1922feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \mem1|mem_reg~1922 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1922feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1922 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1922 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N31
dffeas \mem1|mem_reg~1666 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1666 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~4541 (
// Equation(s):
// \mem1|mem_reg~4541_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~1922_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~1666_q  & !\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~1922_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1666_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4541_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4541 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~3714feeder (
// Equation(s):
// \mem1|mem_reg~3714feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3714feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3714feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3714feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N31
dffeas \mem1|mem_reg~3714 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3714 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3714 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N17
dffeas \mem1|mem_reg~3970 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3970 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~4542 (
// Equation(s):
// \mem1|mem_reg~4542_combout  = (\mem1|mem_reg~4541_combout  & (((\mem1|mem_reg~3970_q ) # (!\addr[7]~1_combout )))) # (!\mem1|mem_reg~4541_combout  & (\mem1|mem_reg~3714_q  & ((\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~4541_combout ),
	.datab(\mem1|mem_reg~3714_q ),
	.datac(\mem1|mem_reg~3970_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4542_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4542 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~2690feeder (
// Equation(s):
// \mem1|mem_reg~2690feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2690feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2690feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2690feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \mem1|mem_reg~2690 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2690 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2690 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \mem1|mem_reg~2946 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2946 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~898feeder (
// Equation(s):
// \mem1|mem_reg~898feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~898feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~898feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~898feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \mem1|mem_reg~898 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~898feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~898 .is_wysiwyg = "true";
defparam \mem1|mem_reg~898 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \mem1|mem_reg~642 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~642 .is_wysiwyg = "true";
defparam \mem1|mem_reg~642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~4534 (
// Equation(s):
// \mem1|mem_reg~4534_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~898_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~642_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~898_q ),
	.datac(\mem1|mem_reg~642_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4534_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4534 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~4535 (
// Equation(s):
// \mem1|mem_reg~4535_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4534_combout  & ((\mem1|mem_reg~2946_q ))) # (!\mem1|mem_reg~4534_combout  & (\mem1|mem_reg~2690_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4534_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2690_q ),
	.datac(\mem1|mem_reg~2946_q ),
	.datad(\mem1|mem_reg~4534_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4535_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4535 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~6070 (
// Equation(s):
// \mem1|mem_reg~6070_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6070_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6070 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \mem1|mem_reg~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6070_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~130 .is_wysiwyg = "true";
defparam \mem1|mem_reg~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N15
dffeas \mem1|mem_reg~2178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2178 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~4538 (
// Equation(s):
// \mem1|mem_reg~4538_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~2178_q ))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~130_q ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~130_q ),
	.datac(\mem1|mem_reg~2178_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4538_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4538 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~4538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N17
dffeas \mem1|mem_reg~2434 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2434 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~386feeder (
// Equation(s):
// \mem1|mem_reg~386feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~386feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~386feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~386feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \mem1|mem_reg~386 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~386 .is_wysiwyg = "true";
defparam \mem1|mem_reg~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~4539 (
// Equation(s):
// \mem1|mem_reg~4539_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4538_combout  & (\mem1|mem_reg~2434_q )) # (!\mem1|mem_reg~4538_combout  & ((\mem1|mem_reg~386_q ))))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4538_combout ))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4538_combout ),
	.datac(\mem1|mem_reg~2434_q ),
	.datad(\mem1|mem_reg~386_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4539_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4539 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~3202feeder (
// Equation(s):
// \mem1|mem_reg~3202feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3202feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N7
dffeas \mem1|mem_reg~3202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3202 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3202 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \mem1|mem_reg~1154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1154 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~4536 (
// Equation(s):
// \mem1|mem_reg~4536_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~3202_q ) # ((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1154_q  & !\addr[4]~4_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3202_q ),
	.datac(\mem1|mem_reg~1154_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4536_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4536 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \mem1|mem_reg~1410feeder (
// Equation(s):
// \mem1|mem_reg~1410feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1410feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1410feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1410feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N23
dffeas \mem1|mem_reg~1410 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1410 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1410 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \mem1|mem_reg~3458 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3458 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3458 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~4537 (
// Equation(s):
// \mem1|mem_reg~4537_combout  = (\mem1|mem_reg~4536_combout  & (((\mem1|mem_reg~3458_q ) # (!\addr[4]~4_combout )))) # (!\mem1|mem_reg~4536_combout  & (\mem1|mem_reg~1410_q  & ((\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~4536_combout ),
	.datab(\mem1|mem_reg~1410_q ),
	.datac(\mem1|mem_reg~3458_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4537_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4537 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \mem1|mem_reg~4540 (
// Equation(s):
// \mem1|mem_reg~4540_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout ) # (\mem1|mem_reg~4537_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4539_combout  & (!\addr[5]~6_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4539_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4537_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4540_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4540 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \mem1|mem_reg~4543 (
// Equation(s):
// \mem1|mem_reg~4543_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4540_combout  & (\mem1|mem_reg~4542_combout )) # (!\mem1|mem_reg~4540_combout  & ((\mem1|mem_reg~4535_combout ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4540_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4542_combout ),
	.datac(\mem1|mem_reg~4535_combout ),
	.datad(\mem1|mem_reg~4540_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4543_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4543 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \mem1|mem_reg~4554 (
// Equation(s):
// \mem1|mem_reg~4554_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & ((\mem1|mem_reg~4543_combout ))) # (!\addr[3]~10_combout  & (\mem1|mem_reg~4553_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~4553_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~4543_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4554_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4554 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~4554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~4565 (
// Equation(s):
// \mem1|mem_reg~4565_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4554_combout  & (\mem1|mem_reg~4564_combout )) # (!\mem1|mem_reg~4554_combout  & ((\mem1|mem_reg~4533_combout ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4554_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~4564_combout ),
	.datac(\mem1|mem_reg~4533_combout ),
	.datad(\mem1|mem_reg~4554_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4565_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4565 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~2898feeder (
// Equation(s):
// \mem1|mem_reg~2898feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2898feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2898feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2898feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N11
dffeas \mem1|mem_reg~2898 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2898feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2898 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2898 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N17
dffeas \mem1|mem_reg~850 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~850 .is_wysiwyg = "true";
defparam \mem1|mem_reg~850 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~2834feeder (
// Equation(s):
// \mem1|mem_reg~2834feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2834feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N1
dffeas \mem1|mem_reg~2834 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2834feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2834 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2834 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N5
dffeas \mem1|mem_reg~786 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~786 .is_wysiwyg = "true";
defparam \mem1|mem_reg~786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~4482 (
// Equation(s):
// \mem1|mem_reg~4482_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~2834_q ) # ((\addr[2]~12_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~786_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~2834_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~786_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4482_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4482 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~4483 (
// Equation(s):
// \mem1|mem_reg~4483_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4482_combout  & (\mem1|mem_reg~2898_q )) # (!\mem1|mem_reg~4482_combout  & ((\mem1|mem_reg~850_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4482_combout ))))

	.dataa(\mem1|mem_reg~2898_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~850_q ),
	.datad(\mem1|mem_reg~4482_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4483_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4483 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~3858feeder (
// Equation(s):
// \mem1|mem_reg~3858feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3858feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3858feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3858feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N21
dffeas \mem1|mem_reg~3858 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3858feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3858 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3858 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N31
dffeas \mem1|mem_reg~1810 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1810 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1810 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~4489 (
// Equation(s):
// \mem1|mem_reg~4489_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~3858_q ) # ((\addr[2]~12_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1810_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3858_q ),
	.datac(\mem1|mem_reg~1810_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4489_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4489 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~1874feeder (
// Equation(s):
// \mem1|mem_reg~1874feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1874feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1874feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1874feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N29
dffeas \mem1|mem_reg~1874 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1874 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1874 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N3
dffeas \mem1|mem_reg~3922 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3922 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3922 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~4490 (
// Equation(s):
// \mem1|mem_reg~4490_combout  = (\mem1|mem_reg~4489_combout  & (((\mem1|mem_reg~3922_q ) # (!\addr[2]~12_combout )))) # (!\mem1|mem_reg~4489_combout  & (\mem1|mem_reg~1874_q  & ((\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~4489_combout ),
	.datab(\mem1|mem_reg~1874_q ),
	.datac(\mem1|mem_reg~3922_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4490_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4490 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~3602feeder (
// Equation(s):
// \mem1|mem_reg~3602feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3602feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3602feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3602feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N23
dffeas \mem1|mem_reg~3602 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3602feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3602 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3602 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N23
dffeas \mem1|mem_reg~1554 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1554 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~4484 (
// Equation(s):
// \mem1|mem_reg~4484_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~3602_q ) # ((\addr[2]~12_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1554_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3602_q ),
	.datac(\mem1|mem_reg~1554_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4484_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4484 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N13
dffeas \mem1|mem_reg~3666 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3666 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~1618feeder (
// Equation(s):
// \mem1|mem_reg~1618feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1618feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1618feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1618feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N19
dffeas \mem1|mem_reg~1618 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1618feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1618 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~4485 (
// Equation(s):
// \mem1|mem_reg~4485_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4484_combout  & (\mem1|mem_reg~3666_q )) # (!\mem1|mem_reg~4484_combout  & ((\mem1|mem_reg~1618_q ))))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~4484_combout ))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~4484_combout ),
	.datac(\mem1|mem_reg~3666_q ),
	.datad(\mem1|mem_reg~1618_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4485_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4485 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~594feeder (
// Equation(s):
// \mem1|mem_reg~594feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~594feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~594feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~594feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N1
dffeas \mem1|mem_reg~594 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~594feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~594 .is_wysiwyg = "true";
defparam \mem1|mem_reg~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N3
dffeas \mem1|mem_reg~2642 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2642 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~2578feeder (
// Equation(s):
// \mem1|mem_reg~2578feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2578feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2578feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2578feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N5
dffeas \mem1|mem_reg~2578 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2578feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2578 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2578 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N9
dffeas \mem1|mem_reg~530 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~530 .is_wysiwyg = "true";
defparam \mem1|mem_reg~530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~4486 (
// Equation(s):
// \mem1|mem_reg~4486_combout  = (\addr[2]~12_combout  & (((\addr[7]~1_combout )))) # (!\addr[2]~12_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~2578_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~530_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2578_q ),
	.datac(\mem1|mem_reg~530_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4486_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4486 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~4487 (
// Equation(s):
// \mem1|mem_reg~4487_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4486_combout  & ((\mem1|mem_reg~2642_q ))) # (!\mem1|mem_reg~4486_combout  & (\mem1|mem_reg~594_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4486_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~594_q ),
	.datac(\mem1|mem_reg~2642_q ),
	.datad(\mem1|mem_reg~4486_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4487_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4487 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~4488 (
// Equation(s):
// \mem1|mem_reg~4488_combout  = (\addr[6]~8_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~4485_combout )))) # (!\addr[6]~8_combout  & (!\addr[4]~4_combout  & ((\mem1|mem_reg~4487_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4485_combout ),
	.datad(\mem1|mem_reg~4487_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4488_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4488 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~4491 (
// Equation(s):
// \mem1|mem_reg~4491_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4488_combout  & ((\mem1|mem_reg~4490_combout ))) # (!\mem1|mem_reg~4488_combout  & (\mem1|mem_reg~4483_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4488_combout ))))

	.dataa(\mem1|mem_reg~4483_combout ),
	.datab(\mem1|mem_reg~4490_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4488_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4491_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4491 .lut_mask = 16'hCFA0;
defparam \mem1|mem_reg~4491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~2258feeder (
// Equation(s):
// \mem1|mem_reg~2258feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2258feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N31
dffeas \mem1|mem_reg~2258 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2258 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2258 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N17
dffeas \mem1|mem_reg~3282 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3282 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N16
cycloneive_lcell_comb \mem1|mem_reg~3218feeder (
// Equation(s):
// \mem1|mem_reg~3218feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3218feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N17
dffeas \mem1|mem_reg~3218 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3218 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3218 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N15
dffeas \mem1|mem_reg~2194 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2194 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneive_lcell_comb \mem1|mem_reg~4492 (
// Equation(s):
// \mem1|mem_reg~4492_combout  = (\addr[2]~12_combout  & (((\addr[6]~8_combout )))) # (!\addr[2]~12_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3218_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2194_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3218_q ),
	.datac(\mem1|mem_reg~2194_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4492_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4492 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneive_lcell_comb \mem1|mem_reg~4493 (
// Equation(s):
// \mem1|mem_reg~4493_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4492_combout  & ((\mem1|mem_reg~3282_q ))) # (!\mem1|mem_reg~4492_combout  & (\mem1|mem_reg~2258_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4492_combout ))))

	.dataa(\mem1|mem_reg~2258_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3282_q ),
	.datad(\mem1|mem_reg~4492_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4493_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4493 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~2514feeder (
// Equation(s):
// \mem1|mem_reg~2514feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2514feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2514feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2514feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N15
dffeas \mem1|mem_reg~2514 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2514feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2514 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2514 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N25
dffeas \mem1|mem_reg~3538 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3538 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~3474feeder (
// Equation(s):
// \mem1|mem_reg~3474feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3474feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3474feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3474feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N11
dffeas \mem1|mem_reg~3474 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3474 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3474 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N1
dffeas \mem1|mem_reg~2450 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2450 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N0
cycloneive_lcell_comb \mem1|mem_reg~4499 (
// Equation(s):
// \mem1|mem_reg~4499_combout  = (\addr[2]~12_combout  & (((\addr[6]~8_combout )))) # (!\addr[2]~12_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3474_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2450_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3474_q ),
	.datac(\mem1|mem_reg~2450_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4499_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4499 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~4500 (
// Equation(s):
// \mem1|mem_reg~4500_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4499_combout  & ((\mem1|mem_reg~3538_q ))) # (!\mem1|mem_reg~4499_combout  & (\mem1|mem_reg~2514_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4499_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2514_q ),
	.datac(\mem1|mem_reg~3538_q ),
	.datad(\mem1|mem_reg~4499_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4500_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4500 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~466feeder (
// Equation(s):
// \mem1|mem_reg~466feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~466feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~466feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~466feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \mem1|mem_reg~466 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~466 .is_wysiwyg = "true";
defparam \mem1|mem_reg~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \mem1|mem_reg~1490 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1490 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~1426feeder (
// Equation(s):
// \mem1|mem_reg~1426feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1426feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1426feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1426feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N29
dffeas \mem1|mem_reg~1426 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1426feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1426 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1426 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N11
dffeas \mem1|mem_reg~402 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~402 .is_wysiwyg = "true";
defparam \mem1|mem_reg~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \mem1|mem_reg~4494 (
// Equation(s):
// \mem1|mem_reg~4494_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1426_q ) # ((\addr[2]~12_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~402_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~1426_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~402_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4494_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4494 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \mem1|mem_reg~4495 (
// Equation(s):
// \mem1|mem_reg~4495_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4494_combout  & ((\mem1|mem_reg~1490_q ))) # (!\mem1|mem_reg~4494_combout  & (\mem1|mem_reg~466_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4494_combout ))))

	.dataa(\mem1|mem_reg~466_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1490_q ),
	.datad(\mem1|mem_reg~4494_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4495_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4495 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneive_lcell_comb \mem1|mem_reg~210feeder (
// Equation(s):
// \mem1|mem_reg~210feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~210feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \mem1|mem_reg~210 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~210 .is_wysiwyg = "true";
defparam \mem1|mem_reg~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \mem1|mem_reg~1234 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1234 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~1170feeder (
// Equation(s):
// \mem1|mem_reg~1170feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1170feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N25
dffeas \mem1|mem_reg~1170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1170 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1170 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N7
dffeas \mem1|mem_reg~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~146 .is_wysiwyg = "true";
defparam \mem1|mem_reg~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~4496 (
// Equation(s):
// \mem1|mem_reg~4496_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1170_q ) # ((\addr[2]~12_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~146_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1170_q ),
	.datac(\mem1|mem_reg~146_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4496_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4496 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~4497 (
// Equation(s):
// \mem1|mem_reg~4497_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4496_combout  & ((\mem1|mem_reg~1234_q ))) # (!\mem1|mem_reg~4496_combout  & (\mem1|mem_reg~210_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4496_combout ))))

	.dataa(\mem1|mem_reg~210_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1234_q ),
	.datad(\mem1|mem_reg~4496_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4497_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4497 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \mem1|mem_reg~4498 (
// Equation(s):
// \mem1|mem_reg~4498_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~4495_combout )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~4497_combout )))))

	.dataa(\mem1|mem_reg~4495_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4497_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4498_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4498 .lut_mask = 16'hE3E0;
defparam \mem1|mem_reg~4498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \mem1|mem_reg~4501 (
// Equation(s):
// \mem1|mem_reg~4501_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4498_combout  & ((\mem1|mem_reg~4500_combout ))) # (!\mem1|mem_reg~4498_combout  & (\mem1|mem_reg~4493_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4498_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4493_combout ),
	.datac(\mem1|mem_reg~4500_combout ),
	.datad(\mem1|mem_reg~4498_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4501_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4501 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~2130feeder (
// Equation(s):
// \mem1|mem_reg~2130feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2130feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \mem1|mem_reg~2130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2130 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2130 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \mem1|mem_reg~2386 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2386 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~2322feeder (
// Equation(s):
// \mem1|mem_reg~2322feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2322feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2322feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2322feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \mem1|mem_reg~2322 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2322 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2322 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \mem1|mem_reg~2066 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2066_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2066 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2066 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~4502 (
// Equation(s):
// \mem1|mem_reg~4502_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~2322_q ) # ((\addr[2]~12_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~2066_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~2322_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~2066_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4502_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4502 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~4503 (
// Equation(s):
// \mem1|mem_reg~4503_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4502_combout  & ((\mem1|mem_reg~2386_q ))) # (!\mem1|mem_reg~4502_combout  & (\mem1|mem_reg~2130_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4502_combout ))))

	.dataa(\mem1|mem_reg~2130_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2386_q ),
	.datad(\mem1|mem_reg~4502_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4503_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4503 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~3154feeder (
// Equation(s):
// \mem1|mem_reg~3154feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3154feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3154feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3154feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N5
dffeas \mem1|mem_reg~3154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3154 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~3346feeder (
// Equation(s):
// \mem1|mem_reg~3346feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3346feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N5
dffeas \mem1|mem_reg~3346 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3346 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3346 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y16_N31
dffeas \mem1|mem_reg~3090 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3090_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3090 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3090 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~4509 (
// Equation(s):
// \mem1|mem_reg~4509_combout  = (\addr[2]~12_combout  & (((\addr[4]~4_combout )))) # (!\addr[2]~12_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~3346_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~3090_q )))))

	.dataa(\mem1|mem_reg~3346_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3090_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4509_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4509 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N23
dffeas \mem1|mem_reg~3410 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3410 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~4510 (
// Equation(s):
// \mem1|mem_reg~4510_combout  = (\mem1|mem_reg~4509_combout  & (((\mem1|mem_reg~3410_q ) # (!\addr[2]~12_combout )))) # (!\mem1|mem_reg~4509_combout  & (\mem1|mem_reg~3154_q  & ((\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~3154_q ),
	.datab(\mem1|mem_reg~4509_combout ),
	.datac(\mem1|mem_reg~3410_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4510_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4510 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~274feeder (
// Equation(s):
// \mem1|mem_reg~274feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~274feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~274feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~274feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \mem1|mem_reg~274 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~274 .is_wysiwyg = "true";
defparam \mem1|mem_reg~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N31
dffeas \mem1|mem_reg~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~18 .is_wysiwyg = "true";
defparam \mem1|mem_reg~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~4506 (
// Equation(s):
// \mem1|mem_reg~4506_combout  = (\addr[2]~12_combout  & (((\addr[4]~4_combout )))) # (!\addr[2]~12_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~274_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~18_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~274_q ),
	.datac(\mem1|mem_reg~18_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4506_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4506 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N17
dffeas \mem1|mem_reg~338 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~338 .is_wysiwyg = "true";
defparam \mem1|mem_reg~338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~82feeder (
// Equation(s):
// \mem1|mem_reg~82feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~82feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \mem1|mem_reg~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~82 .is_wysiwyg = "true";
defparam \mem1|mem_reg~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~4507 (
// Equation(s):
// \mem1|mem_reg~4507_combout  = (\mem1|mem_reg~4506_combout  & (((\mem1|mem_reg~338_q )) # (!\addr[2]~12_combout ))) # (!\mem1|mem_reg~4506_combout  & (\addr[2]~12_combout  & ((\mem1|mem_reg~82_q ))))

	.dataa(\mem1|mem_reg~4506_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~338_q ),
	.datad(\mem1|mem_reg~82_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4507_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4507 .lut_mask = 16'hE6A2;
defparam \mem1|mem_reg~4507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~1106feeder (
// Equation(s):
// \mem1|mem_reg~1106feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1106feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N7
dffeas \mem1|mem_reg~1106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1106 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1106 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N17
dffeas \mem1|mem_reg~1362 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1362 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N30
cycloneive_lcell_comb \mem1|mem_reg~1298feeder (
// Equation(s):
// \mem1|mem_reg~1298feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1298feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N31
dffeas \mem1|mem_reg~1298 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1298 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1298 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N7
dffeas \mem1|mem_reg~1042 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1042 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1042 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~4504 (
// Equation(s):
// \mem1|mem_reg~4504_combout  = (\addr[2]~12_combout  & (((\addr[4]~4_combout )))) # (!\addr[2]~12_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~1298_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~1042_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1298_q ),
	.datac(\mem1|mem_reg~1042_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4504_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4504 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~4505 (
// Equation(s):
// \mem1|mem_reg~4505_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4504_combout  & ((\mem1|mem_reg~1362_q ))) # (!\mem1|mem_reg~4504_combout  & (\mem1|mem_reg~1106_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4504_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1106_q ),
	.datac(\mem1|mem_reg~1362_q ),
	.datad(\mem1|mem_reg~4504_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4505_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4505 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~4508 (
// Equation(s):
// \mem1|mem_reg~4508_combout  = (\addr[6]~8_combout  & (((\mem1|mem_reg~4505_combout ) # (\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4507_combout  & ((!\addr[7]~1_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4507_combout ),
	.datac(\mem1|mem_reg~4505_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4508_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4508 .lut_mask = 16'hAAE4;
defparam \mem1|mem_reg~4508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \mem1|mem_reg~4511 (
// Equation(s):
// \mem1|mem_reg~4511_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4508_combout  & ((\mem1|mem_reg~4510_combout ))) # (!\mem1|mem_reg~4508_combout  & (\mem1|mem_reg~4503_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4508_combout ))))

	.dataa(\mem1|mem_reg~4503_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4510_combout ),
	.datad(\mem1|mem_reg~4508_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4511_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4511 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~4512 (
// Equation(s):
// \mem1|mem_reg~4512_combout  = (\addr[5]~6_combout  & (\addr[3]~10_combout )) # (!\addr[5]~6_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~4501_combout )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~4511_combout )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4501_combout ),
	.datad(\mem1|mem_reg~4511_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4512_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4512 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneive_lcell_comb \mem1|mem_reg~3794feeder (
// Equation(s):
// \mem1|mem_reg~3794feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3794feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3794feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3794feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N17
dffeas \mem1|mem_reg~3794 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3794feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3794 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3794 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \mem1|mem_reg~4050 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4050 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4050 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~3986feeder (
// Equation(s):
// \mem1|mem_reg~3986feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3986feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3986feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3986feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \mem1|mem_reg~3986 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3986feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3986 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3986 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \mem1|mem_reg~3730 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3730 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~4520 (
// Equation(s):
// \mem1|mem_reg~4520_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~3986_q ) # ((\addr[2]~12_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~3730_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~3986_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~3730_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4520_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4520 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~4521 (
// Equation(s):
// \mem1|mem_reg~4521_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4520_combout  & ((\mem1|mem_reg~4050_q ))) # (!\mem1|mem_reg~4520_combout  & (\mem1|mem_reg~3794_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4520_combout ))))

	.dataa(\mem1|mem_reg~3794_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~4050_q ),
	.datad(\mem1|mem_reg~4520_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4521_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4521 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~2770feeder (
// Equation(s):
// \mem1|mem_reg~2770feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2770feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2770feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2770feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N17
dffeas \mem1|mem_reg~2770 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2770 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2770 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N21
dffeas \mem1|mem_reg~3026 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3026 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3026 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~2962feeder (
// Equation(s):
// \mem1|mem_reg~2962feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2962feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2962feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2962feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \mem1|mem_reg~2962 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2962 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2962 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \mem1|mem_reg~2706 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2706 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2706 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~4513 (
// Equation(s):
// \mem1|mem_reg~4513_combout  = (\addr[2]~12_combout  & (((\addr[4]~4_combout )))) # (!\addr[2]~12_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~2962_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~2706_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2962_q ),
	.datac(\mem1|mem_reg~2706_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4513_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4513 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~4514 (
// Equation(s):
// \mem1|mem_reg~4514_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4513_combout  & ((\mem1|mem_reg~3026_q ))) # (!\mem1|mem_reg~4513_combout  & (\mem1|mem_reg~2770_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4513_combout ))))

	.dataa(\mem1|mem_reg~2770_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3026_q ),
	.datad(\mem1|mem_reg~4513_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4514_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4514 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N21
dffeas \mem1|mem_reg~722 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~722 .is_wysiwyg = "true";
defparam \mem1|mem_reg~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N31
dffeas \mem1|mem_reg~978 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~978 .is_wysiwyg = "true";
defparam \mem1|mem_reg~978 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~914feeder (
// Equation(s):
// \mem1|mem_reg~914feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~914feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~914feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~914feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \mem1|mem_reg~914 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~914feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~914 .is_wysiwyg = "true";
defparam \mem1|mem_reg~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \mem1|mem_reg~658 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~658 .is_wysiwyg = "true";
defparam \mem1|mem_reg~658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~4517 (
// Equation(s):
// \mem1|mem_reg~4517_combout  = (\addr[2]~12_combout  & (((\addr[4]~4_combout )))) # (!\addr[2]~12_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~914_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~658_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~914_q ),
	.datac(\mem1|mem_reg~658_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4517_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4517 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~4518 (
// Equation(s):
// \mem1|mem_reg~4518_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4517_combout  & ((\mem1|mem_reg~978_q ))) # (!\mem1|mem_reg~4517_combout  & (\mem1|mem_reg~722_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4517_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~722_q ),
	.datac(\mem1|mem_reg~978_q ),
	.datad(\mem1|mem_reg~4517_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4518_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4518 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~1746feeder (
// Equation(s):
// \mem1|mem_reg~1746feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1746feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N5
dffeas \mem1|mem_reg~1746 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1746 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1746 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y15_N31
dffeas \mem1|mem_reg~2002 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2002 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N14
cycloneive_lcell_comb \mem1|mem_reg~1938feeder (
// Equation(s):
// \mem1|mem_reg~1938feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1938feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1938feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1938feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N15
dffeas \mem1|mem_reg~1938 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1938feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1938 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1938 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y15_N21
dffeas \mem1|mem_reg~1682 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1682 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1682 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~4515 (
// Equation(s):
// \mem1|mem_reg~4515_combout  = (\addr[2]~12_combout  & (((\addr[4]~4_combout )))) # (!\addr[2]~12_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~1938_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~1682_q )))))

	.dataa(\mem1|mem_reg~1938_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1682_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4515_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4515 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~4516 (
// Equation(s):
// \mem1|mem_reg~4516_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4515_combout  & ((\mem1|mem_reg~2002_q ))) # (!\mem1|mem_reg~4515_combout  & (\mem1|mem_reg~1746_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4515_combout ))))

	.dataa(\mem1|mem_reg~1746_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2002_q ),
	.datad(\mem1|mem_reg~4515_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4516_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4516 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~4519 (
// Equation(s):
// \mem1|mem_reg~4519_combout  = (\addr[6]~8_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~4516_combout )))) # (!\addr[6]~8_combout  & (!\addr[7]~1_combout  & (\mem1|mem_reg~4518_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4518_combout ),
	.datad(\mem1|mem_reg~4516_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4519_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4519 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~4522 (
// Equation(s):
// \mem1|mem_reg~4522_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4519_combout  & (\mem1|mem_reg~4521_combout )) # (!\mem1|mem_reg~4519_combout  & ((\mem1|mem_reg~4514_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4519_combout ))))

	.dataa(\mem1|mem_reg~4521_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4514_combout ),
	.datad(\mem1|mem_reg~4519_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4522_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4522 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \mem1|mem_reg~4523 (
// Equation(s):
// \mem1|mem_reg~4523_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4512_combout  & ((\mem1|mem_reg~4522_combout ))) # (!\mem1|mem_reg~4512_combout  & (\mem1|mem_reg~4491_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4512_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4491_combout ),
	.datac(\mem1|mem_reg~4512_combout ),
	.datad(\mem1|mem_reg~4522_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4523_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4523 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~4523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \mem1|mem_reg~4566 (
// Equation(s):
// \mem1|mem_reg~4566_combout  = (\addr[1]~14_combout  & (\addr[0]~16_combout )) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((\mem1|mem_reg~4523_combout ))) # (!\addr[0]~16_combout  & (\mem1|mem_reg~4565_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~4565_combout ),
	.datad(\mem1|mem_reg~4523_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4566_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4566 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~6078 (
// Equation(s):
// \mem1|mem_reg~6078_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6078_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6078 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \mem1|mem_reg~3954 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6078_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3954 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~1842feeder (
// Equation(s):
// \mem1|mem_reg~1842feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1842feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1842feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1842feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N9
dffeas \mem1|mem_reg~1842 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1842feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1842 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1842 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneive_lcell_comb \mem1|mem_reg~6077 (
// Equation(s):
// \mem1|mem_reg~6077_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6077_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6077 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N15
dffeas \mem1|mem_reg~3890 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6077_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3890 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3890 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~4574 (
// Equation(s):
// \mem1|mem_reg~4574_combout  = (\addr[7]~1_combout  & (((\addr[2]~12_combout ) # (!\mem1|mem_reg~3890_q )))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~1842_q  & (!\addr[2]~12_combout )))

	.dataa(\mem1|mem_reg~1842_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~3890_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4574_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4574 .lut_mask = 16'hC2CE;
defparam \mem1|mem_reg~4574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~1906feeder (
// Equation(s):
// \mem1|mem_reg~1906feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1906feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1906feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1906feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N25
dffeas \mem1|mem_reg~1906 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1906feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1906 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1906 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~4575 (
// Equation(s):
// \mem1|mem_reg~4575_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4574_combout  & (!\mem1|mem_reg~3954_q )) # (!\mem1|mem_reg~4574_combout  & ((\mem1|mem_reg~1906_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4574_combout ))))

	.dataa(\mem1|mem_reg~3954_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~4574_combout ),
	.datad(\mem1|mem_reg~1906_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4575_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4575 .lut_mask = 16'h7C70;
defparam \mem1|mem_reg~4575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~6071 (
// Equation(s):
// \mem1|mem_reg~6071_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6071_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6071 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N21
dffeas \mem1|mem_reg~2866 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6071_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2866 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2866 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N15
dffeas \mem1|mem_reg~818 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~818 .is_wysiwyg = "true";
defparam \mem1|mem_reg~818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~4567 (
// Equation(s):
// \mem1|mem_reg~4567_combout  = (\addr[2]~12_combout  & (((\addr[7]~1_combout )))) # (!\addr[2]~12_combout  & ((\addr[7]~1_combout  & (!\mem1|mem_reg~2866_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~818_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2866_q ),
	.datac(\mem1|mem_reg~818_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4567_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4567 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~4567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~6072 (
// Equation(s):
// \mem1|mem_reg~6072_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6072_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6072 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N17
dffeas \mem1|mem_reg~2930 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6072_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2930 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2930 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N7
dffeas \mem1|mem_reg~882 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~882 .is_wysiwyg = "true";
defparam \mem1|mem_reg~882 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~4568 (
// Equation(s):
// \mem1|mem_reg~4568_combout  = (\mem1|mem_reg~4567_combout  & (((!\addr[2]~12_combout )) # (!\mem1|mem_reg~2930_q ))) # (!\mem1|mem_reg~4567_combout  & (((\mem1|mem_reg~882_q  & \addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~4567_combout ),
	.datab(\mem1|mem_reg~2930_q ),
	.datac(\mem1|mem_reg~882_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4568_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4568 .lut_mask = 16'h72AA;
defparam \mem1|mem_reg~4568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~6076 (
// Equation(s):
// \mem1|mem_reg~6076_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6076_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6076 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N11
dffeas \mem1|mem_reg~2674 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6076_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2674 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2674 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N31
dffeas \mem1|mem_reg~626 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~626 .is_wysiwyg = "true";
defparam \mem1|mem_reg~626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneive_lcell_comb \mem1|mem_reg~6075 (
// Equation(s):
// \mem1|mem_reg~6075_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6075_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6075 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N21
dffeas \mem1|mem_reg~2610 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6075_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2610 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2610 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N9
dffeas \mem1|mem_reg~562 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~562 .is_wysiwyg = "true";
defparam \mem1|mem_reg~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~4571 (
// Equation(s):
// \mem1|mem_reg~4571_combout  = (\addr[7]~1_combout  & (((\addr[2]~12_combout )) # (!\mem1|mem_reg~2610_q ))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~562_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~2610_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~562_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4571_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4571 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~4571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~4572 (
// Equation(s):
// \mem1|mem_reg~4572_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4571_combout  & (!\mem1|mem_reg~2674_q )) # (!\mem1|mem_reg~4571_combout  & ((\mem1|mem_reg~626_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4571_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2674_q ),
	.datac(\mem1|mem_reg~626_q ),
	.datad(\mem1|mem_reg~4571_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4572_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4572 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~6074 (
// Equation(s):
// \mem1|mem_reg~6074_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6074_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6074 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N31
dffeas \mem1|mem_reg~3698 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6074_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3698 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3698 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N29
dffeas \mem1|mem_reg~1650 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1650 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~6073 (
// Equation(s):
// \mem1|mem_reg~6073_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6073_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6073 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N23
dffeas \mem1|mem_reg~3634 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6073_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3634 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3634 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \mem1|mem_reg~1586 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1586 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneive_lcell_comb \mem1|mem_reg~4569 (
// Equation(s):
// \mem1|mem_reg~4569_combout  = (\addr[7]~1_combout  & (((\addr[2]~12_combout )) # (!\mem1|mem_reg~3634_q ))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1586_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~3634_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~1586_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4569_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4569 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~4569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~4570 (
// Equation(s):
// \mem1|mem_reg~4570_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4569_combout  & (!\mem1|mem_reg~3698_q )) # (!\mem1|mem_reg~4569_combout  & ((\mem1|mem_reg~1650_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4569_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3698_q ),
	.datac(\mem1|mem_reg~1650_q ),
	.datad(\mem1|mem_reg~4569_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4570_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4570 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~4573 (
// Equation(s):
// \mem1|mem_reg~4573_combout  = (\addr[6]~8_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~4570_combout )))) # (!\addr[6]~8_combout  & (!\addr[4]~4_combout  & (\mem1|mem_reg~4572_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4572_combout ),
	.datad(\mem1|mem_reg~4570_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4573_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4573 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
cycloneive_lcell_comb \mem1|mem_reg~4576 (
// Equation(s):
// \mem1|mem_reg~4576_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4573_combout  & (\mem1|mem_reg~4575_combout )) # (!\mem1|mem_reg~4573_combout  & ((\mem1|mem_reg~4568_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4573_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4575_combout ),
	.datac(\mem1|mem_reg~4568_combout ),
	.datad(\mem1|mem_reg~4573_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4576_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4576 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~6099 (
// Equation(s):
// \mem1|mem_reg~6099_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6099_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6099 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N27
dffeas \mem1|mem_reg~3826 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6099_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3826 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3826 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~6096 (
// Equation(s):
// \mem1|mem_reg~6096_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6096_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6096 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N23
dffeas \mem1|mem_reg~2802 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6096_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2802 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2802 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~6098 (
// Equation(s):
// \mem1|mem_reg~6098_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6098_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6098 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N27
dffeas \mem1|mem_reg~2738 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6098_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2738 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2738 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~6097 (
// Equation(s):
// \mem1|mem_reg~6097_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6097_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6097 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N25
dffeas \mem1|mem_reg~3762 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6097_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3762 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3762 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~4598 (
// Equation(s):
// \mem1|mem_reg~4598_combout  = (\addr[6]~8_combout  & (((\addr[2]~12_combout ) # (!\mem1|mem_reg~3762_q )))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~2738_q  & (!\addr[2]~12_combout )))

	.dataa(\mem1|mem_reg~2738_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~3762_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4598_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4598 .lut_mask = 16'hC1CD;
defparam \mem1|mem_reg~4598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~4599 (
// Equation(s):
// \mem1|mem_reg~4599_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4598_combout  & (!\mem1|mem_reg~3826_q )) # (!\mem1|mem_reg~4598_combout  & ((!\mem1|mem_reg~2802_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4598_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3826_q ),
	.datac(\mem1|mem_reg~2802_q ),
	.datad(\mem1|mem_reg~4598_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4599_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4599 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~4599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~1010feeder (
// Equation(s):
// \mem1|mem_reg~1010feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1010feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1010feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1010feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \mem1|mem_reg~1010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1010feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1010 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N21
dffeas \mem1|mem_reg~2034 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2034 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2034 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneive_lcell_comb \mem1|mem_reg~1970feeder (
// Equation(s):
// \mem1|mem_reg~1970feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1970feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1970feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1970feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N9
dffeas \mem1|mem_reg~1970 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1970feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1970 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1970 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N27
dffeas \mem1|mem_reg~946 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~946 .is_wysiwyg = "true";
defparam \mem1|mem_reg~946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneive_lcell_comb \mem1|mem_reg~4600 (
// Equation(s):
// \mem1|mem_reg~4600_combout  = (\addr[2]~12_combout  & (((\addr[6]~8_combout )))) # (!\addr[2]~12_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~1970_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~946_q )))))

	.dataa(\mem1|mem_reg~1970_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~946_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4600_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4600 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~4601 (
// Equation(s):
// \mem1|mem_reg~4601_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4600_combout  & ((\mem1|mem_reg~2034_q ))) # (!\mem1|mem_reg~4600_combout  & (\mem1|mem_reg~1010_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4600_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1010_q ),
	.datac(\mem1|mem_reg~2034_q ),
	.datad(\mem1|mem_reg~4600_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4601_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4601 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N9
dffeas \mem1|mem_reg~1778 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dataw[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1778 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1778 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \mem1|mem_reg~754 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~754 .is_wysiwyg = "true";
defparam \mem1|mem_reg~754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneive_lcell_comb \mem1|mem_reg~1714feeder (
// Equation(s):
// \mem1|mem_reg~1714feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1714feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1714feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1714feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N11
dffeas \mem1|mem_reg~1714 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1714 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1714 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N3
dffeas \mem1|mem_reg~690 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~690 .is_wysiwyg = "true";
defparam \mem1|mem_reg~690 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneive_lcell_comb \mem1|mem_reg~4602 (
// Equation(s):
// \mem1|mem_reg~4602_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1714_q ) # ((\addr[2]~12_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~690_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1714_q ),
	.datac(\mem1|mem_reg~690_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4602_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4602 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneive_lcell_comb \mem1|mem_reg~4603 (
// Equation(s):
// \mem1|mem_reg~4603_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4602_combout  & (\mem1|mem_reg~1778_q )) # (!\mem1|mem_reg~4602_combout  & ((\mem1|mem_reg~754_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4602_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1778_q ),
	.datac(\mem1|mem_reg~754_q ),
	.datad(\mem1|mem_reg~4602_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4603_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4603 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~4604 (
// Equation(s):
// \mem1|mem_reg~4604_combout  = (\addr[7]~1_combout  & (\addr[4]~4_combout )) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~4601_combout )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~4603_combout )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4601_combout ),
	.datad(\mem1|mem_reg~4603_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4604_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4604 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~6103 (
// Equation(s):
// \mem1|mem_reg~6103_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6103_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6103 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \mem1|mem_reg~4082 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4082_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4082 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4082 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~6102 (
// Equation(s):
// \mem1|mem_reg~6102_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6102_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6102 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \mem1|mem_reg~2994 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2994 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~6101 (
// Equation(s):
// \mem1|mem_reg~6101_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6101_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6101 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N27
dffeas \mem1|mem_reg~4018 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4018 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~4605 (
// Equation(s):
// \mem1|mem_reg~4605_combout  = (\addr[2]~12_combout  & (((\addr[6]~8_combout )))) # (!\addr[2]~12_combout  & ((\addr[6]~8_combout  & ((!\mem1|mem_reg~4018_q ))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~2994_q ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2994_q ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4018_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4605_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4605 .lut_mask = 16'hA1F1;
defparam \mem1|mem_reg~4605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cycloneive_lcell_comb \mem1|mem_reg~6100 (
// Equation(s):
// \mem1|mem_reg~6100_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6100_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6100 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \mem1|mem_reg~3058 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3058 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3058 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~4606 (
// Equation(s):
// \mem1|mem_reg~4606_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4605_combout  & (!\mem1|mem_reg~4082_q )) # (!\mem1|mem_reg~4605_combout  & ((!\mem1|mem_reg~3058_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4605_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~4082_q ),
	.datac(\mem1|mem_reg~4605_combout ),
	.datad(\mem1|mem_reg~3058_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4606_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4606 .lut_mask = 16'h707A;
defparam \mem1|mem_reg~4606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~4607 (
// Equation(s):
// \mem1|mem_reg~4607_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4604_combout  & ((\mem1|mem_reg~4606_combout ))) # (!\mem1|mem_reg~4604_combout  & (\mem1|mem_reg~4599_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4604_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4599_combout ),
	.datac(\mem1|mem_reg~4604_combout ),
	.datad(\mem1|mem_reg~4606_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4607_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4607 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~4607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~6083 (
// Equation(s):
// \mem1|mem_reg~6083_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6083_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6083 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N1
dffeas \mem1|mem_reg~3314 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6083_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3314 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~6086 (
// Equation(s):
// \mem1|mem_reg~6086_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6086_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6086 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N11
dffeas \mem1|mem_reg~3570 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6086_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3570 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~6085 (
// Equation(s):
// \mem1|mem_reg~6085_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6085_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6085 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N11
dffeas \mem1|mem_reg~3250 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6085_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3250 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~6084 (
// Equation(s):
// \mem1|mem_reg~6084_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6084_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6084 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N31
dffeas \mem1|mem_reg~3506 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6084_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3506 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3506 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N2
cycloneive_lcell_comb \mem1|mem_reg~4584 (
// Equation(s):
// \mem1|mem_reg~4584_combout  = (\addr[4]~4_combout  & (((\addr[2]~12_combout ) # (!\mem1|mem_reg~3506_q )))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~3250_q  & ((!\addr[2]~12_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~3250_q ),
	.datac(\mem1|mem_reg~3506_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4584_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4584 .lut_mask = 16'hAA1B;
defparam \mem1|mem_reg~4584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
cycloneive_lcell_comb \mem1|mem_reg~4585 (
// Equation(s):
// \mem1|mem_reg~4585_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4584_combout  & ((!\mem1|mem_reg~3570_q ))) # (!\mem1|mem_reg~4584_combout  & (!\mem1|mem_reg~3314_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4584_combout ))))

	.dataa(\mem1|mem_reg~3314_q ),
	.datab(\mem1|mem_reg~3570_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4584_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4585_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4585 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~1266feeder (
// Equation(s):
// \mem1|mem_reg~1266feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1266feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1266feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1266feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N25
dffeas \mem1|mem_reg~1266 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1266 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1266 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N3
dffeas \mem1|mem_reg~1522 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1522 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1522 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~1458feeder (
// Equation(s):
// \mem1|mem_reg~1458feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1458feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N31
dffeas \mem1|mem_reg~1458 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1458 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1458 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N25
dffeas \mem1|mem_reg~1202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1202 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~4577 (
// Equation(s):
// \mem1|mem_reg~4577_combout  = (\addr[2]~12_combout  & (((\addr[4]~4_combout )))) # (!\addr[2]~12_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~1458_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~1202_q )))))

	.dataa(\mem1|mem_reg~1458_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1202_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4577_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4577 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~4578 (
// Equation(s):
// \mem1|mem_reg~4578_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4577_combout  & ((\mem1|mem_reg~1522_q ))) # (!\mem1|mem_reg~4577_combout  & (\mem1|mem_reg~1266_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4577_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1266_q ),
	.datac(\mem1|mem_reg~1522_q ),
	.datad(\mem1|mem_reg~4577_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4578_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4578 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \mem1|mem_reg~242 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~242 .is_wysiwyg = "true";
defparam \mem1|mem_reg~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N25
dffeas \mem1|mem_reg~498 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~498 .is_wysiwyg = "true";
defparam \mem1|mem_reg~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N9
dffeas \mem1|mem_reg~434 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~434 .is_wysiwyg = "true";
defparam \mem1|mem_reg~434 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N7
dffeas \mem1|mem_reg~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~178 .is_wysiwyg = "true";
defparam \mem1|mem_reg~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneive_lcell_comb \mem1|mem_reg~4581 (
// Equation(s):
// \mem1|mem_reg~4581_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~434_q ) # ((\addr[2]~12_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~178_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~434_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~178_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4581_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4581 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~4582 (
// Equation(s):
// \mem1|mem_reg~4582_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4581_combout  & ((\mem1|mem_reg~498_q ))) # (!\mem1|mem_reg~4581_combout  & (\mem1|mem_reg~242_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4581_combout ))))

	.dataa(\mem1|mem_reg~242_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~498_q ),
	.datad(\mem1|mem_reg~4581_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4582_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4582 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~6079 (
// Equation(s):
// \mem1|mem_reg~6079_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6079_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6079 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N25
dffeas \mem1|mem_reg~2290 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6079_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2290 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneive_lcell_comb \mem1|mem_reg~6081 (
// Equation(s):
// \mem1|mem_reg~6081_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6081_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6081 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N3
dffeas \mem1|mem_reg~2226 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6081_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2226 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~6080 (
// Equation(s):
// \mem1|mem_reg~6080_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6080_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6080 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N31
dffeas \mem1|mem_reg~2482 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6080_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2482 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~4579 (
// Equation(s):
// \mem1|mem_reg~4579_combout  = (\addr[4]~4_combout  & (((\addr[2]~12_combout ) # (!\mem1|mem_reg~2482_q )))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~2226_q  & ((!\addr[2]~12_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2226_q ),
	.datac(\mem1|mem_reg~2482_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4579_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4579 .lut_mask = 16'hAA1B;
defparam \mem1|mem_reg~4579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~6082 (
// Equation(s):
// \mem1|mem_reg~6082_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6082_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6082 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \mem1|mem_reg~2546 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6082_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2546 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N6
cycloneive_lcell_comb \mem1|mem_reg~4580 (
// Equation(s):
// \mem1|mem_reg~4580_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4579_combout  & ((!\mem1|mem_reg~2546_q ))) # (!\mem1|mem_reg~4579_combout  & (!\mem1|mem_reg~2290_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4579_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2290_q ),
	.datac(\mem1|mem_reg~4579_combout ),
	.datad(\mem1|mem_reg~2546_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4580_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4580 .lut_mask = 16'h52F2;
defparam \mem1|mem_reg~4580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
cycloneive_lcell_comb \mem1|mem_reg~4583 (
// Equation(s):
// \mem1|mem_reg~4583_combout  = (\addr[6]~8_combout  & (\addr[7]~1_combout )) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~4580_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4582_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4582_combout ),
	.datad(\mem1|mem_reg~4580_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4583_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4583 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~4586 (
// Equation(s):
// \mem1|mem_reg~4586_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4583_combout  & (\mem1|mem_reg~4585_combout )) # (!\mem1|mem_reg~4583_combout  & ((\mem1|mem_reg~4578_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4583_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4585_combout ),
	.datac(\mem1|mem_reg~4578_combout ),
	.datad(\mem1|mem_reg~4583_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4586_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4586 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~6092 (
// Equation(s):
// \mem1|mem_reg~6092_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6092_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6092 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N25
dffeas \mem1|mem_reg~2418 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6092_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2418 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~6095 (
// Equation(s):
// \mem1|mem_reg~6095_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6095_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6095 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N5
dffeas \mem1|mem_reg~3442 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6095_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3442 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~6093 (
// Equation(s):
// \mem1|mem_reg~6093_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6093_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6093 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \mem1|mem_reg~3378 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6093_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3378 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3378 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~6094 (
// Equation(s):
// \mem1|mem_reg~6094_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6094_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6094 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N3
dffeas \mem1|mem_reg~2354 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6094_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2354 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2354 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneive_lcell_comb \mem1|mem_reg~4594 (
// Equation(s):
// \mem1|mem_reg~4594_combout  = (\addr[2]~12_combout  & (((\addr[6]~8_combout )))) # (!\addr[2]~12_combout  & ((\addr[6]~8_combout  & (!\mem1|mem_reg~3378_q )) # (!\addr[6]~8_combout  & ((!\mem1|mem_reg~2354_q )))))

	.dataa(\mem1|mem_reg~3378_q ),
	.datab(\mem1|mem_reg~2354_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4594_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4594 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~4594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~4595 (
// Equation(s):
// \mem1|mem_reg~4595_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4594_combout  & ((!\mem1|mem_reg~3442_q ))) # (!\mem1|mem_reg~4594_combout  & (!\mem1|mem_reg~2418_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4594_combout ))))

	.dataa(\mem1|mem_reg~2418_q ),
	.datab(\mem1|mem_reg~3442_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4594_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4595_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4595 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~6087 (
// Equation(s):
// \mem1|mem_reg~6087_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6087_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6087 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N3
dffeas \mem1|mem_reg~2162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6087_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2162 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~6090 (
// Equation(s):
// \mem1|mem_reg~6090_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6090_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6090 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N27
dffeas \mem1|mem_reg~3186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6090_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3186 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~6089 (
// Equation(s):
// \mem1|mem_reg~6089_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6089_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6089 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \mem1|mem_reg~2098 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6089_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2098_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2098 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2098 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~6088 (
// Equation(s):
// \mem1|mem_reg~6088_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6088_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6088 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N9
dffeas \mem1|mem_reg~3122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6088_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3122 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~4589 (
// Equation(s):
// \mem1|mem_reg~4589_combout  = (\addr[6]~8_combout  & (((\addr[2]~12_combout ) # (!\mem1|mem_reg~3122_q )))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~2098_q  & ((!\addr[2]~12_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~2098_q ),
	.datac(\mem1|mem_reg~3122_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4589_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4589 .lut_mask = 16'hAA1B;
defparam \mem1|mem_reg~4589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
cycloneive_lcell_comb \mem1|mem_reg~4590 (
// Equation(s):
// \mem1|mem_reg~4590_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4589_combout  & ((!\mem1|mem_reg~3186_q ))) # (!\mem1|mem_reg~4589_combout  & (!\mem1|mem_reg~2162_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4589_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2162_q ),
	.datac(\mem1|mem_reg~3186_q ),
	.datad(\mem1|mem_reg~4589_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4590_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4590 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~6091 (
// Equation(s):
// \mem1|mem_reg~6091_combout  = !\dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6091_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6091 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N27
dffeas \mem1|mem_reg~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6091_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~114 .is_wysiwyg = "true";
defparam \mem1|mem_reg~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N31
dffeas \mem1|mem_reg~1138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1138 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~1074feeder (
// Equation(s):
// \mem1|mem_reg~1074feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1074feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1074feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1074feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N19
dffeas \mem1|mem_reg~1074 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1074feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1074 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1074 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N13
dffeas \mem1|mem_reg~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~50 .is_wysiwyg = "true";
defparam \mem1|mem_reg~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N12
cycloneive_lcell_comb \mem1|mem_reg~4591 (
// Equation(s):
// \mem1|mem_reg~4591_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1074_q ) # ((\addr[2]~12_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~50_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1074_q ),
	.datac(\mem1|mem_reg~50_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4591_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4591 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
cycloneive_lcell_comb \mem1|mem_reg~4592 (
// Equation(s):
// \mem1|mem_reg~4592_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4591_combout  & ((\mem1|mem_reg~1138_q ))) # (!\mem1|mem_reg~4591_combout  & (!\mem1|mem_reg~114_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4591_combout ))))

	.dataa(\mem1|mem_reg~114_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1138_q ),
	.datad(\mem1|mem_reg~4591_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4592_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4592 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~4592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N8
cycloneive_lcell_comb \mem1|mem_reg~4593 (
// Equation(s):
// \mem1|mem_reg~4593_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~4590_combout )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~4592_combout )))))

	.dataa(\mem1|mem_reg~4590_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4592_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4593_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4593 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~370feeder (
// Equation(s):
// \mem1|mem_reg~370feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~370feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~370feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~370feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N9
dffeas \mem1|mem_reg~370 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~370 .is_wysiwyg = "true";
defparam \mem1|mem_reg~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N5
dffeas \mem1|mem_reg~1394 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1394 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~1330feeder (
// Equation(s):
// \mem1|mem_reg~1330feeder_combout  = \dataw[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[2]~5_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1330feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1330feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1330feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N17
dffeas \mem1|mem_reg~1330 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1330 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1330 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \mem1|mem_reg~306 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~306 .is_wysiwyg = "true";
defparam \mem1|mem_reg~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~4587 (
// Equation(s):
// \mem1|mem_reg~4587_combout  = (\addr[2]~12_combout  & (((\addr[6]~8_combout )))) # (!\addr[2]~12_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~1330_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~306_q )))))

	.dataa(\mem1|mem_reg~1330_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~306_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4587_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4587 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~4588 (
// Equation(s):
// \mem1|mem_reg~4588_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4587_combout  & ((\mem1|mem_reg~1394_q ))) # (!\mem1|mem_reg~4587_combout  & (\mem1|mem_reg~370_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4587_combout ))))

	.dataa(\mem1|mem_reg~370_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1394_q ),
	.datad(\mem1|mem_reg~4587_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4588_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4588 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
cycloneive_lcell_comb \mem1|mem_reg~4596 (
// Equation(s):
// \mem1|mem_reg~4596_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4593_combout  & (\mem1|mem_reg~4595_combout )) # (!\mem1|mem_reg~4593_combout  & ((\mem1|mem_reg~4588_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4593_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4595_combout ),
	.datac(\mem1|mem_reg~4593_combout ),
	.datad(\mem1|mem_reg~4588_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4596_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4596 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~4596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
cycloneive_lcell_comb \mem1|mem_reg~4597 (
// Equation(s):
// \mem1|mem_reg~4597_combout  = (\addr[5]~6_combout  & (\addr[3]~10_combout )) # (!\addr[5]~6_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~4586_combout )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~4596_combout )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4586_combout ),
	.datad(\mem1|mem_reg~4596_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4597_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4597 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
cycloneive_lcell_comb \mem1|mem_reg~4608 (
// Equation(s):
// \mem1|mem_reg~4608_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4597_combout  & ((\mem1|mem_reg~4607_combout ))) # (!\mem1|mem_reg~4597_combout  & (\mem1|mem_reg~4576_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4597_combout ))))

	.dataa(\mem1|mem_reg~4576_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4607_combout ),
	.datad(\mem1|mem_reg~4597_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4608_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4608 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~4609 (
// Equation(s):
// \mem1|mem_reg~4609_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~4566_combout  & ((\mem1|mem_reg~4608_combout ))) # (!\mem1|mem_reg~4566_combout  & (\mem1|mem_reg~4481_combout )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~4566_combout ))))

	.dataa(\mem1|mem_reg~4481_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~4566_combout ),
	.datad(\mem1|mem_reg~4608_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4609_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4609 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~4609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \IR|out[2]~feeder (
// Equation(s):
// \IR|out[2]~feeder_combout  = \mem1|mem_reg~4609_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|mem_reg~4609_combout ),
	.cin(gnd),
	.combout(\IR|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|out[2]~feeder .lut_mask = 16'hFF00;
defparam \IR|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \IR|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[2] .is_wysiwyg = "true";
defparam \IR|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
cycloneive_lcell_comb \mem1|mem_reg~3706feeder (
// Equation(s):
// \mem1|mem_reg~3706feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3706feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3706feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3706feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N21
dffeas \mem1|mem_reg~3706 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3706 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3706 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~5955 (
// Equation(s):
// \mem1|mem_reg~5955_combout  = (\mem1|mem_reg~5478_combout  & (!\mem1|mem_reg~3706_q  & (\addr[2]~12_combout  & !\addr[3]~10_combout )))

	.dataa(\mem1|mem_reg~5478_combout ),
	.datab(\mem1|mem_reg~3706_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5955_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5955 .lut_mask = 16'h0020;
defparam \mem1|mem_reg~5955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~3754feeder (
// Equation(s):
// \mem1|mem_reg~3754feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3754feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3754feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3754feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N31
dffeas \mem1|mem_reg~3754 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3754 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~3770feeder (
// Equation(s):
// \mem1|mem_reg~3770feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3770feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3770feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3770feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N15
dffeas \mem1|mem_reg~3770 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3770 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3770 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~3738feeder (
// Equation(s):
// \mem1|mem_reg~3738feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3738feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3738feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3738feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N7
dffeas \mem1|mem_reg~3738 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3738 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3738 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~3722feeder (
// Equation(s):
// \mem1|mem_reg~3722feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3722feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3722feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3722feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N5
dffeas \mem1|mem_reg~3722 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3722 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3722 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~5952 (
// Equation(s):
// \mem1|mem_reg~5952_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~3738_q ))) # (!\addr[0]~16_combout  & (((!\addr[1]~14_combout  & !\mem1|mem_reg~3722_q ))))

	.dataa(\mem1|mem_reg~3738_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~3722_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5952_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5952 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~5952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneive_lcell_comb \mem1|mem_reg~5953 (
// Equation(s):
// \mem1|mem_reg~5953_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5952_combout  & ((!\mem1|mem_reg~3770_q ))) # (!\mem1|mem_reg~5952_combout  & (!\mem1|mem_reg~3754_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5952_combout ))))

	.dataa(\mem1|mem_reg~3754_q ),
	.datab(\mem1|mem_reg~3770_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5952_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5953_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5953 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~3818feeder (
// Equation(s):
// \mem1|mem_reg~3818feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3818feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3818feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3818feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N7
dffeas \mem1|mem_reg~3818 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3818 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
cycloneive_lcell_comb \mem1|mem_reg~3786feeder (
// Equation(s):
// \mem1|mem_reg~3786feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3786feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3786feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3786feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \mem1|mem_reg~3786 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3786feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3786 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~3802feeder (
// Equation(s):
// \mem1|mem_reg~3802feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3802feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3802feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3802feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N7
dffeas \mem1|mem_reg~3802 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3802 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3802 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~5950 (
// Equation(s):
// \mem1|mem_reg~5950_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~3802_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~3786_q  & (!\addr[1]~14_combout )))

	.dataa(\mem1|mem_reg~3786_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~3802_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5950_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5950 .lut_mask = 16'hC1CD;
defparam \mem1|mem_reg~5950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~3834feeder (
// Equation(s):
// \mem1|mem_reg~3834feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3834feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N31
dffeas \mem1|mem_reg~3834 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3834feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3834 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3834 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~5951 (
// Equation(s):
// \mem1|mem_reg~5951_combout  = (\mem1|mem_reg~5950_combout  & (((!\mem1|mem_reg~3834_q ) # (!\addr[1]~14_combout )))) # (!\mem1|mem_reg~5950_combout  & (!\mem1|mem_reg~3818_q  & (\addr[1]~14_combout )))

	.dataa(\mem1|mem_reg~3818_q ),
	.datab(\mem1|mem_reg~5950_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~3834_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5951_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5951 .lut_mask = 16'h1CDC;
defparam \mem1|mem_reg~5951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~5954 (
// Equation(s):
// \mem1|mem_reg~5954_combout  = (\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~5951_combout ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~5953_combout ))))

	.dataa(\mem1|mem_reg~5953_combout ),
	.datab(\mem1|mem_reg~5951_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5954_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5954 .lut_mask = 16'hCA00;
defparam \mem1|mem_reg~5954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~3850feeder (
// Equation(s):
// \mem1|mem_reg~3850feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3850feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3850feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3850feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \mem1|mem_reg~3850 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3850feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3850 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3850 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~3914feeder (
// Equation(s):
// \mem1|mem_reg~3914feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3914feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3914feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3914feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \mem1|mem_reg~3914 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3914feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3914 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3914 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~5944 (
// Equation(s):
// \mem1|mem_reg~5944_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~3914_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3850_q ))))

	.dataa(\mem1|mem_reg~3850_q ),
	.datab(\mem1|mem_reg~3914_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5944_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5944 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \mem1|mem_reg~4042feeder (
// Equation(s):
// \mem1|mem_reg~4042feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~4042feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4042feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~4042feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \mem1|mem_reg~4042 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~4042feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4042 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4042 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~3978feeder (
// Equation(s):
// \mem1|mem_reg~3978feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3978feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3978feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3978feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \mem1|mem_reg~3978 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3978 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3978 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~5945 (
// Equation(s):
// \mem1|mem_reg~5945_combout  = (\mem1|mem_reg~5944_combout  & (((!\mem1|mem_reg~4042_q )) # (!\addr[3]~10_combout ))) # (!\mem1|mem_reg~5944_combout  & (\addr[3]~10_combout  & ((!\mem1|mem_reg~3978_q ))))

	.dataa(\mem1|mem_reg~5944_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4042_q ),
	.datad(\mem1|mem_reg~3978_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5945_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5945 .lut_mask = 16'h2A6E;
defparam \mem1|mem_reg~5945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~4058feeder (
// Equation(s):
// \mem1|mem_reg~4058feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~4058feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4058feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~4058feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N29
dffeas \mem1|mem_reg~4058 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~4058feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4058 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4058 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~3994feeder (
// Equation(s):
// \mem1|mem_reg~3994feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3994feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3994feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3994feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \mem1|mem_reg~3994 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3994feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3994 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~3866feeder (
// Equation(s):
// \mem1|mem_reg~3866feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3866feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3866feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3866feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N31
dffeas \mem1|mem_reg~3866 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3866 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3866 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~3930feeder (
// Equation(s):
// \mem1|mem_reg~3930feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3930feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3930feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3930feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N21
dffeas \mem1|mem_reg~3930 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3930feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3930 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~5942 (
// Equation(s):
// \mem1|mem_reg~5942_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~3930_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3866_q ))))

	.dataa(\mem1|mem_reg~3866_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3930_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5942_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5942 .lut_mask = 16'hCF11;
defparam \mem1|mem_reg~5942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~5943 (
// Equation(s):
// \mem1|mem_reg~5943_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5942_combout  & (!\mem1|mem_reg~4058_q )) # (!\mem1|mem_reg~5942_combout  & ((!\mem1|mem_reg~3994_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5942_combout ))))

	.dataa(\mem1|mem_reg~4058_q ),
	.datab(\mem1|mem_reg~3994_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5942_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5943_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5943 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \mem1|mem_reg~5946 (
// Equation(s):
// \mem1|mem_reg~5946_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (\mem1|mem_reg~5943_combout )))) # (!\addr[0]~16_combout  & (\mem1|mem_reg~5945_combout  & (!\addr[1]~14_combout )))

	.dataa(\mem1|mem_reg~5945_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5943_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5946_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5946 .lut_mask = 16'hCEC2;
defparam \mem1|mem_reg~5946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneive_lcell_comb \mem1|mem_reg~4074feeder (
// Equation(s):
// \mem1|mem_reg~4074feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~4074feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4074feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~4074feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N23
dffeas \mem1|mem_reg~4074 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~4074feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4074 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4074 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \mem1|mem_reg~4010feeder (
// Equation(s):
// \mem1|mem_reg~4010feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~4010feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4010feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~4010feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N7
dffeas \mem1|mem_reg~4010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~4010feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4010 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~3946feeder (
// Equation(s):
// \mem1|mem_reg~3946feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3946feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3946feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3946feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N15
dffeas \mem1|mem_reg~3946 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3946feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3946 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~3882feeder (
// Equation(s):
// \mem1|mem_reg~3882feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3882feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3882feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3882feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N29
dffeas \mem1|mem_reg~3882 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3882 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3882 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~5940 (
// Equation(s):
// \mem1|mem_reg~5940_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3946_q ))) # (!\addr[2]~12_combout  & (((!\addr[3]~10_combout  & !\mem1|mem_reg~3882_q ))))

	.dataa(\mem1|mem_reg~3946_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~3882_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5940_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5940 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~5940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \mem1|mem_reg~5941 (
// Equation(s):
// \mem1|mem_reg~5941_combout  = (\mem1|mem_reg~5940_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~4074_q ))) # (!\mem1|mem_reg~5940_combout  & (((!\mem1|mem_reg~4010_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~4074_q ),
	.datab(\mem1|mem_reg~4010_q ),
	.datac(\mem1|mem_reg~5940_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5941_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5941 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~5941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~4090feeder (
// Equation(s):
// \mem1|mem_reg~4090feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~4090feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4090feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~4090feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N9
dffeas \mem1|mem_reg~4090 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~4090feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4090_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4090 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4090 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~4026feeder (
// Equation(s):
// \mem1|mem_reg~4026feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~4026feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4026feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~4026feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N1
dffeas \mem1|mem_reg~4026 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~4026feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4026 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4026 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~3898feeder (
// Equation(s):
// \mem1|mem_reg~3898feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3898feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3898feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3898feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N7
dffeas \mem1|mem_reg~3898 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3898feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3898 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3898 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~3962feeder (
// Equation(s):
// \mem1|mem_reg~3962feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3962feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3962feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3962feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \mem1|mem_reg~3962 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3962 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3962 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~5947 (
// Equation(s):
// \mem1|mem_reg~5947_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~3962_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3898_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3898_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~3962_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5947_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5947 .lut_mask = 16'hA1F1;
defparam \mem1|mem_reg~5947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~5948 (
// Equation(s):
// \mem1|mem_reg~5948_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5947_combout  & (!\mem1|mem_reg~4090_q )) # (!\mem1|mem_reg~5947_combout  & ((!\mem1|mem_reg~4026_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5947_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4090_q ),
	.datac(\mem1|mem_reg~4026_q ),
	.datad(\mem1|mem_reg~5947_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5948_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5948 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~5949 (
// Equation(s):
// \mem1|mem_reg~5949_combout  = (\mem1|mem_reg~5946_combout  & (((\mem1|mem_reg~5948_combout ) # (!\addr[1]~14_combout )))) # (!\mem1|mem_reg~5946_combout  & (\mem1|mem_reg~5941_combout  & (\addr[1]~14_combout )))

	.dataa(\mem1|mem_reg~5946_combout ),
	.datab(\mem1|mem_reg~5941_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5948_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5949_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5949 .lut_mask = 16'hEA4A;
defparam \mem1|mem_reg~5949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \mem1|mem_reg~5956 (
// Equation(s):
// \mem1|mem_reg~5956_combout  = (\addr[4]~4_combout  & (((\mem1|mem_reg~5949_combout )))) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~5955_combout ) # ((\mem1|mem_reg~5954_combout ))))

	.dataa(\mem1|mem_reg~5955_combout ),
	.datab(\mem1|mem_reg~5954_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5949_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5956_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5956 .lut_mask = 16'hFE0E;
defparam \mem1|mem_reg~5956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N12
cycloneive_lcell_comb \mem1|mem_reg~74feeder (
// Equation(s):
// \mem1|mem_reg~74feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~74feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~74feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~74feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N13
dffeas \mem1|mem_reg~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~74 .is_wysiwyg = "true";
defparam \mem1|mem_reg~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N6
cycloneive_lcell_comb \mem1|mem_reg~90feeder (
// Equation(s):
// \mem1|mem_reg~90feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~90feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N7
dffeas \mem1|mem_reg~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~90 .is_wysiwyg = "true";
defparam \mem1|mem_reg~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N0
cycloneive_lcell_comb \mem1|mem_reg~5958 (
// Equation(s):
// \mem1|mem_reg~5958_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((\mem1|mem_reg~90_q ))) # (!\addr[0]~16_combout  & (\mem1|mem_reg~74_q ))))

	.dataa(\mem1|mem_reg~74_q ),
	.datab(\mem1|mem_reg~90_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5958_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5958 .lut_mask = 16'hFC0A;
defparam \mem1|mem_reg~5958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneive_lcell_comb \mem1|mem_reg~106feeder (
// Equation(s):
// \mem1|mem_reg~106feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~106feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N5
dffeas \mem1|mem_reg~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~106 .is_wysiwyg = "true";
defparam \mem1|mem_reg~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~58feeder (
// Equation(s):
// \mem1|mem_reg~58feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~58feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \mem1|mem_reg~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~58 .is_wysiwyg = "true";
defparam \mem1|mem_reg~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~5959 (
// Equation(s):
// \mem1|mem_reg~5959_combout  = (\addr[1]~14_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~106_q )) # (!\addr[2]~12_combout  & ((!\mem1|mem_reg~58_q )))))

	.dataa(\mem1|mem_reg~106_q ),
	.datab(\mem1|mem_reg~58_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5959_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5959 .lut_mask = 16'hA030;
defparam \mem1|mem_reg~5959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneive_lcell_comb \mem1|mem_reg~5960 (
// Equation(s):
// \mem1|mem_reg~5960_combout  = (\addr[3]~10_combout  & (\addr[2]~12_combout )) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~5958_combout  & !\mem1|mem_reg~5959_combout )) # (!\addr[2]~12_combout  & (\mem1|mem_reg~5958_combout  & 
// \mem1|mem_reg~5959_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~5958_combout ),
	.datad(\mem1|mem_reg~5959_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5960_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5960 .lut_mask = 16'h988C;
defparam \mem1|mem_reg~5960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~202feeder (
// Equation(s):
// \mem1|mem_reg~202feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~202feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N23
dffeas \mem1|mem_reg~202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~202 .is_wysiwyg = "true";
defparam \mem1|mem_reg~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~186feeder (
// Equation(s):
// \mem1|mem_reg~186feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~186feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N9
dffeas \mem1|mem_reg~186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~186 .is_wysiwyg = "true";
defparam \mem1|mem_reg~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~154feeder (
// Equation(s):
// \mem1|mem_reg~154feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~154feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~154feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~154feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \mem1|mem_reg~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~154 .is_wysiwyg = "true";
defparam \mem1|mem_reg~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneive_lcell_comb \mem1|mem_reg~5961 (
// Equation(s):
// \mem1|mem_reg~5961_combout  = (\addr[0]~16_combout  & ((\addr[1]~14_combout  & (\mem1|mem_reg~186_q )) # (!\addr[1]~14_combout  & ((\mem1|mem_reg~154_q ))))) # (!\addr[0]~16_combout  & (((\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~186_q ),
	.datac(\mem1|mem_reg~154_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5961_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5961 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~170feeder (
// Equation(s):
// \mem1|mem_reg~170feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~170feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \mem1|mem_reg~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~170 .is_wysiwyg = "true";
defparam \mem1|mem_reg~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneive_lcell_comb \mem1|mem_reg~5962 (
// Equation(s):
// \mem1|mem_reg~5962_combout  = (\mem1|mem_reg~5961_combout  & ((\mem1|mem_reg~5960_combout ) # ((!\mem1|mem_reg~170_q  & !\addr[0]~16_combout )))) # (!\mem1|mem_reg~5961_combout  & (((\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~5961_combout ),
	.datab(\mem1|mem_reg~170_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~5960_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5962_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5962 .lut_mask = 16'hFA52;
defparam \mem1|mem_reg~5962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneive_lcell_comb \mem1|mem_reg~5963 (
// Equation(s):
// \mem1|mem_reg~5963_combout  = (\mem1|mem_reg~5960_combout  & (((!\mem1|mem_reg~202_q  & !\mem1|mem_reg~5962_combout )) # (!\addr[3]~10_combout ))) # (!\mem1|mem_reg~5960_combout  & (\addr[3]~10_combout  & ((\mem1|mem_reg~5962_combout ))))

	.dataa(\mem1|mem_reg~5960_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~202_q ),
	.datad(\mem1|mem_reg~5962_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5963_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5963 .lut_mask = 16'h662A;
defparam \mem1|mem_reg~5963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~5957 (
// Equation(s):
// \mem1|mem_reg~5957_combout  = (\addr[6]~8_combout  & (\addr[5]~6_combout  & \addr[7]~1_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(gnd),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5957_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5957 .lut_mask = 16'hA000;
defparam \mem1|mem_reg~5957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~5964 (
// Equation(s):
// \mem1|mem_reg~5964_combout  = (\mem1|mem_reg~5460_combout  & ((\mem1|mem_reg~5963_combout ) # ((\mem1|mem_reg~5956_combout  & \mem1|mem_reg~5957_combout )))) # (!\mem1|mem_reg~5460_combout  & (\mem1|mem_reg~5956_combout  & ((\mem1|mem_reg~5957_combout 
// ))))

	.dataa(\mem1|mem_reg~5460_combout ),
	.datab(\mem1|mem_reg~5956_combout ),
	.datac(\mem1|mem_reg~5963_combout ),
	.datad(\mem1|mem_reg~5957_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5964_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5964 .lut_mask = 16'hECA0;
defparam \mem1|mem_reg~5964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \IR|out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5964_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[10] .is_wysiwyg = "true";
defparam \IR|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneive_lcell_comb \RF_a2[2]~2 (
// Equation(s):
// \RF_a2[2]~2_combout  = (\contr|state.S37~q  & (((\IR|out [2])))) # (!\contr|state.S37~q  & ((\contr|state.S25bar~q ) # ((\IR|out [10]))))

	.dataa(\contr|state.S25bar~q ),
	.datab(\contr|state.S37~q ),
	.datac(\IR|out [2]),
	.datad(\IR|out [10]),
	.cin(gnd),
	.combout(\RF_a2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF_a2[2]~2 .lut_mask = 16'hF3E2;
defparam \RF_a2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneive_lcell_comb \rf1_1|reg_file~103 (
// Equation(s):
// \rf1_1|reg_file~103_combout  = (\RF_a2[2]~2_combout  & (\contr|WideOr19~combout  & (\RF_a2[0]~1_combout  & \RF_a2[1]~0_combout )))

	.dataa(\RF_a2[2]~2_combout ),
	.datab(\contr|WideOr19~combout ),
	.datac(\RF_a2[0]~1_combout ),
	.datad(\RF_a2[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~103_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~103 .lut_mask = 16'h8000;
defparam \rf1_1|reg_file~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N19
dffeas \rf1_1|reg_file~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~56 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \rf1_1|reg_file~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~40 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneive_lcell_comb \rf1_1|reg_file~48feeder (
// Equation(s):
// \rf1_1|reg_file~48feeder_combout  = \RF_d2[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF_d2[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~48feeder .lut_mask = 16'hFF00;
defparam \rf1_1|reg_file~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \rf1_1|reg_file~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~48 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \rf1_1|reg_file~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~32 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneive_lcell_comb \rf1_1|reg_file~66 (
// Equation(s):
// \rf1_1|reg_file~66_combout  = (\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~48_q ) # ((\RF_a1[0]~1_combout )))) # (!\RF_a1[1]~0_combout  & (((\rf1_1|reg_file~32_q  & !\RF_a1[0]~1_combout ))))

	.dataa(\rf1_1|reg_file~48_q ),
	.datab(\RF_a1[1]~0_combout ),
	.datac(\rf1_1|reg_file~32_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~66_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~66 .lut_mask = 16'hCCB8;
defparam \rf1_1|reg_file~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \rf1_1|reg_file~67 (
// Equation(s):
// \rf1_1|reg_file~67_combout  = (\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~66_combout  & (\rf1_1|reg_file~56_q )) # (!\rf1_1|reg_file~66_combout  & ((\rf1_1|reg_file~40_q ))))) # (!\RF_a1[0]~1_combout  & (((\rf1_1|reg_file~66_combout ))))

	.dataa(\RF_a1[0]~1_combout ),
	.datab(\rf1_1|reg_file~56_q ),
	.datac(\rf1_1|reg_file~40_q ),
	.datad(\rf1_1|reg_file~66_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~67_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~67 .lut_mask = 16'hDDA0;
defparam \rf1_1|reg_file~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneive_lcell_comb \rf1_1|reg_file~8feeder (
// Equation(s):
// \rf1_1|reg_file~8feeder_combout  = \RF_d2[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~8feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N9
dffeas \rf1_1|reg_file~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~8 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N19
dffeas \rf1_1|reg_file~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~0 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneive_lcell_comb \rf1_1|reg_file~64 (
// Equation(s):
// \rf1_1|reg_file~64_combout  = (\RF_a1[1]~0_combout  & (((\RF_a1[0]~1_combout )))) # (!\RF_a1[1]~0_combout  & ((\RF_a1[0]~1_combout  & (\rf1_1|reg_file~8_q )) # (!\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~0_q )))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~8_q ),
	.datac(\rf1_1|reg_file~0_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~64_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~64 .lut_mask = 16'hEE50;
defparam \rf1_1|reg_file~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N1
dffeas \rf1_1|reg_file~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~16 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneive_lcell_comb \rf1_1|reg_file~24feeder (
// Equation(s):
// \rf1_1|reg_file~24feeder_combout  = \RF_d2[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~24feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~24feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~24feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N11
dffeas \rf1_1|reg_file~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~24 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneive_lcell_comb \rf1_1|reg_file~65 (
// Equation(s):
// \rf1_1|reg_file~65_combout  = (\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~64_combout  & ((\rf1_1|reg_file~24_q ))) # (!\rf1_1|reg_file~64_combout  & (\rf1_1|reg_file~16_q )))) # (!\RF_a1[1]~0_combout  & (\rf1_1|reg_file~64_combout ))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~64_combout ),
	.datac(\rf1_1|reg_file~16_q ),
	.datad(\rf1_1|reg_file~24_q ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~65_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~65 .lut_mask = 16'hEC64;
defparam \rf1_1|reg_file~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \pc[0]~6 (
// Equation(s):
// \pc[0]~6_combout  = (\RF_a1[2]~2_combout  & (\rf1_1|reg_file~67_combout )) # (!\RF_a1[2]~2_combout  & ((\rf1_1|reg_file~65_combout )))

	.dataa(\rf1_1|reg_file~67_combout ),
	.datab(\RF_a1[2]~2_combout ),
	.datac(gnd),
	.datad(\rf1_1|reg_file~65_combout ),
	.cin(gnd),
	.combout(\pc[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc[0]~6 .lut_mask = 16'hBB88;
defparam \pc[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \T1|out[0]~6 (
// Equation(s):
// \T1|out[0]~6_combout  = (\contr|state.S10~q  & ((\mem1|mem_reg~4269_combout ))) # (!\contr|state.S10~q  & (\pc[0]~6_combout ))

	.dataa(\pc[0]~6_combout ),
	.datab(\contr|state.S10~q ),
	.datac(gnd),
	.datad(\mem1|mem_reg~4269_combout ),
	.cin(gnd),
	.combout(\T1|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \T1|out[0]~6 .lut_mask = 16'hEE22;
defparam \T1|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \T1|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T1|out[0]~6_combout ),
	.asdata(\alu1|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\contr|state.S6~q ),
	.ena(\contr|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \T1|out[0] .is_wysiwyg = "true";
defparam \T1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneive_lcell_comb \alu_b[0]~14 (
// Equation(s):
// \alu_b[0]~14_combout  = ((\T1|out [0]) # (!\contr|state.S3~q )) # (!\Equal22~0_combout )

	.dataa(gnd),
	.datab(\Equal22~0_combout ),
	.datac(\contr|state.S3~q ),
	.datad(\T1|out [0]),
	.cin(gnd),
	.combout(\alu_b[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[0]~14 .lut_mask = 16'hFF3F;
defparam \alu_b[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \alu_b[0]~15 (
// Equation(s):
// \alu_b[0]~15_combout  = (\alu_b[0]~14_combout  & ((\contr|state.S30~q ) # ((\Equal22~0_combout ) # (\IR|out [0]))))

	.dataa(\contr|state.S30~q ),
	.datab(\Equal22~0_combout ),
	.datac(\IR|out [0]),
	.datad(\alu_b[0]~14_combout ),
	.cin(gnd),
	.combout(\alu_b[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[0]~15 .lut_mask = 16'hFE00;
defparam \alu_b[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \alu1|Add0~7 (
// Equation(s):
// \alu1|Add0~7_combout  = \alu_b[0]~15_combout  $ ((((!\ac1|op[0]~6_combout  & !\ac1|op[2]~5_combout )) # (!\ac1|op[0]~8_combout )))

	.dataa(\alu_b[0]~15_combout ),
	.datab(\ac1|op[0]~6_combout ),
	.datac(\ac1|op[0]~8_combout ),
	.datad(\ac1|op[2]~5_combout ),
	.cin(gnd),
	.combout(\alu1|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~7 .lut_mask = 16'hA595;
defparam \alu1|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \alu1|Mux7~0 (
// Equation(s):
// \alu1|Mux7~0_combout  = (\ac1|op[2]~5_combout  & (((\alu_b[0]~15_combout  & \alu_a[0]~15_combout )) # (!\ac1|op[1]~7_combout ))) # (!\ac1|op[2]~5_combout  & ((\alu_b[0]~15_combout  & ((\ac1|op[1]~7_combout ) # (!\alu_a[0]~15_combout ))) # 
// (!\alu_b[0]~15_combout  & (\alu_a[0]~15_combout ))))

	.dataa(\alu_b[0]~15_combout ),
	.datab(\ac1|op[2]~5_combout ),
	.datac(\alu_a[0]~15_combout ),
	.datad(\ac1|op[1]~7_combout ),
	.cin(gnd),
	.combout(\alu1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux7~0 .lut_mask = 16'hB2DE;
defparam \alu1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \alu1|Mux7~1 (
// Equation(s):
// \alu1|Mux7~1_combout  = (\alu1|Mux7~0_combout  & ((\alu1|Add0~10_combout ) # ((\ac1|op[1]~7_combout ) # (!\ac1|op[2]~5_combout ))))

	.dataa(\alu1|Add0~10_combout ),
	.datab(\ac1|op[1]~7_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\alu1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux7~1 .lut_mask = 16'hEF00;
defparam \alu1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cycloneive_lcell_comb \cy2|out~8 (
// Equation(s):
// \cy2|out~8_combout  = (\contr|state.S32~q  & (((\alu1|Mux7~1_combout )))) # (!\contr|state.S32~q  & (\cy2|out~5_combout  & (!\cy2|out~7_combout )))

	.dataa(\contr|state.S32~q ),
	.datab(\cy2|out~5_combout ),
	.datac(\cy2|out~7_combout ),
	.datad(\alu1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cy2|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cy2|out~8 .lut_mask = 16'hAE04;
defparam \cy2|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N1
dffeas \cy2|out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cy2|out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cy2|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cy2|out .is_wysiwyg = "true";
defparam \cy2|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneive_lcell_comb \contr|Selector8~0 (
// Equation(s):
// \contr|Selector8~0_combout  = (\contr|state.S28~q  & (((\contr|state.S28bar~q  & !\cy2|out~q )) # (!\z2|out~q ))) # (!\contr|state.S28~q  & (\contr|state.S28bar~q  & ((!\cy2|out~q ))))

	.dataa(\contr|state.S28~q ),
	.datab(\contr|state.S28bar~q ),
	.datac(\z2|out~q ),
	.datad(\cy2|out~q ),
	.cin(gnd),
	.combout(\contr|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector8~0 .lut_mask = 16'h0ACE;
defparam \contr|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \contr|Selector8~2 (
// Equation(s):
// \contr|Selector8~2_combout  = (\contr|Selector8~0_combout ) # ((\contr|state.S34~q ) # ((\contr|Selector8~1_combout ) # (\contr|state.S24~q )))

	.dataa(\contr|Selector8~0_combout ),
	.datab(\contr|state.S34~q ),
	.datac(\contr|Selector8~1_combout ),
	.datad(\contr|state.S24~q ),
	.cin(gnd),
	.combout(\contr|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector8~2 .lut_mask = 16'hFFFE;
defparam \contr|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc[5]~feeder_combout ),
	.asdata(\alu1|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\contr|state.S34~q ),
	.ena(\contr|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[5] .is_wysiwyg = "true";
defparam \pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneive_lcell_comb \alu_a[5]~4 (
// Equation(s):
// \alu_a[5]~4_combout  = (!\contr|WideOr29~combout  & ((\contr|WideOr27~combout  & (\T1|out [5])) # (!\contr|WideOr27~combout  & ((pc[5])))))

	.dataa(\T1|out [5]),
	.datab(pc[5]),
	.datac(\contr|WideOr27~combout ),
	.datad(\contr|WideOr29~combout ),
	.cin(gnd),
	.combout(\alu_a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[5]~4 .lut_mask = 16'h00AC;
defparam \alu_a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneive_lcell_comb \alu_a[5]~5 (
// Equation(s):
// \alu_a[5]~5_combout  = (\alu_a[5]~4_combout ) # ((\contr|WideOr29~combout  & (\Acc|out [5] & \contr|WideOr27~combout )))

	.dataa(\contr|WideOr29~combout ),
	.datab(\Acc|out [5]),
	.datac(\contr|WideOr27~combout ),
	.datad(\alu_a[5]~4_combout ),
	.cin(gnd),
	.combout(\alu_a[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[5]~5 .lut_mask = 16'hFF80;
defparam \alu_a[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneive_lcell_comb \alu1|Mux2~0 (
// Equation(s):
// \alu1|Mux2~0_combout  = (\ac1|op[2]~5_combout  & (((\alu_a[5]~5_combout  & \alu_b[5]~5_combout )) # (!\ac1|op[1]~7_combout ))) # (!\ac1|op[2]~5_combout  & ((\alu_a[5]~5_combout  & ((\ac1|op[1]~7_combout ) # (!\alu_b[5]~5_combout ))) # 
// (!\alu_a[5]~5_combout  & ((\alu_b[5]~5_combout )))))

	.dataa(\ac1|op[1]~7_combout ),
	.datab(\alu_a[5]~5_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\alu_b[5]~5_combout ),
	.cin(gnd),
	.combout(\alu1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux2~0 .lut_mask = 16'hDB5C;
defparam \alu1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \pc[4]~feeder (
// Equation(s):
// \pc[4]~feeder_combout  = \pc[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc[4]~4_combout ),
	.cin(gnd),
	.combout(\pc[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[4]~feeder .lut_mask = 16'hFF00;
defparam \pc[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc[4]~feeder_combout ),
	.asdata(\alu1|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\contr|state.S34~q ),
	.ena(\contr|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[4] .is_wysiwyg = "true";
defparam \pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \T1|out[4]~4 (
// Equation(s):
// \T1|out[4]~4_combout  = (\contr|state.S10~q  & ((\mem1|mem_reg~4949_combout ))) # (!\contr|state.S10~q  & (\pc[4]~4_combout ))

	.dataa(\pc[4]~4_combout ),
	.datab(\contr|state.S10~q ),
	.datac(gnd),
	.datad(\mem1|mem_reg~4949_combout ),
	.cin(gnd),
	.combout(\T1|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \T1|out[4]~4 .lut_mask = 16'hEE22;
defparam \T1|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \T1|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T1|out[4]~4_combout ),
	.asdata(\alu1|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\contr|state.S6~q ),
	.ena(\contr|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \T1|out[4] .is_wysiwyg = "true";
defparam \T1|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneive_lcell_comb \RF_d2[4]~8 (
// Equation(s):
// \RF_d2[4]~8_combout  = (\contr|RFsrcd2[1]~0_combout  & ((\contr|WideOr19~0_combout  & (\T1|out [4])) # (!\contr|WideOr19~0_combout  & ((\IR|out [4]))))) # (!\contr|RFsrcd2[1]~0_combout  & (((!\contr|WideOr19~0_combout ))))

	.dataa(\contr|RFsrcd2[1]~0_combout ),
	.datab(\T1|out [4]),
	.datac(\IR|out [4]),
	.datad(\contr|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\RF_d2[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[4]~8 .lut_mask = 16'h88F5;
defparam \RF_d2[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneive_lcell_comb \RF_d2[4]~9 (
// Equation(s):
// \RF_d2[4]~9_combout  = (\contr|RFsrcd2[1]~0_combout  & (((\RF_d2[4]~8_combout )))) # (!\contr|RFsrcd2[1]~0_combout  & ((\RF_d2[4]~8_combout  & ((\Acc|out [4]))) # (!\RF_d2[4]~8_combout  & (pc[4]))))

	.dataa(\contr|RFsrcd2[1]~0_combout ),
	.datab(pc[4]),
	.datac(\RF_d2[4]~8_combout ),
	.datad(\Acc|out [4]),
	.cin(gnd),
	.combout(\RF_d2[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[4]~9 .lut_mask = 16'hF4A4;
defparam \RF_d2[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N31
dffeas \rf1_1|reg_file~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF_d2[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~60 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneive_lcell_comb \rf1_1|reg_file~52feeder (
// Equation(s):
// \rf1_1|reg_file~52feeder_combout  = \RF_d2[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF_d2[4]~9_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~52feeder .lut_mask = 16'hFF00;
defparam \rf1_1|reg_file~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \rf1_1|reg_file~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~52 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \rf1_1|reg_file~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~36 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \rf1_1|reg_file~82 (
// Equation(s):
// \rf1_1|reg_file~82_combout  = (\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~52_q ) # ((\RF_a1[0]~1_combout )))) # (!\RF_a1[1]~0_combout  & (((\rf1_1|reg_file~36_q  & !\RF_a1[0]~1_combout ))))

	.dataa(\rf1_1|reg_file~52_q ),
	.datab(\RF_a1[1]~0_combout ),
	.datac(\rf1_1|reg_file~36_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~82_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~82 .lut_mask = 16'hCCB8;
defparam \rf1_1|reg_file~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \rf1_1|reg_file~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~44 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneive_lcell_comb \rf1_1|reg_file~83 (
// Equation(s):
// \rf1_1|reg_file~83_combout  = (\rf1_1|reg_file~82_combout  & ((\rf1_1|reg_file~60_q ) # ((!\RF_a1[0]~1_combout )))) # (!\rf1_1|reg_file~82_combout  & (((\rf1_1|reg_file~44_q  & \RF_a1[0]~1_combout ))))

	.dataa(\rf1_1|reg_file~60_q ),
	.datab(\rf1_1|reg_file~82_combout ),
	.datac(\rf1_1|reg_file~44_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~83_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~83 .lut_mask = 16'hB8CC;
defparam \rf1_1|reg_file~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cycloneive_lcell_comb \rf1_1|reg_file~28feeder (
// Equation(s):
// \rf1_1|reg_file~28feeder_combout  = \RF_d2[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~28feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~28feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~28feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N27
dffeas \rf1_1|reg_file~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~28 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneive_lcell_comb \rf1_1|reg_file~12feeder (
// Equation(s):
// \rf1_1|reg_file~12feeder_combout  = \RF_d2[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~12feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N25
dffeas \rf1_1|reg_file~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~12 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N3
dffeas \rf1_1|reg_file~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~4 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cycloneive_lcell_comb \rf1_1|reg_file~80 (
// Equation(s):
// \rf1_1|reg_file~80_combout  = (\RF_a1[1]~0_combout  & (((\RF_a1[0]~1_combout )))) # (!\RF_a1[1]~0_combout  & ((\RF_a1[0]~1_combout  & (\rf1_1|reg_file~12_q )) # (!\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~4_q )))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~12_q ),
	.datac(\rf1_1|reg_file~4_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~80_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~80 .lut_mask = 16'hEE50;
defparam \rf1_1|reg_file~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N17
dffeas \rf1_1|reg_file~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~20 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneive_lcell_comb \rf1_1|reg_file~81 (
// Equation(s):
// \rf1_1|reg_file~81_combout  = (\rf1_1|reg_file~80_combout  & ((\rf1_1|reg_file~28_q ) # ((!\RF_a1[1]~0_combout )))) # (!\rf1_1|reg_file~80_combout  & (((\rf1_1|reg_file~20_q  & \RF_a1[1]~0_combout ))))

	.dataa(\rf1_1|reg_file~28_q ),
	.datab(\rf1_1|reg_file~80_combout ),
	.datac(\rf1_1|reg_file~20_q ),
	.datad(\RF_a1[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~81_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~81 .lut_mask = 16'hB8CC;
defparam \rf1_1|reg_file~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneive_lcell_comb \pc[4]~4 (
// Equation(s):
// \pc[4]~4_combout  = (\RF_a1[2]~2_combout  & (\rf1_1|reg_file~83_combout )) # (!\RF_a1[2]~2_combout  & ((\rf1_1|reg_file~81_combout )))

	.dataa(\rf1_1|reg_file~83_combout ),
	.datab(gnd),
	.datac(\rf1_1|reg_file~81_combout ),
	.datad(\RF_a1[2]~2_combout ),
	.cin(gnd),
	.combout(\pc[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc[4]~4 .lut_mask = 16'hAAF0;
defparam \pc[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \Accin[4]~8 (
// Equation(s):
// \Accin[4]~8_combout  = (\contr|WideOr25~0_combout  & ((\contr|Accsrc [1] & (\pc[4]~4_combout )) # (!\contr|Accsrc [1] & ((\alu1|Mux3~1_combout ))))) # (!\contr|WideOr25~0_combout  & (\contr|Accsrc [1]))

	.dataa(\contr|WideOr25~0_combout ),
	.datab(\contr|Accsrc [1]),
	.datac(\pc[4]~4_combout ),
	.datad(\alu1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\Accin[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[4]~8 .lut_mask = 16'hE6C4;
defparam \Accin[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneive_lcell_comb \Accin[4]~9 (
// Equation(s):
// \Accin[4]~9_combout  = (\Accin[4]~8_combout  & ((\contr|WideOr25~0_combout ) # ((\IR|out [4])))) # (!\Accin[4]~8_combout  & (!\contr|WideOr25~0_combout  & ((\mem1|mem_reg~4949_combout ))))

	.dataa(\Accin[4]~8_combout ),
	.datab(\contr|WideOr25~0_combout ),
	.datac(\IR|out [4]),
	.datad(\mem1|mem_reg~4949_combout ),
	.cin(gnd),
	.combout(\Accin[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[4]~9 .lut_mask = 16'hB9A8;
defparam \Accin[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N9
dffeas \Acc|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Accin[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|Selector31~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|out[4] .is_wysiwyg = "true";
defparam \Acc|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \alu_a[4]~6 (
// Equation(s):
// \alu_a[4]~6_combout  = (!\contr|WideOr29~combout  & ((\contr|WideOr27~combout  & ((\T1|out [4]))) # (!\contr|WideOr27~combout  & (pc[4]))))

	.dataa(pc[4]),
	.datab(\contr|WideOr27~combout ),
	.datac(\T1|out [4]),
	.datad(\contr|WideOr29~combout ),
	.cin(gnd),
	.combout(\alu_a[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[4]~6 .lut_mask = 16'h00E2;
defparam \alu_a[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \alu_a[4]~7 (
// Equation(s):
// \alu_a[4]~7_combout  = (\alu_a[4]~6_combout ) # ((\Acc|out [4] & (\contr|WideOr27~combout  & \contr|WideOr29~combout )))

	.dataa(\Acc|out [4]),
	.datab(\contr|WideOr27~combout ),
	.datac(\alu_a[4]~6_combout ),
	.datad(\contr|WideOr29~combout ),
	.cin(gnd),
	.combout(\alu_a[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[4]~7 .lut_mask = 16'hF8F0;
defparam \alu_a[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \alu_b[4]~6 (
// Equation(s):
// \alu_b[4]~6_combout  = (\contr|state.S30~q ) # ((\T1|out [4] & (\contr|state.S3~q  & \Equal22~0_combout )))

	.dataa(\T1|out [4]),
	.datab(\contr|state.S30~q ),
	.datac(\contr|state.S3~q ),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[4]~6 .lut_mask = 16'hECCC;
defparam \alu_b[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \alu_b[4]~7 (
// Equation(s):
// \alu_b[4]~7_combout  = (\alu_b[4]~6_combout ) # ((!\Equal22~0_combout  & (\IR|out [4] & !\contr|state.S30~q )))

	.dataa(\alu_b[4]~6_combout ),
	.datab(\Equal22~0_combout ),
	.datac(\IR|out [4]),
	.datad(\contr|state.S30~q ),
	.cin(gnd),
	.combout(\alu_b[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[4]~7 .lut_mask = 16'hAABA;
defparam \alu_b[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \alu1|Add0~3 (
// Equation(s):
// \alu1|Add0~3_combout  = \alu_b[4]~7_combout  $ ((((!\ac1|op[0]~6_combout  & !\ac1|op[2]~5_combout )) # (!\ac1|op[0]~8_combout )))

	.dataa(\alu_b[4]~7_combout ),
	.datab(\ac1|op[0]~6_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\ac1|op[0]~8_combout ),
	.cin(gnd),
	.combout(\alu1|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~3 .lut_mask = 16'hA955;
defparam \alu1|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \Accin[3]~6 (
// Equation(s):
// \Accin[3]~6_combout  = (\contr|Accsrc [1] & ((\contr|WideOr25~0_combout  & ((\pc[3]~3_combout ))) # (!\contr|WideOr25~0_combout  & (\IR|out [3])))) # (!\contr|Accsrc [1] & (((!\contr|WideOr25~0_combout ))))

	.dataa(\contr|Accsrc [1]),
	.datab(\IR|out [3]),
	.datac(\contr|WideOr25~0_combout ),
	.datad(\pc[3]~3_combout ),
	.cin(gnd),
	.combout(\Accin[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[3]~6 .lut_mask = 16'hAD0D;
defparam \Accin[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \pc[3]~feeder (
// Equation(s):
// \pc[3]~feeder_combout  = \pc[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc[3]~3_combout ),
	.cin(gnd),
	.combout(\pc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc[3]~feeder .lut_mask = 16'hFF00;
defparam \pc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc[3]~feeder_combout ),
	.asdata(\alu1|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\contr|state.S34~q ),
	.ena(\contr|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[3] .is_wysiwyg = "true";
defparam \pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \alu_a[3]~8 (
// Equation(s):
// \alu_a[3]~8_combout  = (!\contr|WideOr29~combout  & ((\contr|WideOr27~combout  & ((\T1|out [3]))) # (!\contr|WideOr27~combout  & (pc[3]))))

	.dataa(pc[3]),
	.datab(\T1|out [3]),
	.datac(\contr|WideOr27~combout ),
	.datad(\contr|WideOr29~combout ),
	.cin(gnd),
	.combout(\alu_a[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[3]~8 .lut_mask = 16'h00CA;
defparam \alu_a[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \alu_a[3]~9 (
// Equation(s):
// \alu_a[3]~9_combout  = (\alu_a[3]~8_combout ) # ((\Acc|out [3] & (\contr|WideOr29~combout  & \contr|WideOr27~combout )))

	.dataa(\Acc|out [3]),
	.datab(\contr|WideOr29~combout ),
	.datac(\contr|WideOr27~combout ),
	.datad(\alu_a[3]~8_combout ),
	.cin(gnd),
	.combout(\alu_a[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_a[3]~9 .lut_mask = 16'hFF80;
defparam \alu_a[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \alu1|Add0~16 (
// Equation(s):
// \alu1|Add0~16_combout  = ((\alu1|Add0~4_combout  $ (\alu_a[3]~9_combout  $ (!\alu1|Add0~15 )))) # (GND)
// \alu1|Add0~17  = CARRY((\alu1|Add0~4_combout  & ((\alu_a[3]~9_combout ) # (!\alu1|Add0~15 ))) # (!\alu1|Add0~4_combout  & (\alu_a[3]~9_combout  & !\alu1|Add0~15 )))

	.dataa(\alu1|Add0~4_combout ),
	.datab(\alu_a[3]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu1|Add0~15 ),
	.combout(\alu1|Add0~16_combout ),
	.cout(\alu1|Add0~17 ));
// synopsys translate_off
defparam \alu1|Add0~16 .lut_mask = 16'h698E;
defparam \alu1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \alu1|Mux4~0 (
// Equation(s):
// \alu1|Mux4~0_combout  = (\ac1|op[2]~5_combout  & (((\alu_b[3]~9_combout  & \alu_a[3]~9_combout )) # (!\ac1|op[1]~7_combout ))) # (!\ac1|op[2]~5_combout  & ((\alu_b[3]~9_combout  & ((\ac1|op[1]~7_combout ) # (!\alu_a[3]~9_combout ))) # 
// (!\alu_b[3]~9_combout  & (\alu_a[3]~9_combout ))))

	.dataa(\alu_b[3]~9_combout ),
	.datab(\alu_a[3]~9_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\ac1|op[1]~7_combout ),
	.cin(gnd),
	.combout(\alu1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux4~0 .lut_mask = 16'h8EF6;
defparam \alu1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \alu1|Mux4~1 (
// Equation(s):
// \alu1|Mux4~1_combout  = (\ac1|op[1]~7_combout  & (((\alu1|Mux4~0_combout )))) # (!\ac1|op[1]~7_combout  & ((\ac1|op[2]~5_combout  & (\alu1|Add0~16_combout )) # (!\ac1|op[2]~5_combout  & ((\alu1|Mux4~0_combout )))))

	.dataa(\alu1|Add0~16_combout ),
	.datab(\ac1|op[1]~7_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\alu1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux4~1 .lut_mask = 16'hEF20;
defparam \alu1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \Accin[3]~7 (
// Equation(s):
// \Accin[3]~7_combout  = (\contr|Accsrc [1] & (\Accin[3]~6_combout )) # (!\contr|Accsrc [1] & ((\Accin[3]~6_combout  & ((\mem1|mem_reg~4779_combout ))) # (!\Accin[3]~6_combout  & (\alu1|Mux4~1_combout ))))

	.dataa(\contr|Accsrc [1]),
	.datab(\Accin[3]~6_combout ),
	.datac(\alu1|Mux4~1_combout ),
	.datad(\mem1|mem_reg~4779_combout ),
	.cin(gnd),
	.combout(\Accin[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[3]~7 .lut_mask = 16'hDC98;
defparam \Accin[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \Acc|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Accin[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|Selector31~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|out[3] .is_wysiwyg = "true";
defparam \Acc|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneive_lcell_comb \RF_d2[3]~6 (
// Equation(s):
// \RF_d2[3]~6_combout  = (\contr|WideOr19~0_combout  & ((\contr|RFsrcd2[1]~0_combout  & (\T1|out [3])) # (!\contr|RFsrcd2[1]~0_combout  & ((pc[3]))))) # (!\contr|WideOr19~0_combout  & (((!\contr|RFsrcd2[1]~0_combout ))))

	.dataa(\T1|out [3]),
	.datab(\contr|WideOr19~0_combout ),
	.datac(\contr|RFsrcd2[1]~0_combout ),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\RF_d2[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[3]~6 .lut_mask = 16'h8F83;
defparam \RF_d2[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneive_lcell_comb \RF_d2[3]~7 (
// Equation(s):
// \RF_d2[3]~7_combout  = (\contr|WideOr19~0_combout  & (((\RF_d2[3]~6_combout )))) # (!\contr|WideOr19~0_combout  & ((\RF_d2[3]~6_combout  & (\Acc|out [3])) # (!\RF_d2[3]~6_combout  & ((\IR|out [3])))))

	.dataa(\Acc|out [3]),
	.datab(\contr|WideOr19~0_combout ),
	.datac(\IR|out [3]),
	.datad(\RF_d2[3]~6_combout ),
	.cin(gnd),
	.combout(\RF_d2[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[3]~7 .lut_mask = 16'hEE30;
defparam \RF_d2[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \rf1_1|reg_file~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~35 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneive_lcell_comb \rf1_1|reg_file~51feeder (
// Equation(s):
// \rf1_1|reg_file~51feeder_combout  = \RF_d2[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF_d2[3]~7_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~51feeder .lut_mask = 16'hFF00;
defparam \rf1_1|reg_file~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \rf1_1|reg_file~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~51 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneive_lcell_comb \rf1_1|reg_file~78 (
// Equation(s):
// \rf1_1|reg_file~78_combout  = (\RF_a1[0]~1_combout  & (\RF_a1[1]~0_combout )) # (!\RF_a1[0]~1_combout  & ((\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~51_q ))) # (!\RF_a1[1]~0_combout  & (\rf1_1|reg_file~35_q ))))

	.dataa(\RF_a1[0]~1_combout ),
	.datab(\RF_a1[1]~0_combout ),
	.datac(\rf1_1|reg_file~35_q ),
	.datad(\rf1_1|reg_file~51_q ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~78_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~78 .lut_mask = 16'hDC98;
defparam \rf1_1|reg_file~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N29
dffeas \rf1_1|reg_file~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF_d2[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~59 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \rf1_1|reg_file~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~43 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \rf1_1|reg_file~79 (
// Equation(s):
// \rf1_1|reg_file~79_combout  = (\rf1_1|reg_file~78_combout  & ((\rf1_1|reg_file~59_q ) # ((!\RF_a1[0]~1_combout )))) # (!\rf1_1|reg_file~78_combout  & (((\rf1_1|reg_file~43_q  & \RF_a1[0]~1_combout ))))

	.dataa(\rf1_1|reg_file~78_combout ),
	.datab(\rf1_1|reg_file~59_q ),
	.datac(\rf1_1|reg_file~43_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~79_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~79 .lut_mask = 16'hD8AA;
defparam \rf1_1|reg_file~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
cycloneive_lcell_comb \rf1_1|reg_file~19feeder (
// Equation(s):
// \rf1_1|reg_file~19feeder_combout  = \RF_d2[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~19feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N29
dffeas \rf1_1|reg_file~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~19 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N15
dffeas \rf1_1|reg_file~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~27 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneive_lcell_comb \rf1_1|reg_file~11feeder (
// Equation(s):
// \rf1_1|reg_file~11feeder_combout  = \RF_d2[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~11feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N29
dffeas \rf1_1|reg_file~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~11 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N15
dffeas \rf1_1|reg_file~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~3 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneive_lcell_comb \rf1_1|reg_file~76 (
// Equation(s):
// \rf1_1|reg_file~76_combout  = (\RF_a1[1]~0_combout  & (((\RF_a1[0]~1_combout )))) # (!\RF_a1[1]~0_combout  & ((\RF_a1[0]~1_combout  & (\rf1_1|reg_file~11_q )) # (!\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~3_q )))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~11_q ),
	.datac(\rf1_1|reg_file~3_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~76_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~76 .lut_mask = 16'hEE50;
defparam \rf1_1|reg_file~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cycloneive_lcell_comb \rf1_1|reg_file~77 (
// Equation(s):
// \rf1_1|reg_file~77_combout  = (\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~76_combout  & ((\rf1_1|reg_file~27_q ))) # (!\rf1_1|reg_file~76_combout  & (\rf1_1|reg_file~19_q )))) # (!\RF_a1[1]~0_combout  & (((\rf1_1|reg_file~76_combout ))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~19_q ),
	.datac(\rf1_1|reg_file~27_q ),
	.datad(\rf1_1|reg_file~76_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~77_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~77 .lut_mask = 16'hF588;
defparam \rf1_1|reg_file~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \pc[3]~3 (
// Equation(s):
// \pc[3]~3_combout  = (\RF_a1[2]~2_combout  & (\rf1_1|reg_file~79_combout )) # (!\RF_a1[2]~2_combout  & ((\rf1_1|reg_file~77_combout )))

	.dataa(\RF_a1[2]~2_combout ),
	.datab(gnd),
	.datac(\rf1_1|reg_file~79_combout ),
	.datad(\rf1_1|reg_file~77_combout ),
	.cin(gnd),
	.combout(\pc[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc[3]~3 .lut_mask = 16'hF5A0;
defparam \pc[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \T1|out[3]~3 (
// Equation(s):
// \T1|out[3]~3_combout  = (\contr|state.S10~q  & ((\mem1|mem_reg~4779_combout ))) # (!\contr|state.S10~q  & (\pc[3]~3_combout ))

	.dataa(\pc[3]~3_combout ),
	.datab(\contr|state.S10~q ),
	.datac(gnd),
	.datad(\mem1|mem_reg~4779_combout ),
	.cin(gnd),
	.combout(\T1|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \T1|out[3]~3 .lut_mask = 16'hEE22;
defparam \T1|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \T1|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T1|out[3]~3_combout ),
	.asdata(\alu1|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\contr|state.S6~q ),
	.ena(\contr|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \T1|out[3] .is_wysiwyg = "true";
defparam \T1|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \alu_b[3]~8 (
// Equation(s):
// \alu_b[3]~8_combout  = (\contr|state.S30~q ) # ((\T1|out [3] & (\contr|state.S3~q  & \Equal22~0_combout )))

	.dataa(\T1|out [3]),
	.datab(\contr|state.S30~q ),
	.datac(\contr|state.S3~q ),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[3]~8 .lut_mask = 16'hECCC;
defparam \alu_b[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \alu_b[3]~9 (
// Equation(s):
// \alu_b[3]~9_combout  = (\alu_b[3]~8_combout ) # ((!\Equal22~0_combout  & (\IR|out [3] & !\contr|state.S30~q )))

	.dataa(\alu_b[3]~8_combout ),
	.datab(\Equal22~0_combout ),
	.datac(\IR|out [3]),
	.datad(\contr|state.S30~q ),
	.cin(gnd),
	.combout(\alu_b[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[3]~9 .lut_mask = 16'hAABA;
defparam \alu_b[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \alu1|Add0~4 (
// Equation(s):
// \alu1|Add0~4_combout  = \alu_b[3]~9_combout  $ ((((!\ac1|op[2]~5_combout  & !\ac1|op[0]~6_combout )) # (!\ac1|op[0]~8_combout )))

	.dataa(\ac1|op[2]~5_combout ),
	.datab(\alu_b[3]~9_combout ),
	.datac(\ac1|op[0]~6_combout ),
	.datad(\ac1|op[0]~8_combout ),
	.cin(gnd),
	.combout(\alu1|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~4 .lut_mask = 16'hC933;
defparam \alu1|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \alu1|Add0~18 (
// Equation(s):
// \alu1|Add0~18_combout  = (\alu_a[4]~7_combout  & ((\alu1|Add0~3_combout  & (\alu1|Add0~17  & VCC)) # (!\alu1|Add0~3_combout  & (!\alu1|Add0~17 )))) # (!\alu_a[4]~7_combout  & ((\alu1|Add0~3_combout  & (!\alu1|Add0~17 )) # (!\alu1|Add0~3_combout  & 
// ((\alu1|Add0~17 ) # (GND)))))
// \alu1|Add0~19  = CARRY((\alu_a[4]~7_combout  & (!\alu1|Add0~3_combout  & !\alu1|Add0~17 )) # (!\alu_a[4]~7_combout  & ((!\alu1|Add0~17 ) # (!\alu1|Add0~3_combout ))))

	.dataa(\alu_a[4]~7_combout ),
	.datab(\alu1|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu1|Add0~17 ),
	.combout(\alu1|Add0~18_combout ),
	.cout(\alu1|Add0~19 ));
// synopsys translate_off
defparam \alu1|Add0~18 .lut_mask = 16'h9617;
defparam \alu1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \alu1|Add0~20 (
// Equation(s):
// \alu1|Add0~20_combout  = ((\alu1|Add0~2_combout  $ (\alu_a[5]~5_combout  $ (!\alu1|Add0~19 )))) # (GND)
// \alu1|Add0~21  = CARRY((\alu1|Add0~2_combout  & ((\alu_a[5]~5_combout ) # (!\alu1|Add0~19 ))) # (!\alu1|Add0~2_combout  & (\alu_a[5]~5_combout  & !\alu1|Add0~19 )))

	.dataa(\alu1|Add0~2_combout ),
	.datab(\alu_a[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu1|Add0~19 ),
	.combout(\alu1|Add0~20_combout ),
	.cout(\alu1|Add0~21 ));
// synopsys translate_off
defparam \alu1|Add0~20 .lut_mask = 16'h698E;
defparam \alu1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cycloneive_lcell_comb \alu1|Mux2~1 (
// Equation(s):
// \alu1|Mux2~1_combout  = (\ac1|op[1]~7_combout  & (\alu1|Mux2~0_combout )) # (!\ac1|op[1]~7_combout  & ((\ac1|op[2]~5_combout  & ((\alu1|Add0~20_combout ))) # (!\ac1|op[2]~5_combout  & (\alu1|Mux2~0_combout ))))

	.dataa(\ac1|op[1]~7_combout ),
	.datab(\alu1|Mux2~0_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\alu1|Add0~20_combout ),
	.cin(gnd),
	.combout(\alu1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux2~1 .lut_mask = 16'hDC8C;
defparam \alu1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \T1|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T1|out[5]~5_combout ),
	.asdata(\alu1|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\contr|state.S6~q ),
	.ena(\contr|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \T1|out[5] .is_wysiwyg = "true";
defparam \T1|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneive_lcell_comb \alu_b[5]~4 (
// Equation(s):
// \alu_b[5]~4_combout  = (\contr|state.S30~q ) # ((\T1|out [5] & (\contr|state.S3~q  & \Equal22~0_combout )))

	.dataa(\T1|out [5]),
	.datab(\contr|state.S30~q ),
	.datac(\contr|state.S3~q ),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[5]~4 .lut_mask = 16'hECCC;
defparam \alu_b[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneive_lcell_comb \alu_b[5]~5 (
// Equation(s):
// \alu_b[5]~5_combout  = (\alu_b[5]~4_combout ) # ((\IR|out [5] & (!\contr|state.S30~q  & !\Equal22~0_combout )))

	.dataa(\alu_b[5]~4_combout ),
	.datab(\IR|out [5]),
	.datac(\contr|state.S30~q ),
	.datad(\Equal22~0_combout ),
	.cin(gnd),
	.combout(\alu_b[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_b[5]~5 .lut_mask = 16'hAAAE;
defparam \alu_b[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneive_lcell_comb \alu1|Add0~2 (
// Equation(s):
// \alu1|Add0~2_combout  = \alu_b[5]~5_combout  $ ((((!\ac1|op[0]~6_combout  & !\ac1|op[2]~5_combout )) # (!\ac1|op[0]~8_combout )))

	.dataa(\ac1|op[0]~6_combout ),
	.datab(\ac1|op[0]~8_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\alu_b[5]~5_combout ),
	.cin(gnd),
	.combout(\alu1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~2 .lut_mask = 16'hC837;
defparam \alu1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \alu1|Mux1~1 (
// Equation(s):
// \alu1|Mux1~1_combout  = (\ac1|op[2]~5_combout  & ((\ac1|op[1]~7_combout  & (\alu1|Mux1~0_combout )) # (!\ac1|op[1]~7_combout  & ((\alu1|Add0~22_combout ))))) # (!\ac1|op[2]~5_combout  & (\alu1|Mux1~0_combout ))

	.dataa(\ac1|op[2]~5_combout ),
	.datab(\alu1|Mux1~0_combout ),
	.datac(\alu1|Add0~22_combout ),
	.datad(\ac1|op[1]~7_combout ),
	.cin(gnd),
	.combout(\alu1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux1~1 .lut_mask = 16'hCCE4;
defparam \alu1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc[6]~7_combout ),
	.asdata(\alu1|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\contr|state.S34~q ),
	.ena(\contr|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[6] .is_wysiwyg = "true";
defparam \pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneive_lcell_comb \RF_d2[6]~12 (
// Equation(s):
// \RF_d2[6]~12_combout  = (\contr|RFsrcd2[1]~0_combout  & ((\contr|WideOr19~0_combout  & ((\T1|out [6]))) # (!\contr|WideOr19~0_combout  & (\IR|out [6])))) # (!\contr|RFsrcd2[1]~0_combout  & (!\contr|WideOr19~0_combout ))

	.dataa(\contr|RFsrcd2[1]~0_combout ),
	.datab(\contr|WideOr19~0_combout ),
	.datac(\IR|out [6]),
	.datad(\T1|out [6]),
	.cin(gnd),
	.combout(\RF_d2[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[6]~12 .lut_mask = 16'hB931;
defparam \RF_d2[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneive_lcell_comb \RF_d2[6]~13 (
// Equation(s):
// \RF_d2[6]~13_combout  = (\RF_d2[6]~12_combout  & (((\contr|RFsrcd2[1]~0_combout ) # (\Acc|out [6])))) # (!\RF_d2[6]~12_combout  & (pc[6] & (!\contr|RFsrcd2[1]~0_combout )))

	.dataa(pc[6]),
	.datab(\RF_d2[6]~12_combout ),
	.datac(\contr|RFsrcd2[1]~0_combout ),
	.datad(\Acc|out [6]),
	.cin(gnd),
	.combout(\RF_d2[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[6]~13 .lut_mask = 16'hCEC2;
defparam \RF_d2[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cycloneive_lcell_comb \rf1_1|reg_file~22feeder (
// Equation(s):
// \rf1_1|reg_file~22feeder_combout  = \RF_d2[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~22feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N25
dffeas \rf1_1|reg_file~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~22 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N19
dffeas \rf1_1|reg_file~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~30 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cycloneive_lcell_comb \rf1_1|reg_file~14feeder (
// Equation(s):
// \rf1_1|reg_file~14feeder_combout  = \RF_d2[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~14feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N1
dffeas \rf1_1|reg_file~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~14 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N11
dffeas \rf1_1|reg_file~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~6 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneive_lcell_comb \rf1_1|reg_file~88 (
// Equation(s):
// \rf1_1|reg_file~88_combout  = (\RF_a1[1]~0_combout  & (((\RF_a1[0]~1_combout )))) # (!\RF_a1[1]~0_combout  & ((\RF_a1[0]~1_combout  & (\rf1_1|reg_file~14_q )) # (!\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~6_q )))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~14_q ),
	.datac(\rf1_1|reg_file~6_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~88_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~88 .lut_mask = 16'hEE50;
defparam \rf1_1|reg_file~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cycloneive_lcell_comb \rf1_1|reg_file~89 (
// Equation(s):
// \rf1_1|reg_file~89_combout  = (\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~88_combout  & ((\rf1_1|reg_file~30_q ))) # (!\rf1_1|reg_file~88_combout  & (\rf1_1|reg_file~22_q )))) # (!\RF_a1[1]~0_combout  & (((\rf1_1|reg_file~88_combout ))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~22_q ),
	.datac(\rf1_1|reg_file~30_q ),
	.datad(\rf1_1|reg_file~88_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~89_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~89 .lut_mask = 16'hF588;
defparam \rf1_1|reg_file~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \rf1_1|reg_file~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~38 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneive_lcell_comb \rf1_1|reg_file~54feeder (
// Equation(s):
// \rf1_1|reg_file~54feeder_combout  = \RF_d2[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF_d2[6]~13_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~54feeder .lut_mask = 16'hFF00;
defparam \rf1_1|reg_file~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \rf1_1|reg_file~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~54 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \rf1_1|reg_file~90 (
// Equation(s):
// \rf1_1|reg_file~90_combout  = (\RF_a1[0]~1_combout  & (\RF_a1[1]~0_combout )) # (!\RF_a1[0]~1_combout  & ((\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~54_q ))) # (!\RF_a1[1]~0_combout  & (\rf1_1|reg_file~38_q ))))

	.dataa(\RF_a1[0]~1_combout ),
	.datab(\RF_a1[1]~0_combout ),
	.datac(\rf1_1|reg_file~38_q ),
	.datad(\rf1_1|reg_file~54_q ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~90_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~90 .lut_mask = 16'hDC98;
defparam \rf1_1|reg_file~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N3
dffeas \rf1_1|reg_file~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF_d2[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~62 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \rf1_1|reg_file~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~46 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \rf1_1|reg_file~91 (
// Equation(s):
// \rf1_1|reg_file~91_combout  = (\rf1_1|reg_file~90_combout  & ((\rf1_1|reg_file~62_q ) # ((!\RF_a1[0]~1_combout )))) # (!\rf1_1|reg_file~90_combout  & (((\rf1_1|reg_file~46_q  & \RF_a1[0]~1_combout ))))

	.dataa(\rf1_1|reg_file~90_combout ),
	.datab(\rf1_1|reg_file~62_q ),
	.datac(\rf1_1|reg_file~46_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~91_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~91 .lut_mask = 16'hD8AA;
defparam \rf1_1|reg_file~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \pc[6]~7 (
// Equation(s):
// \pc[6]~7_combout  = (\RF_a1[2]~2_combout  & ((\rf1_1|reg_file~91_combout ))) # (!\RF_a1[2]~2_combout  & (\rf1_1|reg_file~89_combout ))

	.dataa(\RF_a1[2]~2_combout ),
	.datab(\rf1_1|reg_file~89_combout ),
	.datac(gnd),
	.datad(\rf1_1|reg_file~91_combout ),
	.cin(gnd),
	.combout(\pc[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc[6]~7 .lut_mask = 16'hEE44;
defparam \pc[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \Accin[6]~12 (
// Equation(s):
// \Accin[6]~12_combout  = (\contr|WideOr25~0_combout  & (\contr|Accsrc [1] & ((\pc[6]~7_combout )))) # (!\contr|WideOr25~0_combout  & (((\IR|out [6])) # (!\contr|Accsrc [1])))

	.dataa(\contr|WideOr25~0_combout ),
	.datab(\contr|Accsrc [1]),
	.datac(\IR|out [6]),
	.datad(\pc[6]~7_combout ),
	.cin(gnd),
	.combout(\Accin[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[6]~12 .lut_mask = 16'hD951;
defparam \Accin[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \Accin[6]~13 (
// Equation(s):
// \Accin[6]~13_combout  = (\contr|Accsrc [1] & (\Accin[6]~12_combout )) # (!\contr|Accsrc [1] & ((\Accin[6]~12_combout  & ((\mem1|mem_reg~5289_combout ))) # (!\Accin[6]~12_combout  & (\alu1|Mux1~1_combout ))))

	.dataa(\contr|Accsrc [1]),
	.datab(\Accin[6]~12_combout ),
	.datac(\alu1|Mux1~1_combout ),
	.datad(\mem1|mem_reg~5289_combout ),
	.cin(gnd),
	.combout(\Accin[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[6]~13 .lut_mask = 16'hDC98;
defparam \Accin[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \Acc|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Accin[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|Selector31~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|out[6] .is_wysiwyg = "true";
defparam \Acc|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \dataw[6]~12 (
// Equation(s):
// \dataw[6]~12_combout  = (!\contr|state.S22~q  & ((\contr|state.S50~q  & (\IR|out [6])) # (!\contr|state.S50~q  & ((\Acc|out [6])))))

	.dataa(\IR|out [6]),
	.datab(\Acc|out [6]),
	.datac(\contr|state.S22~q ),
	.datad(\contr|state.S50~q ),
	.cin(gnd),
	.combout(\dataw[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[6]~12 .lut_mask = 16'h0A0C;
defparam \dataw[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
cycloneive_lcell_comb \dataw[6]~13 (
// Equation(s):
// \dataw[6]~13_combout  = (\dataw[6]~12_combout ) # ((\contr|state.S22~q  & \T1|out [6]))

	.dataa(\contr|state.S22~q ),
	.datab(gnd),
	.datac(\dataw[6]~12_combout ),
	.datad(\T1|out [6]),
	.cin(gnd),
	.combout(\dataw[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[6]~13 .lut_mask = 16'hFAF0;
defparam \dataw[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~6781 (
// Equation(s):
// \mem1|mem_reg~6781_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6781_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6781 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N19
dffeas \mem1|mem_reg~1782 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6781_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1782 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~6778 (
// Equation(s):
// \mem1|mem_reg~6778_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6778_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6778 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \mem1|mem_reg~1766 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6778_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1766 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1766 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~6779 (
// Equation(s):
// \mem1|mem_reg~6779_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6779_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6779 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N3
dffeas \mem1|mem_reg~1750 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6779_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1750 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \mem1|mem_reg~6780 (
// Equation(s):
// \mem1|mem_reg~6780_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6780_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6780 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \mem1|mem_reg~1734 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6780_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1734 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~5247 (
// Equation(s):
// \mem1|mem_reg~5247_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1750_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~1734_q  & !\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1750_q ),
	.datac(\mem1|mem_reg~1734_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5247_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5247 .lut_mask = 16'hAA27;
defparam \mem1|mem_reg~5247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~5248 (
// Equation(s):
// \mem1|mem_reg~5248_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5247_combout  & (!\mem1|mem_reg~1782_q )) # (!\mem1|mem_reg~5247_combout  & ((!\mem1|mem_reg~1766_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5247_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1782_q ),
	.datac(\mem1|mem_reg~1766_q ),
	.datad(\mem1|mem_reg~5247_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5248_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5248 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~6789 (
// Equation(s):
// \mem1|mem_reg~6789_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6789_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6789 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N29
dffeas \mem1|mem_reg~3830 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6789_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3830 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3830 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cycloneive_lcell_comb \mem1|mem_reg~6787 (
// Equation(s):
// \mem1|mem_reg~6787_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6787_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6787 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N21
dffeas \mem1|mem_reg~3814 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6787_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3814 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3814 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N30
cycloneive_lcell_comb \mem1|mem_reg~6788 (
// Equation(s):
// \mem1|mem_reg~6788_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6788_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6788 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N31
dffeas \mem1|mem_reg~3798 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6788_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3798 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3798 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N11
dffeas \mem1|mem_reg~3782 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3782 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
cycloneive_lcell_comb \mem1|mem_reg~5254 (
// Equation(s):
// \mem1|mem_reg~5254_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~3798_q ))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~3782_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~3798_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~3782_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5254_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5254 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~5254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
cycloneive_lcell_comb \mem1|mem_reg~5255 (
// Equation(s):
// \mem1|mem_reg~5255_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5254_combout  & (!\mem1|mem_reg~3830_q )) # (!\mem1|mem_reg~5254_combout  & ((!\mem1|mem_reg~3814_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5254_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3830_q ),
	.datac(\mem1|mem_reg~3814_q ),
	.datad(\mem1|mem_reg~5254_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5255_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5255 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneive_lcell_comb \mem1|mem_reg~3302feeder (
// Equation(s):
// \mem1|mem_reg~3302feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3302feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3302feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3302feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N23
dffeas \mem1|mem_reg~3302 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3302feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3302 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3302 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N1
dffeas \mem1|mem_reg~3318 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3318 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~6782 (
// Equation(s):
// \mem1|mem_reg~6782_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6782_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6782 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \mem1|mem_reg~3270 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6782_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3270 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3270 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N21
dffeas \mem1|mem_reg~3286 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3286 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneive_lcell_comb \mem1|mem_reg~5249 (
// Equation(s):
// \mem1|mem_reg~5249_combout  = (\addr[0]~16_combout  & (((\mem1|mem_reg~3286_q ) # (\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~3270_q  & ((!\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3270_q ),
	.datac(\mem1|mem_reg~3286_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5249_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5249 .lut_mask = 16'hAAB1;
defparam \mem1|mem_reg~5249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~5250 (
// Equation(s):
// \mem1|mem_reg~5250_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5249_combout  & ((\mem1|mem_reg~3318_q ))) # (!\mem1|mem_reg~5249_combout  & (\mem1|mem_reg~3302_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5249_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3302_q ),
	.datac(\mem1|mem_reg~3318_q ),
	.datad(\mem1|mem_reg~5249_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5250_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5250 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N2
cycloneive_lcell_comb \mem1|mem_reg~6786 (
// Equation(s):
// \mem1|mem_reg~6786_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6786_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6786 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N3
dffeas \mem1|mem_reg~1270 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6786_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1270 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~6783 (
// Equation(s):
// \mem1|mem_reg~6783_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6783_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6783 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N31
dffeas \mem1|mem_reg~1254 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6783_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1254 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N6
cycloneive_lcell_comb \mem1|mem_reg~6785 (
// Equation(s):
// \mem1|mem_reg~6785_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6785_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6785 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N7
dffeas \mem1|mem_reg~1222 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6785_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1222 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~6784 (
// Equation(s):
// \mem1|mem_reg~6784_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6784_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6784 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N25
dffeas \mem1|mem_reg~1238 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6784_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1238 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N16
cycloneive_lcell_comb \mem1|mem_reg~5251 (
// Equation(s):
// \mem1|mem_reg~5251_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~1238_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1222_q ))))

	.dataa(\mem1|mem_reg~1222_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1238_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5251_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5251 .lut_mask = 16'hC1F1;
defparam \mem1|mem_reg~5251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N2
cycloneive_lcell_comb \mem1|mem_reg~5252 (
// Equation(s):
// \mem1|mem_reg~5252_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5251_combout  & (!\mem1|mem_reg~1270_q )) # (!\mem1|mem_reg~5251_combout  & ((!\mem1|mem_reg~1254_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5251_combout ))))

	.dataa(\mem1|mem_reg~1270_q ),
	.datab(\mem1|mem_reg~1254_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5251_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5252_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5252 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~5253 (
// Equation(s):
// \mem1|mem_reg~5253_combout  = (\addr[5]~6_combout  & (((\addr[7]~1_combout )))) # (!\addr[5]~6_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~5250_combout )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~5252_combout )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5250_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~5252_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5253_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5253 .lut_mask = 16'hE5E0;
defparam \mem1|mem_reg~5253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~5256 (
// Equation(s):
// \mem1|mem_reg~5256_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5253_combout  & ((\mem1|mem_reg~5255_combout ))) # (!\mem1|mem_reg~5253_combout  & (\mem1|mem_reg~5248_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~5253_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5248_combout ),
	.datac(\mem1|mem_reg~5255_combout ),
	.datad(\mem1|mem_reg~5253_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5256_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5256 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~6815 (
// Equation(s):
// \mem1|mem_reg~6815_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6815_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6815 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N15
dffeas \mem1|mem_reg~1510 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6815_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1510 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1510 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~6818 (
// Equation(s):
// \mem1|mem_reg~6818_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6818_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6818 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N5
dffeas \mem1|mem_reg~1526 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6818_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1526 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~6817 (
// Equation(s):
// \mem1|mem_reg~6817_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6817_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6817 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \mem1|mem_reg~1478 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6817_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1478 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N22
cycloneive_lcell_comb \mem1|mem_reg~6816 (
// Equation(s):
// \mem1|mem_reg~6816_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6816_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6816 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N23
dffeas \mem1|mem_reg~1494 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6816_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1494 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1494 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~5282 (
// Equation(s):
// \mem1|mem_reg~5282_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~1494_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1478_q  & (!\addr[1]~14_combout )))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1478_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~1494_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5282_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5282 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~5282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5283 (
// Equation(s):
// \mem1|mem_reg~5283_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5282_combout  & ((!\mem1|mem_reg~1526_q ))) # (!\mem1|mem_reg~5282_combout  & (!\mem1|mem_reg~1510_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5282_combout ))))

	.dataa(\mem1|mem_reg~1510_q ),
	.datab(\mem1|mem_reg~1526_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5282_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5283_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5283 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~3542feeder (
// Equation(s):
// \mem1|mem_reg~3542feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3542feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3542feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3542feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N13
dffeas \mem1|mem_reg~3542 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3542feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3542 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3542 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N11
dffeas \mem1|mem_reg~3526 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3526 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~5280 (
// Equation(s):
// \mem1|mem_reg~5280_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~3542_q ) # ((\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~3526_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~3542_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~3526_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5280_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5280 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~3574feeder (
// Equation(s):
// \mem1|mem_reg~3574feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3574feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3574feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3574feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N17
dffeas \mem1|mem_reg~3574 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3574feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3574 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3574 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N1
dffeas \mem1|mem_reg~3558 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3558 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~5281 (
// Equation(s):
// \mem1|mem_reg~5281_combout  = (\mem1|mem_reg~5280_combout  & ((\mem1|mem_reg~3574_q ) # ((!\addr[1]~14_combout )))) # (!\mem1|mem_reg~5280_combout  & (((\mem1|mem_reg~3558_q  & \addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~5280_combout ),
	.datab(\mem1|mem_reg~3574_q ),
	.datac(\mem1|mem_reg~3558_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5281_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5281 .lut_mask = 16'hD8AA;
defparam \mem1|mem_reg~5281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~5284 (
// Equation(s):
// \mem1|mem_reg~5284_combout  = (\addr[5]~6_combout  & (((\addr[7]~1_combout )))) # (!\addr[5]~6_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~5281_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~5283_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5283_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~5281_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5284_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5284 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~6813 (
// Equation(s):
// \mem1|mem_reg~6813_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6813_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6813 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N3
dffeas \mem1|mem_reg~1990 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6813_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1990 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1990 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N10
cycloneive_lcell_comb \mem1|mem_reg~6812 (
// Equation(s):
// \mem1|mem_reg~6812_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6812_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6812 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N11
dffeas \mem1|mem_reg~2006 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6812_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2006 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2006 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneive_lcell_comb \mem1|mem_reg~5278 (
// Equation(s):
// \mem1|mem_reg~5278_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~2006_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1990_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1990_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2006_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5278_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5278 .lut_mask = 16'hCC1D;
defparam \mem1|mem_reg~5278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N12
cycloneive_lcell_comb \mem1|mem_reg~6811 (
// Equation(s):
// \mem1|mem_reg~6811_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6811_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6811 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneive_lcell_comb \mem1|mem_reg~2022feeder (
// Equation(s):
// \mem1|mem_reg~2022feeder_combout  = \mem1|mem_reg~6811_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|mem_reg~6811_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2022feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2022feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2022feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N3
dffeas \mem1|mem_reg~2022 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2022feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2022 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~6814 (
// Equation(s):
// \mem1|mem_reg~6814_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6814_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6814 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N15
dffeas \mem1|mem_reg~2038 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6814_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2038 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2038 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~5279 (
// Equation(s):
// \mem1|mem_reg~5279_combout  = (\mem1|mem_reg~5278_combout  & (((!\addr[1]~14_combout ) # (!\mem1|mem_reg~2038_q )))) # (!\mem1|mem_reg~5278_combout  & (!\mem1|mem_reg~2022_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~5278_combout ),
	.datab(\mem1|mem_reg~2022_q ),
	.datac(\mem1|mem_reg~2038_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5279_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5279 .lut_mask = 16'h1BAA;
defparam \mem1|mem_reg~5279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~6819 (
// Equation(s):
// \mem1|mem_reg~6819_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6819_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6819 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N7
dffeas \mem1|mem_reg~4070 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6819_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4070_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4070 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4070 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~6822 (
// Equation(s):
// \mem1|mem_reg~6822_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6822_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6822 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \mem1|mem_reg~4086 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6822_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4086_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4086 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4086 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~6820 (
// Equation(s):
// \mem1|mem_reg~6820_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6820_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6820 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N21
dffeas \mem1|mem_reg~4054 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6820_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4054 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4054 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \mem1|mem_reg~6821 (
// Equation(s):
// \mem1|mem_reg~6821_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6821_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6821 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \mem1|mem_reg~4038 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6821_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4038 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4038 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \mem1|mem_reg~5285 (
// Equation(s):
// \mem1|mem_reg~5285_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~4054_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~4038_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~4054_q ),
	.datab(\mem1|mem_reg~4038_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5285_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5285 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~5286 (
// Equation(s):
// \mem1|mem_reg~5286_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5285_combout  & ((!\mem1|mem_reg~4086_q ))) # (!\mem1|mem_reg~5285_combout  & (!\mem1|mem_reg~4070_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5285_combout ))))

	.dataa(\mem1|mem_reg~4070_q ),
	.datab(\mem1|mem_reg~4086_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5285_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5286_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5286 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~5287 (
// Equation(s):
// \mem1|mem_reg~5287_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5284_combout  & ((\mem1|mem_reg~5286_combout ))) # (!\mem1|mem_reg~5284_combout  & (\mem1|mem_reg~5279_combout )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5284_combout ))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5284_combout ),
	.datac(\mem1|mem_reg~5279_combout ),
	.datad(\mem1|mem_reg~5286_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5287_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5287 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~5287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~6810 (
// Equation(s):
// \mem1|mem_reg~6810_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6810_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6810 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N1
dffeas \mem1|mem_reg~2806 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6810_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2806 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2806 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~6808 (
// Equation(s):
// \mem1|mem_reg~6808_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6808_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6808 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N7
dffeas \mem1|mem_reg~2790 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6808_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2790 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2790 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~6809 (
// Equation(s):
// \mem1|mem_reg~6809_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6809_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6809 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N5
dffeas \mem1|mem_reg~2774 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6809_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2774 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2774 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N21
dffeas \mem1|mem_reg~2758 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2758 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~5274 (
// Equation(s):
// \mem1|mem_reg~5274_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~2774_q ))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~2758_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~2774_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2758_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5274_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5274 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~5274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~5275 (
// Equation(s):
// \mem1|mem_reg~5275_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5274_combout  & (!\mem1|mem_reg~2806_q )) # (!\mem1|mem_reg~5274_combout  & ((!\mem1|mem_reg~2790_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5274_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~2806_q ),
	.datac(\mem1|mem_reg~2790_q ),
	.datad(\mem1|mem_reg~5274_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5275_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5275 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~2278feeder (
// Equation(s):
// \mem1|mem_reg~2278feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2278feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2278feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2278feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \mem1|mem_reg~2278 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2278 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2278 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N3
dffeas \mem1|mem_reg~2294 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2294 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~6802 (
// Equation(s):
// \mem1|mem_reg~6802_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6802_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6802 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \mem1|mem_reg~2246 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6802_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2246 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2246 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \mem1|mem_reg~2262 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2262 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~5267 (
// Equation(s):
// \mem1|mem_reg~5267_combout  = (\addr[0]~16_combout  & (((\mem1|mem_reg~2262_q ) # (\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~2246_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~2246_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2262_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5267_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5267 .lut_mask = 16'hCCD1;
defparam \mem1|mem_reg~5267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~5268 (
// Equation(s):
// \mem1|mem_reg~5268_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5267_combout  & ((\mem1|mem_reg~2294_q ))) # (!\mem1|mem_reg~5267_combout  & (\mem1|mem_reg~2278_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5267_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~2278_q ),
	.datac(\mem1|mem_reg~2294_q ),
	.datad(\mem1|mem_reg~5267_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5268_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5268 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~214feeder (
// Equation(s):
// \mem1|mem_reg~214feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~214feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N15
dffeas \mem1|mem_reg~214 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~214 .is_wysiwyg = "true";
defparam \mem1|mem_reg~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \mem1|mem_reg~198 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~198 .is_wysiwyg = "true";
defparam \mem1|mem_reg~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~5271 (
// Equation(s):
// \mem1|mem_reg~5271_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~214_q ) # ((\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~198_q  & !\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~214_q ),
	.datac(\mem1|mem_reg~198_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5271_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5271 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \mem1|mem_reg~6807 (
// Equation(s):
// \mem1|mem_reg~6807_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6807_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6807 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \mem1|mem_reg~230 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6807_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~230 .is_wysiwyg = "true";
defparam \mem1|mem_reg~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \mem1|mem_reg~246 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~246 .is_wysiwyg = "true";
defparam \mem1|mem_reg~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~5272 (
// Equation(s):
// \mem1|mem_reg~5272_combout  = (\mem1|mem_reg~5271_combout  & (((\mem1|mem_reg~246_q ) # (!\addr[1]~14_combout )))) # (!\mem1|mem_reg~5271_combout  & (!\mem1|mem_reg~230_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~5271_combout ),
	.datab(\mem1|mem_reg~230_q ),
	.datac(\mem1|mem_reg~246_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5272_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5272 .lut_mask = 16'hB1AA;
defparam \mem1|mem_reg~5272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~6806 (
// Equation(s):
// \mem1|mem_reg~6806_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6806_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6806 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \mem1|mem_reg~758 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6806_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~758 .is_wysiwyg = "true";
defparam \mem1|mem_reg~758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N2
cycloneive_lcell_comb \mem1|mem_reg~6803 (
// Equation(s):
// \mem1|mem_reg~6803_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6803_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6803 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N3
dffeas \mem1|mem_reg~742 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6803_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~742 .is_wysiwyg = "true";
defparam \mem1|mem_reg~742 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~6805 (
// Equation(s):
// \mem1|mem_reg~6805_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6805_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6805 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \mem1|mem_reg~710 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6805_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~710 .is_wysiwyg = "true";
defparam \mem1|mem_reg~710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~6804 (
// Equation(s):
// \mem1|mem_reg~6804_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6804_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6804 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \mem1|mem_reg~726 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6804_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~726 .is_wysiwyg = "true";
defparam \mem1|mem_reg~726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~5269 (
// Equation(s):
// \mem1|mem_reg~5269_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~726_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~710_q  & ((!\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~710_q ),
	.datac(\mem1|mem_reg~726_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5269_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5269 .lut_mask = 16'hAA1B;
defparam \mem1|mem_reg~5269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~5270 (
// Equation(s):
// \mem1|mem_reg~5270_combout  = (\mem1|mem_reg~5269_combout  & (((!\addr[1]~14_combout )) # (!\mem1|mem_reg~758_q ))) # (!\mem1|mem_reg~5269_combout  & (((!\mem1|mem_reg~742_q  & \addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~758_q ),
	.datab(\mem1|mem_reg~742_q ),
	.datac(\mem1|mem_reg~5269_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5270_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5270 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~5270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~5273 (
// Equation(s):
// \mem1|mem_reg~5273_combout  = (\addr[7]~1_combout  & (\addr[5]~6_combout )) # (!\addr[7]~1_combout  & ((\addr[5]~6_combout  & ((\mem1|mem_reg~5270_combout ))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5272_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5272_combout ),
	.datad(\mem1|mem_reg~5270_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5273_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5273 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~5273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~5276 (
// Equation(s):
// \mem1|mem_reg~5276_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5273_combout  & (\mem1|mem_reg~5275_combout )) # (!\mem1|mem_reg~5273_combout  & ((\mem1|mem_reg~5268_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5273_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5275_combout ),
	.datac(\mem1|mem_reg~5268_combout ),
	.datad(\mem1|mem_reg~5273_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5276_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5276 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~2518feeder (
// Equation(s):
// \mem1|mem_reg~2518feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2518feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2518feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2518feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \mem1|mem_reg~2518 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2518feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2518 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2518 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \mem1|mem_reg~2502 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2502 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2502 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~5257 (
// Equation(s):
// \mem1|mem_reg~5257_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~2518_q ) # ((\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~2502_q  & !\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2518_q ),
	.datac(\mem1|mem_reg~2502_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5257_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5257 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \mem1|mem_reg~2550 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2550 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~2534feeder (
// Equation(s):
// \mem1|mem_reg~2534feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2534feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2534feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2534feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N7
dffeas \mem1|mem_reg~2534 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2534feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5650_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2534 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~5258 (
// Equation(s):
// \mem1|mem_reg~5258_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5257_combout  & (\mem1|mem_reg~2550_q )) # (!\mem1|mem_reg~5257_combout  & ((\mem1|mem_reg~2534_q ))))) # (!\addr[1]~14_combout  & (\mem1|mem_reg~5257_combout ))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~5257_combout ),
	.datac(\mem1|mem_reg~2550_q ),
	.datad(\mem1|mem_reg~2534_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5258_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5258 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~5258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~6793 (
// Equation(s):
// \mem1|mem_reg~6793_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6793_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6793 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N23
dffeas \mem1|mem_reg~1014 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6793_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1014 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1014 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneive_lcell_comb \mem1|mem_reg~6790 (
// Equation(s):
// \mem1|mem_reg~6790_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6790_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6790 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N17
dffeas \mem1|mem_reg~998 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6790_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~998 .is_wysiwyg = "true";
defparam \mem1|mem_reg~998 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~6791 (
// Equation(s):
// \mem1|mem_reg~6791_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6791_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6791 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N1
dffeas \mem1|mem_reg~982 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6791_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~982 .is_wysiwyg = "true";
defparam \mem1|mem_reg~982 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~6792 (
// Equation(s):
// \mem1|mem_reg~6792_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6792_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6792 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N15
dffeas \mem1|mem_reg~966 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6792_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~966 .is_wysiwyg = "true";
defparam \mem1|mem_reg~966 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~5259 (
// Equation(s):
// \mem1|mem_reg~5259_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~982_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~966_q )))))

	.dataa(\mem1|mem_reg~982_q ),
	.datab(\mem1|mem_reg~966_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5259_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5259 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~5259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~5260 (
// Equation(s):
// \mem1|mem_reg~5260_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5259_combout  & (!\mem1|mem_reg~1014_q )) # (!\mem1|mem_reg~5259_combout  & ((!\mem1|mem_reg~998_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5259_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1014_q ),
	.datac(\mem1|mem_reg~998_q ),
	.datad(\mem1|mem_reg~5259_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5260_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5260 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneive_lcell_comb \mem1|mem_reg~6797 (
// Equation(s):
// \mem1|mem_reg~6797_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6797_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6797 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N11
dffeas \mem1|mem_reg~502 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6797_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~502 .is_wysiwyg = "true";
defparam \mem1|mem_reg~502 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~6795 (
// Equation(s):
// \mem1|mem_reg~6795_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6795_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6795 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N23
dffeas \mem1|mem_reg~470 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6795_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~470 .is_wysiwyg = "true";
defparam \mem1|mem_reg~470 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \mem1|mem_reg~6796 (
// Equation(s):
// \mem1|mem_reg~6796_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6796_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6796 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \mem1|mem_reg~454 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6796_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~454 .is_wysiwyg = "true";
defparam \mem1|mem_reg~454 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~5261 (
// Equation(s):
// \mem1|mem_reg~5261_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~470_q ))) # (!\addr[0]~16_combout  & (((!\addr[1]~14_combout  & !\mem1|mem_reg~454_q ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~470_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~454_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5261_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5261 .lut_mask = 16'hA2A7;
defparam \mem1|mem_reg~5261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneive_lcell_comb \mem1|mem_reg~6794 (
// Equation(s):
// \mem1|mem_reg~6794_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6794_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6794 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N19
dffeas \mem1|mem_reg~486 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6794_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~486 .is_wysiwyg = "true";
defparam \mem1|mem_reg~486 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~5262 (
// Equation(s):
// \mem1|mem_reg~5262_combout  = (\mem1|mem_reg~5261_combout  & (((!\addr[1]~14_combout )) # (!\mem1|mem_reg~502_q ))) # (!\mem1|mem_reg~5261_combout  & (((\addr[1]~14_combout  & !\mem1|mem_reg~486_q ))))

	.dataa(\mem1|mem_reg~502_q ),
	.datab(\mem1|mem_reg~5261_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~486_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5262_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5262 .lut_mask = 16'h4C7C;
defparam \mem1|mem_reg~5262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~5263 (
// Equation(s):
// \mem1|mem_reg~5263_combout  = (\addr[5]~6_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~5260_combout )))) # (!\addr[5]~6_combout  & (!\addr[7]~1_combout  & ((\mem1|mem_reg~5262_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5260_combout ),
	.datad(\mem1|mem_reg~5262_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5263_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5263 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~5263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~6801 (
// Equation(s):
// \mem1|mem_reg~6801_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6801_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6801 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N25
dffeas \mem1|mem_reg~3062 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6801_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3062 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3062 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cycloneive_lcell_comb \mem1|mem_reg~6798 (
// Equation(s):
// \mem1|mem_reg~6798_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6798_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6798 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N27
dffeas \mem1|mem_reg~3046 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6798_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3046 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3046 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~6800 (
// Equation(s):
// \mem1|mem_reg~6800_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6800_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6800 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \mem1|mem_reg~3014 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6800_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3014 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3014 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~6799 (
// Equation(s):
// \mem1|mem_reg~6799_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6799_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6799 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N15
dffeas \mem1|mem_reg~3030 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6799_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3030 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3030 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~5264 (
// Equation(s):
// \mem1|mem_reg~5264_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~3030_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~3014_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3014_q ),
	.datac(\mem1|mem_reg~3030_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5264_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5264 .lut_mask = 16'hAF11;
defparam \mem1|mem_reg~5264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5265 (
// Equation(s):
// \mem1|mem_reg~5265_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5264_combout  & (!\mem1|mem_reg~3062_q )) # (!\mem1|mem_reg~5264_combout  & ((!\mem1|mem_reg~3046_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5264_combout ))))

	.dataa(\mem1|mem_reg~3062_q ),
	.datab(\mem1|mem_reg~3046_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5264_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5265_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5265 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~5266 (
// Equation(s):
// \mem1|mem_reg~5266_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5263_combout  & ((\mem1|mem_reg~5265_combout ))) # (!\mem1|mem_reg~5263_combout  & (\mem1|mem_reg~5258_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5263_combout ))))

	.dataa(\mem1|mem_reg~5258_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5263_combout ),
	.datad(\mem1|mem_reg~5265_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5266_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5266 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~5266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~5277 (
// Equation(s):
// \mem1|mem_reg~5277_combout  = (\addr[4]~4_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~5266_combout )))) # (!\addr[4]~4_combout  & (!\addr[6]~8_combout  & (\mem1|mem_reg~5276_combout )))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5276_combout ),
	.datad(\mem1|mem_reg~5266_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5277_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5277 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~5277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~5288 (
// Equation(s):
// \mem1|mem_reg~5288_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5277_combout  & ((\mem1|mem_reg~5287_combout ))) # (!\mem1|mem_reg~5277_combout  & (\mem1|mem_reg~5256_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5277_combout ))))

	.dataa(\mem1|mem_reg~5256_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5287_combout ),
	.datad(\mem1|mem_reg~5277_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5288_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5288 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~6687 (
// Equation(s):
// \mem1|mem_reg~6687_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6687_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6687 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \mem1|mem_reg~4006 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6687_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4006 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4006 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~6688 (
// Equation(s):
// \mem1|mem_reg~6688_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6688_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6688 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \mem1|mem_reg~4022 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6688_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4022 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~3990feeder (
// Equation(s):
// \mem1|mem_reg~3990feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3990feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3990feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3990feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \mem1|mem_reg~3990 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3990feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3990 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3990 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \mem1|mem_reg~3974 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3974 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3974 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~5158 (
// Equation(s):
// \mem1|mem_reg~5158_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (\mem1|mem_reg~3990_q )) # (!\addr[0]~16_combout  & ((\mem1|mem_reg~3974_q )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3990_q ),
	.datac(\mem1|mem_reg~3974_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5158_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5158 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~5159 (
// Equation(s):
// \mem1|mem_reg~5159_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5158_combout  & ((!\mem1|mem_reg~4022_q ))) # (!\mem1|mem_reg~5158_combout  & (!\mem1|mem_reg~4006_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5158_combout ))))

	.dataa(\mem1|mem_reg~4006_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~4022_q ),
	.datad(\mem1|mem_reg~5158_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5159_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5159 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~6685 (
// Equation(s):
// \mem1|mem_reg~6685_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6685_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6685 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \mem1|mem_reg~2982 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6685_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2982 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2982 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~2966feeder (
// Equation(s):
// \mem1|mem_reg~2966feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2966feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2966feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2966feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \mem1|mem_reg~2966 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2966feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2966 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2966 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \mem1|mem_reg~2950 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2950 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2950 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~5151 (
// Equation(s):
// \mem1|mem_reg~5151_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (\mem1|mem_reg~2966_q )) # (!\addr[0]~16_combout  & ((\mem1|mem_reg~2950_q )))))

	.dataa(\mem1|mem_reg~2966_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~2950_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5151_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5151 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \mem1|mem_reg~6686 (
// Equation(s):
// \mem1|mem_reg~6686_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6686_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6686 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \mem1|mem_reg~2998 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6686_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2998 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2998 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~5152 (
// Equation(s):
// \mem1|mem_reg~5152_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5151_combout  & ((!\mem1|mem_reg~2998_q ))) # (!\mem1|mem_reg~5151_combout  & (!\mem1|mem_reg~2982_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5151_combout ))))

	.dataa(\mem1|mem_reg~2982_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~5151_combout ),
	.datad(\mem1|mem_reg~2998_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5152_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5152 .lut_mask = 16'h34F4;
defparam \mem1|mem_reg~5152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneive_lcell_comb \mem1|mem_reg~3750feeder (
// Equation(s):
// \mem1|mem_reg~3750feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3750feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3750feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3750feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N5
dffeas \mem1|mem_reg~3750 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3750 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3750 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N7
dffeas \mem1|mem_reg~3766 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3766 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3766 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~3734feeder (
// Equation(s):
// \mem1|mem_reg~3734feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3734feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3734feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3734feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N11
dffeas \mem1|mem_reg~3734 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3734feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3734 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3734 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N13
dffeas \mem1|mem_reg~3718 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3718 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~5153 (
// Equation(s):
// \mem1|mem_reg~5153_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (\mem1|mem_reg~3734_q )) # (!\addr[0]~16_combout  & ((\mem1|mem_reg~3718_q )))))

	.dataa(\mem1|mem_reg~3734_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3718_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5153_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5153 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~5154 (
// Equation(s):
// \mem1|mem_reg~5154_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5153_combout  & ((\mem1|mem_reg~3766_q ))) # (!\mem1|mem_reg~5153_combout  & (\mem1|mem_reg~3750_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5153_combout ))))

	.dataa(\mem1|mem_reg~3750_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3766_q ),
	.datad(\mem1|mem_reg~5153_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5154_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5154 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~2726feeder (
// Equation(s):
// \mem1|mem_reg~2726feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2726feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2726feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2726feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N21
dffeas \mem1|mem_reg~2726 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2726 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2726 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \mem1|mem_reg~2742 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2742 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2742 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~2710feeder (
// Equation(s):
// \mem1|mem_reg~2710feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2710feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2710feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2710feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \mem1|mem_reg~2710 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2710 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2710 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \mem1|mem_reg~2694 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2694 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~5155 (
// Equation(s):
// \mem1|mem_reg~5155_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~2710_q ) # ((\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~2694_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~2710_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2694_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5155_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5155 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~5156 (
// Equation(s):
// \mem1|mem_reg~5156_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5155_combout  & ((\mem1|mem_reg~2742_q ))) # (!\mem1|mem_reg~5155_combout  & (\mem1|mem_reg~2726_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5155_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~2726_q ),
	.datac(\mem1|mem_reg~2742_q ),
	.datad(\mem1|mem_reg~5155_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5156_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5156 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~5157 (
// Equation(s):
// \mem1|mem_reg~5157_combout  = (\addr[6]~8_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~5154_combout )))) # (!\addr[6]~8_combout  & (!\addr[4]~4_combout  & ((\mem1|mem_reg~5156_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5154_combout ),
	.datad(\mem1|mem_reg~5156_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5157_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5157 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~5157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5160 (
// Equation(s):
// \mem1|mem_reg~5160_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5157_combout  & (\mem1|mem_reg~5159_combout )) # (!\mem1|mem_reg~5157_combout  & ((\mem1|mem_reg~5152_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5157_combout ))))

	.dataa(\mem1|mem_reg~5159_combout ),
	.datab(\mem1|mem_reg~5152_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5157_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5160_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5160 .lut_mask = 16'hAFC0;
defparam \mem1|mem_reg~5160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~6648 (
// Equation(s):
// \mem1|mem_reg~6648_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6648_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6648 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N17
dffeas \mem1|mem_reg~3254 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6648_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3254 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~6645 (
// Equation(s):
// \mem1|mem_reg~6645_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6645_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6645 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N29
dffeas \mem1|mem_reg~3238 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6645_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3238 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~6647 (
// Equation(s):
// \mem1|mem_reg~6647_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6647_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6647 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \mem1|mem_reg~3206 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6647_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3206 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~6646 (
// Equation(s):
// \mem1|mem_reg~6646_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6646_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6646 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N15
dffeas \mem1|mem_reg~3222 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6646_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3222 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~5120 (
// Equation(s):
// \mem1|mem_reg~5120_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~3222_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~3206_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~3206_q ),
	.datab(\mem1|mem_reg~3222_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5120_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5120 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~5121 (
// Equation(s):
// \mem1|mem_reg~5121_combout  = (\mem1|mem_reg~5120_combout  & (((!\addr[1]~14_combout )) # (!\mem1|mem_reg~3254_q ))) # (!\mem1|mem_reg~5120_combout  & (((!\mem1|mem_reg~3238_q  & \addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~3254_q ),
	.datab(\mem1|mem_reg~3238_q ),
	.datac(\mem1|mem_reg~5120_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5121_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5121 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~5121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~3510feeder (
// Equation(s):
// \mem1|mem_reg~3510feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3510feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3510feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3510feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N5
dffeas \mem1|mem_reg~3510 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3510feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3510 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3510 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \mem1|mem_reg~3494 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3494 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3494 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~6656 (
// Equation(s):
// \mem1|mem_reg~6656_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6656_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6656 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \mem1|mem_reg~3462 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6656_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3462 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~6655 (
// Equation(s):
// \mem1|mem_reg~6655_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6655_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6655 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N25
dffeas \mem1|mem_reg~3478 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6655_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3478 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~5127 (
// Equation(s):
// \mem1|mem_reg~5127_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~3478_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~3462_q ))))

	.dataa(\mem1|mem_reg~3462_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3478_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5127_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5127 .lut_mask = 16'hCF11;
defparam \mem1|mem_reg~5127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~5128 (
// Equation(s):
// \mem1|mem_reg~5128_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5127_combout  & (\mem1|mem_reg~3510_q )) # (!\mem1|mem_reg~5127_combout  & ((\mem1|mem_reg~3494_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5127_combout ))))

	.dataa(\mem1|mem_reg~3510_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3494_q ),
	.datad(\mem1|mem_reg~5127_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5128_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5128 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \mem1|mem_reg~6651 (
// Equation(s):
// \mem1|mem_reg~6651_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6651_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6651 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N31
dffeas \mem1|mem_reg~2214 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6651_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2214 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneive_lcell_comb \mem1|mem_reg~6654 (
// Equation(s):
// \mem1|mem_reg~6654_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6654_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6654 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N29
dffeas \mem1|mem_reg~2230 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6654_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2230 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~6653 (
// Equation(s):
// \mem1|mem_reg~6653_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6653_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6653 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \mem1|mem_reg~2182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6653_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2182 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~6652 (
// Equation(s):
// \mem1|mem_reg~6652_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6652_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6652 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N13
dffeas \mem1|mem_reg~2198 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6652_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2198 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~5124 (
// Equation(s):
// \mem1|mem_reg~5124_combout  = (\addr[1]~14_combout  & (\addr[0]~16_combout )) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~2198_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~2182_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2182_q ),
	.datad(\mem1|mem_reg~2198_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5124_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5124 .lut_mask = 16'h89CD;
defparam \mem1|mem_reg~5124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~5125 (
// Equation(s):
// \mem1|mem_reg~5125_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5124_combout  & ((!\mem1|mem_reg~2230_q ))) # (!\mem1|mem_reg~5124_combout  & (!\mem1|mem_reg~2214_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5124_combout ))))

	.dataa(\mem1|mem_reg~2214_q ),
	.datab(\mem1|mem_reg~2230_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5124_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5125_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5125 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~2470feeder (
// Equation(s):
// \mem1|mem_reg~2470feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2470feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2470feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2470feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \mem1|mem_reg~2470 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2470 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2470 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N1
dffeas \mem1|mem_reg~2486 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2486 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2486 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \mem1|mem_reg~6650 (
// Equation(s):
// \mem1|mem_reg~6650_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6650_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6650 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \mem1|mem_reg~2438 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6650_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2438 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cycloneive_lcell_comb \mem1|mem_reg~6649 (
// Equation(s):
// \mem1|mem_reg~6649_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6649_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6649 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N27
dffeas \mem1|mem_reg~2454 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6649_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2454 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2454 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~5122 (
// Equation(s):
// \mem1|mem_reg~5122_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~2454_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~2438_q ))))

	.dataa(\mem1|mem_reg~2438_q ),
	.datab(\mem1|mem_reg~2454_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5122_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5122 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~5123 (
// Equation(s):
// \mem1|mem_reg~5123_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5122_combout  & ((\mem1|mem_reg~2486_q ))) # (!\mem1|mem_reg~5122_combout  & (\mem1|mem_reg~2470_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5122_combout ))))

	.dataa(\mem1|mem_reg~2470_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~2486_q ),
	.datad(\mem1|mem_reg~5122_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5123_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5123 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~5126 (
// Equation(s):
// \mem1|mem_reg~5126_combout  = (\addr[6]~8_combout  & (((\addr[4]~4_combout )))) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~5123_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~5125_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5125_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5123_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5126_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5126 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~5129 (
// Equation(s):
// \mem1|mem_reg~5129_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5126_combout  & ((\mem1|mem_reg~5128_combout ))) # (!\mem1|mem_reg~5126_combout  & (\mem1|mem_reg~5121_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5126_combout ))))

	.dataa(\mem1|mem_reg~5121_combout ),
	.datab(\mem1|mem_reg~5128_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~5126_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5129_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5129 .lut_mask = 16'hCFA0;
defparam \mem1|mem_reg~5129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~6657 (
// Equation(s):
// \mem1|mem_reg~6657_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6657_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6657 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N31
dffeas \mem1|mem_reg~1702 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6657_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1702 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1702 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~6658 (
// Equation(s):
// \mem1|mem_reg~6658_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6658_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6658 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y15_N15
dffeas \mem1|mem_reg~1686 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6658_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1686 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~6659 (
// Equation(s):
// \mem1|mem_reg~6659_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6659_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6659 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N21
dffeas \mem1|mem_reg~1670 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6659_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1670 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1670 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~5130 (
// Equation(s):
// \mem1|mem_reg~5130_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~1686_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~1670_q )))))

	.dataa(\mem1|mem_reg~1686_q ),
	.datab(\mem1|mem_reg~1670_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5130_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5130 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~5130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~6660 (
// Equation(s):
// \mem1|mem_reg~6660_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6660_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6660 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N17
dffeas \mem1|mem_reg~1718 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6660_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1718 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~5131 (
// Equation(s):
// \mem1|mem_reg~5131_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5130_combout  & ((!\mem1|mem_reg~1718_q ))) # (!\mem1|mem_reg~5130_combout  & (!\mem1|mem_reg~1702_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5130_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1702_q ),
	.datac(\mem1|mem_reg~5130_combout ),
	.datad(\mem1|mem_reg~1718_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5131_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5131 .lut_mask = 16'h52F2;
defparam \mem1|mem_reg~5131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~6669 (
// Equation(s):
// \mem1|mem_reg~6669_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6669_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6669 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N23
dffeas \mem1|mem_reg~1958 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6669_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1958 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1958 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneive_lcell_comb \mem1|mem_reg~6672 (
// Equation(s):
// \mem1|mem_reg~6672_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6672_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6672 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N31
dffeas \mem1|mem_reg~1974 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6672_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1974 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1974 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \mem1|mem_reg~6671 (
// Equation(s):
// \mem1|mem_reg~6671_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6671_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6671 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N15
dffeas \mem1|mem_reg~1926 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6671_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1926 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1926 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N26
cycloneive_lcell_comb \mem1|mem_reg~6670 (
// Equation(s):
// \mem1|mem_reg~6670_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6670_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6670 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N27
dffeas \mem1|mem_reg~1942 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6670_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1942 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1942 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~5137 (
// Equation(s):
// \mem1|mem_reg~5137_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~1942_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1926_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1926_q ),
	.datac(\mem1|mem_reg~1942_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5137_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5137 .lut_mask = 16'hAF11;
defparam \mem1|mem_reg~5137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~5138 (
// Equation(s):
// \mem1|mem_reg~5138_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5137_combout  & ((!\mem1|mem_reg~1974_q ))) # (!\mem1|mem_reg~5137_combout  & (!\mem1|mem_reg~1958_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5137_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1958_q ),
	.datac(\mem1|mem_reg~1974_q ),
	.datad(\mem1|mem_reg~5137_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5138_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5138 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~5138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~6661 (
// Equation(s):
// \mem1|mem_reg~6661_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6661_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6661 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N7
dffeas \mem1|mem_reg~934 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6661_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~934 .is_wysiwyg = "true";
defparam \mem1|mem_reg~934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~6664 (
// Equation(s):
// \mem1|mem_reg~6664_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6664_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6664 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \mem1|mem_reg~950 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6664_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~950 .is_wysiwyg = "true";
defparam \mem1|mem_reg~950 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~6663 (
// Equation(s):
// \mem1|mem_reg~6663_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6663_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6663 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \mem1|mem_reg~902 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6663_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~902 .is_wysiwyg = "true";
defparam \mem1|mem_reg~902 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~6662 (
// Equation(s):
// \mem1|mem_reg~6662_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6662_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6662 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \mem1|mem_reg~918 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6662_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~918 .is_wysiwyg = "true";
defparam \mem1|mem_reg~918 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~5132 (
// Equation(s):
// \mem1|mem_reg~5132_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~918_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~902_q ))))

	.dataa(\mem1|mem_reg~902_q ),
	.datab(\mem1|mem_reg~918_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5132_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5132 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~5133 (
// Equation(s):
// \mem1|mem_reg~5133_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5132_combout  & ((!\mem1|mem_reg~950_q ))) # (!\mem1|mem_reg~5132_combout  & (!\mem1|mem_reg~934_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5132_combout ))))

	.dataa(\mem1|mem_reg~934_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~950_q ),
	.datad(\mem1|mem_reg~5132_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5133_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5133 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N2
cycloneive_lcell_comb \mem1|mem_reg~6668 (
// Equation(s):
// \mem1|mem_reg~6668_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6668_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6668 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N3
dffeas \mem1|mem_reg~694 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6668_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~694 .is_wysiwyg = "true";
defparam \mem1|mem_reg~694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~6665 (
// Equation(s):
// \mem1|mem_reg~6665_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6665_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6665 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N1
dffeas \mem1|mem_reg~678 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6665_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~678 .is_wysiwyg = "true";
defparam \mem1|mem_reg~678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~6666 (
// Equation(s):
// \mem1|mem_reg~6666_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6666_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6666 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \mem1|mem_reg~662 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6666_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~662 .is_wysiwyg = "true";
defparam \mem1|mem_reg~662 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~6667 (
// Equation(s):
// \mem1|mem_reg~6667_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6667_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6667 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \mem1|mem_reg~646 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6667_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~646 .is_wysiwyg = "true";
defparam \mem1|mem_reg~646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~5134 (
// Equation(s):
// \mem1|mem_reg~5134_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~662_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~646_q )))))

	.dataa(\mem1|mem_reg~662_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~646_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5134_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5134 .lut_mask = 16'hD0D3;
defparam \mem1|mem_reg~5134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~5135 (
// Equation(s):
// \mem1|mem_reg~5135_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5134_combout  & (!\mem1|mem_reg~694_q )) # (!\mem1|mem_reg~5134_combout  & ((!\mem1|mem_reg~678_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5134_combout ))))

	.dataa(\mem1|mem_reg~694_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~678_q ),
	.datad(\mem1|mem_reg~5134_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5135_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5135 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~5136 (
// Equation(s):
// \mem1|mem_reg~5136_combout  = (\addr[6]~8_combout  & (\addr[4]~4_combout )) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~5133_combout )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~5135_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5133_combout ),
	.datad(\mem1|mem_reg~5135_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5136_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5136 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~5136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~5139 (
// Equation(s):
// \mem1|mem_reg~5139_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5136_combout  & ((\mem1|mem_reg~5138_combout ))) # (!\mem1|mem_reg~5136_combout  & (\mem1|mem_reg~5131_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5136_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5131_combout ),
	.datac(\mem1|mem_reg~5138_combout ),
	.datad(\mem1|mem_reg~5136_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5139_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5139 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~6673 (
// Equation(s):
// \mem1|mem_reg~6673_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6673_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6673 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \mem1|mem_reg~1190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6673_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1190 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~6676 (
// Equation(s):
// \mem1|mem_reg~6676_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6676_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6676 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N27
dffeas \mem1|mem_reg~1206 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6676_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1206 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~6675 (
// Equation(s):
// \mem1|mem_reg~6675_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6675_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6675 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N7
dffeas \mem1|mem_reg~1158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6675_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1158 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~6674 (
// Equation(s):
// \mem1|mem_reg~6674_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6674_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6674 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N17
dffeas \mem1|mem_reg~1174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6674_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1174 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~5140 (
// Equation(s):
// \mem1|mem_reg~5140_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~1174_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1158_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1158_q ),
	.datab(\mem1|mem_reg~1174_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5140_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5140 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~5141 (
// Equation(s):
// \mem1|mem_reg~5141_combout  = (\mem1|mem_reg~5140_combout  & (((!\addr[1]~14_combout ) # (!\mem1|mem_reg~1206_q )))) # (!\mem1|mem_reg~5140_combout  & (!\mem1|mem_reg~1190_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1190_q ),
	.datab(\mem1|mem_reg~1206_q ),
	.datac(\mem1|mem_reg~5140_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5141_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5141 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~5141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneive_lcell_comb \mem1|mem_reg~6681 (
// Equation(s):
// \mem1|mem_reg~6681_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6681_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6681 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N23
dffeas \mem1|mem_reg~1446 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6681_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1446 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~6684 (
// Equation(s):
// \mem1|mem_reg~6684_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6684_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6684 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N27
dffeas \mem1|mem_reg~1462 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6684_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1462 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~6682 (
// Equation(s):
// \mem1|mem_reg~6682_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6682_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6682 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N1
dffeas \mem1|mem_reg~1430 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6682_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1430 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \mem1|mem_reg~6683 (
// Equation(s):
// \mem1|mem_reg~6683_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6683_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6683 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N9
dffeas \mem1|mem_reg~1414 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6683_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1414 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~5147 (
// Equation(s):
// \mem1|mem_reg~5147_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~1430_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~1414_q )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1430_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1414_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5147_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5147 .lut_mask = 16'hB0B5;
defparam \mem1|mem_reg~5147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~5148 (
// Equation(s):
// \mem1|mem_reg~5148_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5147_combout  & ((!\mem1|mem_reg~1462_q ))) # (!\mem1|mem_reg~5147_combout  & (!\mem1|mem_reg~1446_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5147_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1446_q ),
	.datac(\mem1|mem_reg~1462_q ),
	.datad(\mem1|mem_reg~5147_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5148_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5148 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~5148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~166feeder (
// Equation(s):
// \mem1|mem_reg~166feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~166feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \mem1|mem_reg~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~166 .is_wysiwyg = "true";
defparam \mem1|mem_reg~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \mem1|mem_reg~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~182 .is_wysiwyg = "true";
defparam \mem1|mem_reg~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~150feeder (
// Equation(s):
// \mem1|mem_reg~150feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~150feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \mem1|mem_reg~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~150 .is_wysiwyg = "true";
defparam \mem1|mem_reg~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \mem1|mem_reg~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~134 .is_wysiwyg = "true";
defparam \mem1|mem_reg~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~5144 (
// Equation(s):
// \mem1|mem_reg~5144_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (\mem1|mem_reg~150_q )) # (!\addr[0]~16_combout  & ((\mem1|mem_reg~134_q )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~150_q ),
	.datac(\mem1|mem_reg~134_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5144_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5144 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~5145 (
// Equation(s):
// \mem1|mem_reg~5145_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5144_combout  & ((\mem1|mem_reg~182_q ))) # (!\mem1|mem_reg~5144_combout  & (\mem1|mem_reg~166_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5144_combout ))))

	.dataa(\mem1|mem_reg~166_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~182_q ),
	.datad(\mem1|mem_reg~5144_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5145_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5145 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~6680 (
// Equation(s):
// \mem1|mem_reg~6680_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6680_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6680 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \mem1|mem_reg~438 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6680_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~438 .is_wysiwyg = "true";
defparam \mem1|mem_reg~438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneive_lcell_comb \mem1|mem_reg~6677 (
// Equation(s):
// \mem1|mem_reg~6677_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6677_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6677 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N5
dffeas \mem1|mem_reg~422 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6677_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~422 .is_wysiwyg = "true";
defparam \mem1|mem_reg~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~6679 (
// Equation(s):
// \mem1|mem_reg~6679_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6679_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6679 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \mem1|mem_reg~390 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6679_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~390 .is_wysiwyg = "true";
defparam \mem1|mem_reg~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~6678 (
// Equation(s):
// \mem1|mem_reg~6678_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6678_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6678 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N3
dffeas \mem1|mem_reg~406 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6678_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~406 .is_wysiwyg = "true";
defparam \mem1|mem_reg~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~5142 (
// Equation(s):
// \mem1|mem_reg~5142_combout  = (\addr[1]~14_combout  & (\addr[0]~16_combout )) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~406_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~390_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~390_q ),
	.datad(\mem1|mem_reg~406_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5142_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5142 .lut_mask = 16'h89CD;
defparam \mem1|mem_reg~5142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~5143 (
// Equation(s):
// \mem1|mem_reg~5143_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5142_combout  & (!\mem1|mem_reg~438_q )) # (!\mem1|mem_reg~5142_combout  & ((!\mem1|mem_reg~422_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5142_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~438_q ),
	.datac(\mem1|mem_reg~422_q ),
	.datad(\mem1|mem_reg~5142_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5143_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5143 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~5146 (
// Equation(s):
// \mem1|mem_reg~5146_combout  = (\addr[6]~8_combout  & (\addr[4]~4_combout )) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~5143_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~5145_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5145_combout ),
	.datad(\mem1|mem_reg~5143_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5146_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5146 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~5146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~5149 (
// Equation(s):
// \mem1|mem_reg~5149_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5146_combout  & ((\mem1|mem_reg~5148_combout ))) # (!\mem1|mem_reg~5146_combout  & (\mem1|mem_reg~5141_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5146_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5141_combout ),
	.datac(\mem1|mem_reg~5148_combout ),
	.datad(\mem1|mem_reg~5146_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5149_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5149 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~5150 (
// Equation(s):
// \mem1|mem_reg~5150_combout  = (\addr[5]~6_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~5139_combout )))) # (!\addr[5]~6_combout  & (!\addr[7]~1_combout  & ((\mem1|mem_reg~5149_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5139_combout ),
	.datad(\mem1|mem_reg~5149_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5150_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5150 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~5150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5161 (
// Equation(s):
// \mem1|mem_reg~5161_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5150_combout  & (\mem1|mem_reg~5160_combout )) # (!\mem1|mem_reg~5150_combout  & ((\mem1|mem_reg~5129_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5150_combout ))))

	.dataa(\mem1|mem_reg~5160_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5129_combout ),
	.datad(\mem1|mem_reg~5150_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5161_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5161 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~6689 (
// Equation(s):
// \mem1|mem_reg~6689_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6689_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6689 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N9
dffeas \mem1|mem_reg~3190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6689_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3190 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3190 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N1
dffeas \mem1|mem_reg~3174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3174 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~3158feeder (
// Equation(s):
// \mem1|mem_reg~3158feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3158feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3158feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3158feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N21
dffeas \mem1|mem_reg~3158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3158 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3158 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \mem1|mem_reg~3142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3142 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~5162 (
// Equation(s):
// \mem1|mem_reg~5162_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (\mem1|mem_reg~3158_q )) # (!\addr[0]~16_combout  & ((\mem1|mem_reg~3142_q )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3158_q ),
	.datac(\mem1|mem_reg~3142_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5162_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5162 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~5163 (
// Equation(s):
// \mem1|mem_reg~5163_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5162_combout  & (!\mem1|mem_reg~3190_q )) # (!\mem1|mem_reg~5162_combout  & ((\mem1|mem_reg~3174_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5162_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3190_q ),
	.datac(\mem1|mem_reg~3174_q ),
	.datad(\mem1|mem_reg~5162_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5163_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5163 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~5163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~6690 (
// Equation(s):
// \mem1|mem_reg~6690_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6690_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6690 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N19
dffeas \mem1|mem_reg~1638 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6690_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1638 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~6692 (
// Equation(s):
// \mem1|mem_reg~6692_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6692_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6692 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \mem1|mem_reg~1606 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6692_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1606 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~6691 (
// Equation(s):
// \mem1|mem_reg~6691_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6691_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6691 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N3
dffeas \mem1|mem_reg~1622 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6691_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1622 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~5164 (
// Equation(s):
// \mem1|mem_reg~5164_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~1622_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1606_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1606_q ),
	.datab(\mem1|mem_reg~1622_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5164_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5164 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~6693 (
// Equation(s):
// \mem1|mem_reg~6693_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6693_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6693 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N21
dffeas \mem1|mem_reg~1654 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6693_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1654 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~5165 (
// Equation(s):
// \mem1|mem_reg~5165_combout  = (\mem1|mem_reg~5164_combout  & (((!\addr[1]~14_combout ) # (!\mem1|mem_reg~1654_q )))) # (!\mem1|mem_reg~5164_combout  & (!\mem1|mem_reg~1638_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1638_q ),
	.datab(\mem1|mem_reg~5164_combout ),
	.datac(\mem1|mem_reg~1654_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5165_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5165 .lut_mask = 16'h1DCC;
defparam \mem1|mem_reg~5165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~6694 (
// Equation(s):
// \mem1|mem_reg~6694_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6694_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6694 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N17
dffeas \mem1|mem_reg~1126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6694_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1126 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~6696 (
// Equation(s):
// \mem1|mem_reg~6696_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6696_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6696 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N7
dffeas \mem1|mem_reg~1094 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6696_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1094_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1094 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1094 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~6695 (
// Equation(s):
// \mem1|mem_reg~6695_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6695_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6695 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N17
dffeas \mem1|mem_reg~1110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6695_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1110 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~5166 (
// Equation(s):
// \mem1|mem_reg~5166_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~1110_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1094_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1094_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1110_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5166_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5166 .lut_mask = 16'hA1F1;
defparam \mem1|mem_reg~5166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~6697 (
// Equation(s):
// \mem1|mem_reg~6697_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6697_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6697 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N17
dffeas \mem1|mem_reg~1142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6697_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1142 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~5167 (
// Equation(s):
// \mem1|mem_reg~5167_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5166_combout  & ((!\mem1|mem_reg~1142_q ))) # (!\mem1|mem_reg~5166_combout  & (!\mem1|mem_reg~1126_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5166_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1126_q ),
	.datac(\mem1|mem_reg~5166_combout ),
	.datad(\mem1|mem_reg~1142_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5167_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5167 .lut_mask = 16'h52F2;
defparam \mem1|mem_reg~5167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~5168 (
// Equation(s):
// \mem1|mem_reg~5168_combout  = (\addr[7]~1_combout  & (\addr[5]~6_combout )) # (!\addr[7]~1_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~5165_combout )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~5167_combout )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5165_combout ),
	.datad(\mem1|mem_reg~5167_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5168_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5168 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~5168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~6698 (
// Equation(s):
// \mem1|mem_reg~6698_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6698_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6698 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N3
dffeas \mem1|mem_reg~3686 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6698_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3686 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3686 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N27
dffeas \mem1|mem_reg~3702 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3702 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3702 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~6700 (
// Equation(s):
// \mem1|mem_reg~6700_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6700_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6700 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \mem1|mem_reg~3654 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6700_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3654 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~6699 (
// Equation(s):
// \mem1|mem_reg~6699_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6699_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6699 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N23
dffeas \mem1|mem_reg~3670 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6699_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3670 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3670 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~5169 (
// Equation(s):
// \mem1|mem_reg~5169_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~3670_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~3654_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~3654_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~3670_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5169_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5169 .lut_mask = 16'hCC1D;
defparam \mem1|mem_reg~5169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~5170 (
// Equation(s):
// \mem1|mem_reg~5170_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5169_combout  & ((\mem1|mem_reg~3702_q ))) # (!\mem1|mem_reg~5169_combout  & (!\mem1|mem_reg~3686_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5169_combout ))))

	.dataa(\mem1|mem_reg~3686_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3702_q ),
	.datad(\mem1|mem_reg~5169_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5170_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5170 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~5170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~5171 (
// Equation(s):
// \mem1|mem_reg~5171_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5168_combout  & ((\mem1|mem_reg~5170_combout ))) # (!\mem1|mem_reg~5168_combout  & (\mem1|mem_reg~5163_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5168_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5163_combout ),
	.datac(\mem1|mem_reg~5168_combout ),
	.datad(\mem1|mem_reg~5170_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5171_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5171 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~5171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~6725 (
// Equation(s):
// \mem1|mem_reg~6725_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6725_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6725 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N9
dffeas \mem1|mem_reg~1910 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6725_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1910 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1910 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N14
cycloneive_lcell_comb \mem1|mem_reg~6722 (
// Equation(s):
// \mem1|mem_reg~6722_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6722_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6722 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N15
dffeas \mem1|mem_reg~1894 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6722_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1894 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1894 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~6723 (
// Equation(s):
// \mem1|mem_reg~6723_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6723_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6723 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N21
dffeas \mem1|mem_reg~1878 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6723_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1878 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~6724 (
// Equation(s):
// \mem1|mem_reg~6724_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6724_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6724 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N15
dffeas \mem1|mem_reg~1862 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6724_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1862 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1862 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~5193 (
// Equation(s):
// \mem1|mem_reg~5193_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1878_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~1862_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1878_q ),
	.datab(\mem1|mem_reg~1862_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5193_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5193 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~5194 (
// Equation(s):
// \mem1|mem_reg~5194_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5193_combout  & (!\mem1|mem_reg~1910_q )) # (!\mem1|mem_reg~5193_combout  & ((!\mem1|mem_reg~1894_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5193_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1910_q ),
	.datac(\mem1|mem_reg~1894_q ),
	.datad(\mem1|mem_reg~5193_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5194_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5194 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~6730 (
// Equation(s):
// \mem1|mem_reg~6730_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6730_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6730 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N17
dffeas \mem1|mem_reg~1382 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6730_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1382 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1382 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~6733 (
// Equation(s):
// \mem1|mem_reg~6733_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6733_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6733 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N19
dffeas \mem1|mem_reg~1398 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6733_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1398 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~6732 (
// Equation(s):
// \mem1|mem_reg~6732_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6732_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6732 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N1
dffeas \mem1|mem_reg~1350 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6732_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1350 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~6731 (
// Equation(s):
// \mem1|mem_reg~6731_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6731_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6731 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N25
dffeas \mem1|mem_reg~1366 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6731_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1366 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1366 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~5197 (
// Equation(s):
// \mem1|mem_reg~5197_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~1366_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1350_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1350_q ),
	.datab(\mem1|mem_reg~1366_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5197_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5197 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~5198 (
// Equation(s):
// \mem1|mem_reg~5198_combout  = (\mem1|mem_reg~5197_combout  & (((!\addr[1]~14_combout ) # (!\mem1|mem_reg~1398_q )))) # (!\mem1|mem_reg~5197_combout  & (!\mem1|mem_reg~1382_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1382_q ),
	.datab(\mem1|mem_reg~1398_q ),
	.datac(\mem1|mem_reg~5197_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5198_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5198 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~5198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~6729 (
// Equation(s):
// \mem1|mem_reg~6729_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6729_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6729 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N15
dffeas \mem1|mem_reg~3446 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6729_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3446 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~6726 (
// Equation(s):
// \mem1|mem_reg~6726_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6726_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6726 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N11
dffeas \mem1|mem_reg~3430 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6726_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3430 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~6727 (
// Equation(s):
// \mem1|mem_reg~6727_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6727_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6727 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N7
dffeas \mem1|mem_reg~3414 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6727_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3414 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~6728 (
// Equation(s):
// \mem1|mem_reg~6728_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6728_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6728 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N23
dffeas \mem1|mem_reg~3398 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6728_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3398 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~5195 (
// Equation(s):
// \mem1|mem_reg~5195_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~3414_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~3398_q  & !\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3414_q ),
	.datac(\mem1|mem_reg~3398_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5195_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5195 .lut_mask = 16'hAA27;
defparam \mem1|mem_reg~5195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~5196 (
// Equation(s):
// \mem1|mem_reg~5196_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5195_combout  & (!\mem1|mem_reg~3446_q )) # (!\mem1|mem_reg~5195_combout  & ((!\mem1|mem_reg~3430_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5195_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3446_q ),
	.datac(\mem1|mem_reg~3430_q ),
	.datad(\mem1|mem_reg~5195_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5196_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5196 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~5199 (
// Equation(s):
// \mem1|mem_reg~5199_combout  = (\addr[7]~1_combout  & ((\addr[5]~6_combout ) # ((\mem1|mem_reg~5196_combout )))) # (!\addr[7]~1_combout  & (!\addr[5]~6_combout  & (\mem1|mem_reg~5198_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5198_combout ),
	.datad(\mem1|mem_reg~5196_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5199_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5199 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~5199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~3942feeder (
// Equation(s):
// \mem1|mem_reg~3942feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3942feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3942feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3942feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N27
dffeas \mem1|mem_reg~3942 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3942feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3942 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3942 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N21
dffeas \mem1|mem_reg~3958 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3958 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3958 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~3926feeder (
// Equation(s):
// \mem1|mem_reg~3926feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3926feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3926feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3926feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N27
dffeas \mem1|mem_reg~3926 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3926feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3926 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3926 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \mem1|mem_reg~3910 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3910 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3910 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~5200 (
// Equation(s):
// \mem1|mem_reg~5200_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~3926_q ) # ((\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~3910_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~3926_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~3910_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5200_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5200 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~5201 (
// Equation(s):
// \mem1|mem_reg~5201_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5200_combout  & ((\mem1|mem_reg~3958_q ))) # (!\mem1|mem_reg~5200_combout  & (\mem1|mem_reg~3942_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5200_combout ))))

	.dataa(\mem1|mem_reg~3942_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3958_q ),
	.datad(\mem1|mem_reg~5200_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5201_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5201 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5202 (
// Equation(s):
// \mem1|mem_reg~5202_combout  = (\mem1|mem_reg~5199_combout  & (((\mem1|mem_reg~5201_combout ) # (!\addr[5]~6_combout )))) # (!\mem1|mem_reg~5199_combout  & (\mem1|mem_reg~5194_combout  & (\addr[5]~6_combout )))

	.dataa(\mem1|mem_reg~5194_combout ),
	.datab(\mem1|mem_reg~5199_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5201_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5202_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5202 .lut_mask = 16'hEC2C;
defparam \mem1|mem_reg~5202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \mem1|mem_reg~2886 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2886 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2886 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~2902feeder (
// Equation(s):
// \mem1|mem_reg~2902feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2902feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2902feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2902feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N15
dffeas \mem1|mem_reg~2902 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2902feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2902 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2902 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \mem1|mem_reg~5179 (
// Equation(s):
// \mem1|mem_reg~5179_combout  = (\addr[0]~16_combout  & ((\addr[1]~14_combout ) # ((\mem1|mem_reg~2902_q )))) # (!\addr[0]~16_combout  & (!\addr[1]~14_combout  & (\mem1|mem_reg~2886_q )))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~2886_q ),
	.datad(\mem1|mem_reg~2902_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5179_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5179 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~5179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~2918feeder (
// Equation(s):
// \mem1|mem_reg~2918feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2918feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2918feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2918feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N5
dffeas \mem1|mem_reg~2918 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2918feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2918 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2918 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \mem1|mem_reg~2934 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2934 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~5180 (
// Equation(s):
// \mem1|mem_reg~5180_combout  = (\mem1|mem_reg~5179_combout  & (((\mem1|mem_reg~2934_q ) # (!\addr[1]~14_combout )))) # (!\mem1|mem_reg~5179_combout  & (\mem1|mem_reg~2918_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~5179_combout ),
	.datab(\mem1|mem_reg~2918_q ),
	.datac(\mem1|mem_reg~2934_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5180_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5180 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~5180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~6708 (
// Equation(s):
// \mem1|mem_reg~6708_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6708_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6708 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N31
dffeas \mem1|mem_reg~886 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6708_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~886 .is_wysiwyg = "true";
defparam \mem1|mem_reg~886 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~6705 (
// Equation(s):
// \mem1|mem_reg~6705_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6705_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6705 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \mem1|mem_reg~870 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6705_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~870 .is_wysiwyg = "true";
defparam \mem1|mem_reg~870 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneive_lcell_comb \mem1|mem_reg~6707 (
// Equation(s):
// \mem1|mem_reg~6707_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6707_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6707 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N11
dffeas \mem1|mem_reg~838 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6707_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~838 .is_wysiwyg = "true";
defparam \mem1|mem_reg~838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~6706 (
// Equation(s):
// \mem1|mem_reg~6706_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6706_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6706 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N25
dffeas \mem1|mem_reg~854 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6706_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~854 .is_wysiwyg = "true";
defparam \mem1|mem_reg~854 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \mem1|mem_reg~5174 (
// Equation(s):
// \mem1|mem_reg~5174_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~854_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~838_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~838_q ),
	.datab(\mem1|mem_reg~854_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5174_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5174 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~5175 (
// Equation(s):
// \mem1|mem_reg~5175_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5174_combout  & (!\mem1|mem_reg~886_q )) # (!\mem1|mem_reg~5174_combout  & ((!\mem1|mem_reg~870_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5174_combout ))))

	.dataa(\mem1|mem_reg~886_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~870_q ),
	.datad(\mem1|mem_reg~5174_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5175_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5175 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N14
cycloneive_lcell_comb \mem1|mem_reg~6709 (
// Equation(s):
// \mem1|mem_reg~6709_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6709_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6709 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N15
dffeas \mem1|mem_reg~358 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6709_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~358 .is_wysiwyg = "true";
defparam \mem1|mem_reg~358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneive_lcell_comb \mem1|mem_reg~6712 (
// Equation(s):
// \mem1|mem_reg~6712_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6712_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6712 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N29
dffeas \mem1|mem_reg~374 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6712_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~374 .is_wysiwyg = "true";
defparam \mem1|mem_reg~374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \mem1|mem_reg~6711 (
// Equation(s):
// \mem1|mem_reg~6711_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6711_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6711 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \mem1|mem_reg~326 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6711_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~326 .is_wysiwyg = "true";
defparam \mem1|mem_reg~326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~6710 (
// Equation(s):
// \mem1|mem_reg~6710_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6710_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6710 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N25
dffeas \mem1|mem_reg~342 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6710_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~342 .is_wysiwyg = "true";
defparam \mem1|mem_reg~342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~5176 (
// Equation(s):
// \mem1|mem_reg~5176_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~342_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~326_q ))))

	.dataa(\mem1|mem_reg~326_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~342_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5176_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5176 .lut_mask = 16'hC1F1;
defparam \mem1|mem_reg~5176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~5177 (
// Equation(s):
// \mem1|mem_reg~5177_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5176_combout  & ((!\mem1|mem_reg~374_q ))) # (!\mem1|mem_reg~5176_combout  & (!\mem1|mem_reg~358_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5176_combout ))))

	.dataa(\mem1|mem_reg~358_q ),
	.datab(\mem1|mem_reg~374_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5176_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5177_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5177 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \mem1|mem_reg~5178 (
// Equation(s):
// \mem1|mem_reg~5178_combout  = (\addr[7]~1_combout  & (\addr[5]~6_combout )) # (!\addr[7]~1_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~5175_combout )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~5177_combout )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5175_combout ),
	.datad(\mem1|mem_reg~5177_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5178_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5178 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~5178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~6701 (
// Equation(s):
// \mem1|mem_reg~6701_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6701_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6701 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N17
dffeas \mem1|mem_reg~2406 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6701_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2406 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~6704 (
// Equation(s):
// \mem1|mem_reg~6704_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6704_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6704 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N27
dffeas \mem1|mem_reg~2422 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6704_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2422 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~6702 (
// Equation(s):
// \mem1|mem_reg~6702_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6702_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6702 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \mem1|mem_reg~2390 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6702_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2390 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \mem1|mem_reg~6703 (
// Equation(s):
// \mem1|mem_reg~6703_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6703_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6703 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \mem1|mem_reg~2374 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6703_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2374 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \mem1|mem_reg~5172 (
// Equation(s):
// \mem1|mem_reg~5172_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~2390_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~2374_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~2390_q ),
	.datab(\mem1|mem_reg~2374_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5172_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5172 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \mem1|mem_reg~5173 (
// Equation(s):
// \mem1|mem_reg~5173_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5172_combout  & ((!\mem1|mem_reg~2422_q ))) # (!\mem1|mem_reg~5172_combout  & (!\mem1|mem_reg~2406_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5172_combout ))))

	.dataa(\mem1|mem_reg~2406_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~2422_q ),
	.datad(\mem1|mem_reg~5172_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5173_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5173 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~5181 (
// Equation(s):
// \mem1|mem_reg~5181_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5178_combout  & (\mem1|mem_reg~5180_combout )) # (!\mem1|mem_reg~5178_combout  & ((\mem1|mem_reg~5173_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5178_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5180_combout ),
	.datac(\mem1|mem_reg~5178_combout ),
	.datad(\mem1|mem_reg~5173_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5181_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5181 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~5181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~6713 (
// Equation(s):
// \mem1|mem_reg~6713_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6713_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6713 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N7
dffeas \mem1|mem_reg~2166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6713_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2166 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~2134feeder (
// Equation(s):
// \mem1|mem_reg~2134feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2134feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2134feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2134feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \mem1|mem_reg~2134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2134 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2134 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \mem1|mem_reg~2118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2118 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~5182 (
// Equation(s):
// \mem1|mem_reg~5182_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (\mem1|mem_reg~2134_q )) # (!\addr[0]~16_combout  & ((\mem1|mem_reg~2118_q )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~2134_q ),
	.datac(\mem1|mem_reg~2118_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5182_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5182 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N21
dffeas \mem1|mem_reg~2150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2150 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~5183 (
// Equation(s):
// \mem1|mem_reg~5183_combout  = (\mem1|mem_reg~5182_combout  & (((!\addr[1]~14_combout )) # (!\mem1|mem_reg~2166_q ))) # (!\mem1|mem_reg~5182_combout  & (((\mem1|mem_reg~2150_q  & \addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~2166_q ),
	.datab(\mem1|mem_reg~5182_combout ),
	.datac(\mem1|mem_reg~2150_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5183_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5183 .lut_mask = 16'h74CC;
defparam \mem1|mem_reg~5183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~6717 (
// Equation(s):
// \mem1|mem_reg~6717_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6717_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6717 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N3
dffeas \mem1|mem_reg~630 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6717_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~630 .is_wysiwyg = "true";
defparam \mem1|mem_reg~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~6714 (
// Equation(s):
// \mem1|mem_reg~6714_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6714_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6714 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N25
dffeas \mem1|mem_reg~614 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6714_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~614 .is_wysiwyg = "true";
defparam \mem1|mem_reg~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~6716 (
// Equation(s):
// \mem1|mem_reg~6716_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6716_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6716 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \mem1|mem_reg~582 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6716_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~582 .is_wysiwyg = "true";
defparam \mem1|mem_reg~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~6715 (
// Equation(s):
// \mem1|mem_reg~6715_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6715_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6715 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N1
dffeas \mem1|mem_reg~598 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6715_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~598 .is_wysiwyg = "true";
defparam \mem1|mem_reg~598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneive_lcell_comb \mem1|mem_reg~5184 (
// Equation(s):
// \mem1|mem_reg~5184_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~598_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~582_q ))))

	.dataa(\mem1|mem_reg~582_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~598_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5184_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5184 .lut_mask = 16'hCF11;
defparam \mem1|mem_reg~5184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneive_lcell_comb \mem1|mem_reg~5185 (
// Equation(s):
// \mem1|mem_reg~5185_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5184_combout  & (!\mem1|mem_reg~630_q )) # (!\mem1|mem_reg~5184_combout  & ((!\mem1|mem_reg~614_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5184_combout ))))

	.dataa(\mem1|mem_reg~630_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~614_q ),
	.datad(\mem1|mem_reg~5184_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5185_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5185 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneive_lcell_comb \mem1|mem_reg~6718 (
// Equation(s):
// \mem1|mem_reg~6718_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6718_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6718 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \mem1|mem_reg~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6718_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~102 .is_wysiwyg = "true";
defparam \mem1|mem_reg~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N27
dffeas \mem1|mem_reg~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~118 .is_wysiwyg = "true";
defparam \mem1|mem_reg~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~86feeder (
// Equation(s):
// \mem1|mem_reg~86feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~86feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \mem1|mem_reg~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~86 .is_wysiwyg = "true";
defparam \mem1|mem_reg~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \mem1|mem_reg~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~70 .is_wysiwyg = "true";
defparam \mem1|mem_reg~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~5186 (
// Equation(s):
// \mem1|mem_reg~5186_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~86_q ) # ((\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~70_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~86_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~70_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5186_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5186 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cycloneive_lcell_comb \mem1|mem_reg~5187 (
// Equation(s):
// \mem1|mem_reg~5187_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5186_combout  & ((\mem1|mem_reg~118_q ))) # (!\mem1|mem_reg~5186_combout  & (!\mem1|mem_reg~102_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5186_combout ))))

	.dataa(\mem1|mem_reg~102_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~118_q ),
	.datad(\mem1|mem_reg~5186_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5187_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5187 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~5187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~5188 (
// Equation(s):
// \mem1|mem_reg~5188_combout  = (\addr[7]~1_combout  & (((\addr[5]~6_combout )))) # (!\addr[7]~1_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~5185_combout )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~5187_combout )))))

	.dataa(\mem1|mem_reg~5185_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5187_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5188_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5188 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~6719 (
// Equation(s):
// \mem1|mem_reg~6719_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6719_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6719 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N3
dffeas \mem1|mem_reg~2662 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6719_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2662 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2662 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N13
dffeas \mem1|mem_reg~2678 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2678 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~6720 (
// Equation(s):
// \mem1|mem_reg~6720_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6720_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6720 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N7
dffeas \mem1|mem_reg~2646 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6720_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2646 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~6721 (
// Equation(s):
// \mem1|mem_reg~6721_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6721_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6721 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \mem1|mem_reg~2630 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6721_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2630 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~5189 (
// Equation(s):
// \mem1|mem_reg~5189_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~2646_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~2630_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~2646_q ),
	.datab(\mem1|mem_reg~2630_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5189_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5189 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~5190 (
// Equation(s):
// \mem1|mem_reg~5190_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5189_combout  & ((\mem1|mem_reg~2678_q ))) # (!\mem1|mem_reg~5189_combout  & (!\mem1|mem_reg~2662_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5189_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~2662_q ),
	.datac(\mem1|mem_reg~2678_q ),
	.datad(\mem1|mem_reg~5189_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5190_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5190 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~5191 (
// Equation(s):
// \mem1|mem_reg~5191_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5188_combout  & ((\mem1|mem_reg~5190_combout ))) # (!\mem1|mem_reg~5188_combout  & (\mem1|mem_reg~5183_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5188_combout ))))

	.dataa(\mem1|mem_reg~5183_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5188_combout ),
	.datad(\mem1|mem_reg~5190_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5191_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5191 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~5191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~5192 (
// Equation(s):
// \mem1|mem_reg~5192_combout  = (\addr[6]~8_combout  & (\addr[4]~4_combout )) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~5181_combout )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~5191_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5181_combout ),
	.datad(\mem1|mem_reg~5191_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5192_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5192 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~5192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~5203 (
// Equation(s):
// \mem1|mem_reg~5203_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5192_combout  & ((\mem1|mem_reg~5202_combout ))) # (!\mem1|mem_reg~5192_combout  & (\mem1|mem_reg~5171_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5192_combout ))))

	.dataa(\mem1|mem_reg~5171_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5202_combout ),
	.datad(\mem1|mem_reg~5192_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5203_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5203 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~6737 (
// Equation(s):
// \mem1|mem_reg~6737_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6737_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6737 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N31
dffeas \mem1|mem_reg~1590 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6737_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1590 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~6734 (
// Equation(s):
// \mem1|mem_reg~6734_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6734_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6734 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \mem1|mem_reg~1574 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6734_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1574 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~6735 (
// Equation(s):
// \mem1|mem_reg~6735_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6735_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6735 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N9
dffeas \mem1|mem_reg~1558 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6735_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1558 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~6736 (
// Equation(s):
// \mem1|mem_reg~6736_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6736_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6736 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N23
dffeas \mem1|mem_reg~1542 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6736_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1542 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~5214 (
// Equation(s):
// \mem1|mem_reg~5214_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1558_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~1542_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1558_q ),
	.datab(\mem1|mem_reg~1542_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5214_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5214 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~5215 (
// Equation(s):
// \mem1|mem_reg~5215_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5214_combout  & (!\mem1|mem_reg~1590_q )) # (!\mem1|mem_reg~5214_combout  & ((!\mem1|mem_reg~1574_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5214_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1590_q ),
	.datac(\mem1|mem_reg~1574_q ),
	.datad(\mem1|mem_reg~5214_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5215_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5215 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~6746 (
// Equation(s):
// \mem1|mem_reg~6746_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6746_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6746 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \mem1|mem_reg~1830 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6746_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1830 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1830 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~6748 (
// Equation(s):
// \mem1|mem_reg~6748_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6748_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6748 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N25
dffeas \mem1|mem_reg~1798 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6748_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1798 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~6747 (
// Equation(s):
// \mem1|mem_reg~6747_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6747_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6747 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N5
dffeas \mem1|mem_reg~1814 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6747_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1814 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1814 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~5221 (
// Equation(s):
// \mem1|mem_reg~5221_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~1814_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1798_q  & ((!\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1798_q ),
	.datac(\mem1|mem_reg~1814_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5221_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5221 .lut_mask = 16'hAA1B;
defparam \mem1|mem_reg~5221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~6749 (
// Equation(s):
// \mem1|mem_reg~6749_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6749_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6749 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \mem1|mem_reg~1846 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6749_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1846 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1846 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~5222 (
// Equation(s):
// \mem1|mem_reg~5222_combout  = (\mem1|mem_reg~5221_combout  & (((!\addr[1]~14_combout ) # (!\mem1|mem_reg~1846_q )))) # (!\mem1|mem_reg~5221_combout  & (!\mem1|mem_reg~1830_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1830_q ),
	.datab(\mem1|mem_reg~5221_combout ),
	.datac(\mem1|mem_reg~1846_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5222_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5222 .lut_mask = 16'h1DCC;
defparam \mem1|mem_reg~5222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~6744 (
// Equation(s):
// \mem1|mem_reg~6744_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6744_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6744 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \mem1|mem_reg~518 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6744_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5761_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~518 .is_wysiwyg = "true";
defparam \mem1|mem_reg~518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~6743 (
// Equation(s):
// \mem1|mem_reg~6743_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6743_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6743 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \mem1|mem_reg~534 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6743_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~534 .is_wysiwyg = "true";
defparam \mem1|mem_reg~534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \mem1|mem_reg~5218 (
// Equation(s):
// \mem1|mem_reg~5218_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~534_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~518_q  & ((!\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~518_q ),
	.datac(\mem1|mem_reg~534_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5218_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5218 .lut_mask = 16'hAA1B;
defparam \mem1|mem_reg~5218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~6745 (
// Equation(s):
// \mem1|mem_reg~6745_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6745_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6745 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \mem1|mem_reg~566 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6745_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~566 .is_wysiwyg = "true";
defparam \mem1|mem_reg~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~6742 (
// Equation(s):
// \mem1|mem_reg~6742_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6742_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6742 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \mem1|mem_reg~550 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6742_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~550 .is_wysiwyg = "true";
defparam \mem1|mem_reg~550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \mem1|mem_reg~5219 (
// Equation(s):
// \mem1|mem_reg~5219_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5218_combout  & (!\mem1|mem_reg~566_q )) # (!\mem1|mem_reg~5218_combout  & ((!\mem1|mem_reg~550_q ))))) # (!\addr[1]~14_combout  & (\mem1|mem_reg~5218_combout ))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~5218_combout ),
	.datac(\mem1|mem_reg~566_q ),
	.datad(\mem1|mem_reg~550_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5219_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5219 .lut_mask = 16'h4C6E;
defparam \mem1|mem_reg~5219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~6741 (
// Equation(s):
// \mem1|mem_reg~6741_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6741_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6741 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \mem1|mem_reg~822 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6741_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~822 .is_wysiwyg = "true";
defparam \mem1|mem_reg~822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~6738 (
// Equation(s):
// \mem1|mem_reg~6738_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6738_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6738 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \mem1|mem_reg~806 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6738_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~806 .is_wysiwyg = "true";
defparam \mem1|mem_reg~806 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~6739 (
// Equation(s):
// \mem1|mem_reg~6739_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6739_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6739 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N13
dffeas \mem1|mem_reg~790 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6739_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~790 .is_wysiwyg = "true";
defparam \mem1|mem_reg~790 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~6740 (
// Equation(s):
// \mem1|mem_reg~6740_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6740_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6740 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N15
dffeas \mem1|mem_reg~774 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6740_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~774 .is_wysiwyg = "true";
defparam \mem1|mem_reg~774 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~5216 (
// Equation(s):
// \mem1|mem_reg~5216_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~790_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~774_q )))))

	.dataa(\mem1|mem_reg~790_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~774_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5216_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5216 .lut_mask = 16'hD0D3;
defparam \mem1|mem_reg~5216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~5217 (
// Equation(s):
// \mem1|mem_reg~5217_combout  = (\mem1|mem_reg~5216_combout  & (((!\addr[1]~14_combout )) # (!\mem1|mem_reg~822_q ))) # (!\mem1|mem_reg~5216_combout  & (((!\mem1|mem_reg~806_q  & \addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~822_q ),
	.datab(\mem1|mem_reg~806_q ),
	.datac(\mem1|mem_reg~5216_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5217_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5217 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~5217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~5220 (
// Equation(s):
// \mem1|mem_reg~5220_combout  = (\addr[4]~4_combout  & (((\mem1|mem_reg~5217_combout ) # (\addr[6]~8_combout )))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~5219_combout  & ((!\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~5219_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5217_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5220_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5220 .lut_mask = 16'hCCE2;
defparam \mem1|mem_reg~5220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~5223 (
// Equation(s):
// \mem1|mem_reg~5223_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5220_combout  & ((\mem1|mem_reg~5222_combout ))) # (!\mem1|mem_reg~5220_combout  & (\mem1|mem_reg~5215_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5220_combout ))))

	.dataa(\mem1|mem_reg~5215_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5222_combout ),
	.datad(\mem1|mem_reg~5220_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5223_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5223 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~6750 (
// Equation(s):
// \mem1|mem_reg~6750_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6750_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6750 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \mem1|mem_reg~1062 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6750_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1062 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1062 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~6753 (
// Equation(s):
// \mem1|mem_reg~6753_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6753_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6753 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N1
dffeas \mem1|mem_reg~1078 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6753_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1078_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1078 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1078 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~6751 (
// Equation(s):
// \mem1|mem_reg~6751_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6751_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6751 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N3
dffeas \mem1|mem_reg~1046 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6751_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1046 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1046 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N24
cycloneive_lcell_comb \mem1|mem_reg~6752 (
// Equation(s):
// \mem1|mem_reg~6752_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6752_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6752 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N25
dffeas \mem1|mem_reg~1030 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6752_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1030 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1030 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N10
cycloneive_lcell_comb \mem1|mem_reg~5224 (
// Equation(s):
// \mem1|mem_reg~5224_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1046_q ))) # (!\addr[0]~16_combout  & (((!\addr[1]~14_combout  & !\mem1|mem_reg~1030_q ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1046_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~1030_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5224_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5224 .lut_mask = 16'hA2A7;
defparam \mem1|mem_reg~5224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N28
cycloneive_lcell_comb \mem1|mem_reg~5225 (
// Equation(s):
// \mem1|mem_reg~5225_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5224_combout  & ((!\mem1|mem_reg~1078_q ))) # (!\mem1|mem_reg~5224_combout  & (!\mem1|mem_reg~1062_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5224_combout ))))

	.dataa(\mem1|mem_reg~1062_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~1078_q ),
	.datad(\mem1|mem_reg~5224_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5225_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5225 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~6757 (
// Equation(s):
// \mem1|mem_reg~6757_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6757_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6757 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N27
dffeas \mem1|mem_reg~310 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6757_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~310 .is_wysiwyg = "true";
defparam \mem1|mem_reg~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~6754 (
// Equation(s):
// \mem1|mem_reg~6754_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6754_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6754 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N25
dffeas \mem1|mem_reg~294 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6754_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~294 .is_wysiwyg = "true";
defparam \mem1|mem_reg~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~6755 (
// Equation(s):
// \mem1|mem_reg~6755_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6755_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6755 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \mem1|mem_reg~278 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6755_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~278 .is_wysiwyg = "true";
defparam \mem1|mem_reg~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \mem1|mem_reg~6756 (
// Equation(s):
// \mem1|mem_reg~6756_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6756_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6756 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \mem1|mem_reg~262 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6756_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~262 .is_wysiwyg = "true";
defparam \mem1|mem_reg~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~5226 (
// Equation(s):
// \mem1|mem_reg~5226_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~278_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~262_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~278_q ),
	.datab(\mem1|mem_reg~262_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5226_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5226 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~5227 (
// Equation(s):
// \mem1|mem_reg~5227_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5226_combout  & (!\mem1|mem_reg~310_q )) # (!\mem1|mem_reg~5226_combout  & ((!\mem1|mem_reg~294_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5226_combout ))))

	.dataa(\mem1|mem_reg~310_q ),
	.datab(\mem1|mem_reg~294_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5226_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5227_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5227 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~38feeder (
// Equation(s):
// \mem1|mem_reg~38feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~38feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N27
dffeas \mem1|mem_reg~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~38 .is_wysiwyg = "true";
defparam \mem1|mem_reg~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N31
dffeas \mem1|mem_reg~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~54 .is_wysiwyg = "true";
defparam \mem1|mem_reg~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~22feeder (
// Equation(s):
// \mem1|mem_reg~22feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~22feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \mem1|mem_reg~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~22 .is_wysiwyg = "true";
defparam \mem1|mem_reg~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N21
dffeas \mem1|mem_reg~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~6 .is_wysiwyg = "true";
defparam \mem1|mem_reg~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~5228 (
// Equation(s):
// \mem1|mem_reg~5228_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~22_q ) # ((\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~6_q  & !\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~22_q ),
	.datac(\mem1|mem_reg~6_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5228_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5228 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~5229 (
// Equation(s):
// \mem1|mem_reg~5229_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5228_combout  & ((\mem1|mem_reg~54_q ))) # (!\mem1|mem_reg~5228_combout  & (\mem1|mem_reg~38_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5228_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~38_q ),
	.datac(\mem1|mem_reg~54_q ),
	.datad(\mem1|mem_reg~5228_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5229_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5229 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5230 (
// Equation(s):
// \mem1|mem_reg~5230_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5227_combout ) # ((\addr[6]~8_combout )))) # (!\addr[4]~4_combout  & (((!\addr[6]~8_combout  & \mem1|mem_reg~5229_combout ))))

	.dataa(\mem1|mem_reg~5227_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~5229_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5230_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5230 .lut_mask = 16'hCBC8;
defparam \mem1|mem_reg~5230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N20
cycloneive_lcell_comb \mem1|mem_reg~6759 (
// Equation(s):
// \mem1|mem_reg~6759_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6759_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6759 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N21
dffeas \mem1|mem_reg~1302 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6759_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1302 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~6760 (
// Equation(s):
// \mem1|mem_reg~6760_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6760_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6760 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N7
dffeas \mem1|mem_reg~1286 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6760_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1286 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~5231 (
// Equation(s):
// \mem1|mem_reg~5231_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~1302_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~1286_q )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1302_q ),
	.datac(\mem1|mem_reg~1286_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5231_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5231 .lut_mask = 16'hBB05;
defparam \mem1|mem_reg~5231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~6758 (
// Equation(s):
// \mem1|mem_reg~6758_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6758_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6758 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N5
dffeas \mem1|mem_reg~1318 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6758_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1318 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~6761 (
// Equation(s):
// \mem1|mem_reg~6761_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6761_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6761 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \mem1|mem_reg~1334 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6761_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1334 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~5232 (
// Equation(s):
// \mem1|mem_reg~5232_combout  = (\mem1|mem_reg~5231_combout  & (((!\mem1|mem_reg~1334_q ) # (!\addr[1]~14_combout )))) # (!\mem1|mem_reg~5231_combout  & (!\mem1|mem_reg~1318_q  & (\addr[1]~14_combout )))

	.dataa(\mem1|mem_reg~5231_combout ),
	.datab(\mem1|mem_reg~1318_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~1334_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5232_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5232 .lut_mask = 16'h1ABA;
defparam \mem1|mem_reg~5232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~5233 (
// Equation(s):
// \mem1|mem_reg~5233_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5230_combout  & ((\mem1|mem_reg~5232_combout ))) # (!\mem1|mem_reg~5230_combout  & (\mem1|mem_reg~5225_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5230_combout ))))

	.dataa(\mem1|mem_reg~5225_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5230_combout ),
	.datad(\mem1|mem_reg~5232_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5233_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5233 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~5233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~5234 (
// Equation(s):
// \mem1|mem_reg~5234_combout  = (\addr[5]~6_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~5223_combout )))) # (!\addr[5]~6_combout  & (!\addr[7]~1_combout  & ((\mem1|mem_reg~5233_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5223_combout ),
	.datad(\mem1|mem_reg~5233_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5234_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5234 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~5234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~6769 (
// Equation(s):
// \mem1|mem_reg~6769_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6769_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6769 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \mem1|mem_reg~2870 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6769_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2870 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2870 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~6766 (
// Equation(s):
// \mem1|mem_reg~6766_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6766_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6766 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N31
dffeas \mem1|mem_reg~2854 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6766_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2854 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2854 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~6767 (
// Equation(s):
// \mem1|mem_reg~6767_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6767_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6767 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \mem1|mem_reg~2838 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6767_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2838 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~6768 (
// Equation(s):
// \mem1|mem_reg~6768_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6768_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6768 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \mem1|mem_reg~2822 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6768_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2822 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~5237 (
// Equation(s):
// \mem1|mem_reg~5237_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~2838_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~2822_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~2838_q ),
	.datab(\mem1|mem_reg~2822_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5237_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5237 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~5238 (
// Equation(s):
// \mem1|mem_reg~5238_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5237_combout  & (!\mem1|mem_reg~2870_q )) # (!\mem1|mem_reg~5237_combout  & ((!\mem1|mem_reg~2854_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5237_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~2870_q ),
	.datac(\mem1|mem_reg~2854_q ),
	.datad(\mem1|mem_reg~5237_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5238_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5238 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~6773 (
// Equation(s):
// \mem1|mem_reg~6773_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6773_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6773 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \mem1|mem_reg~2614 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6773_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2614 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N16
cycloneive_lcell_comb \mem1|mem_reg~6770 (
// Equation(s):
// \mem1|mem_reg~6770_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6770_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6770 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N17
dffeas \mem1|mem_reg~2598 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6770_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2598 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~6771 (
// Equation(s):
// \mem1|mem_reg~6771_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6771_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6771 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N15
dffeas \mem1|mem_reg~2582 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6771_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2582 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~6772 (
// Equation(s):
// \mem1|mem_reg~6772_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6772_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6772 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N3
dffeas \mem1|mem_reg~2566 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6772_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2566 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~5239 (
// Equation(s):
// \mem1|mem_reg~5239_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~2582_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~2566_q )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~2582_q ),
	.datac(\mem1|mem_reg~2566_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5239_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5239 .lut_mask = 16'hBB05;
defparam \mem1|mem_reg~5239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~5240 (
// Equation(s):
// \mem1|mem_reg~5240_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5239_combout  & (!\mem1|mem_reg~2614_q )) # (!\mem1|mem_reg~5239_combout  & ((!\mem1|mem_reg~2598_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5239_combout ))))

	.dataa(\mem1|mem_reg~2614_q ),
	.datab(\mem1|mem_reg~2598_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5239_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5240_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5240 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~5241 (
// Equation(s):
// \mem1|mem_reg~5241_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5238_combout ) # ((\addr[6]~8_combout )))) # (!\addr[4]~4_combout  & (((!\addr[6]~8_combout  & \mem1|mem_reg~5240_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5238_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~5240_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5241_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5241 .lut_mask = 16'hADA8;
defparam \mem1|mem_reg~5241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~6765 (
// Equation(s):
// \mem1|mem_reg~6765_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6765_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6765 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N25
dffeas \mem1|mem_reg~3638 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6765_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3638 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~6762 (
// Equation(s):
// \mem1|mem_reg~6762_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6762_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6762 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N19
dffeas \mem1|mem_reg~3622 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6762_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3622 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~6764 (
// Equation(s):
// \mem1|mem_reg~6764_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6764_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6764 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N27
dffeas \mem1|mem_reg~3590 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6764_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3590 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~6763 (
// Equation(s):
// \mem1|mem_reg~6763_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6763_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6763 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N1
dffeas \mem1|mem_reg~3606 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6763_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3606 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~5235 (
// Equation(s):
// \mem1|mem_reg~5235_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~3606_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~3590_q ))))

	.dataa(\mem1|mem_reg~3590_q ),
	.datab(\mem1|mem_reg~3606_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5235_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5235 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~5236 (
// Equation(s):
// \mem1|mem_reg~5236_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5235_combout  & (!\mem1|mem_reg~3638_q )) # (!\mem1|mem_reg~5235_combout  & ((!\mem1|mem_reg~3622_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5235_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3638_q ),
	.datac(\mem1|mem_reg~3622_q ),
	.datad(\mem1|mem_reg~5235_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5236_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5236 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~6774 (
// Equation(s):
// \mem1|mem_reg~6774_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6774_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6774 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N19
dffeas \mem1|mem_reg~3878 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6774_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3878 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~6777 (
// Equation(s):
// \mem1|mem_reg~6777_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6777_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6777 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \mem1|mem_reg~3894 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6777_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3894 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3894 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~6775 (
// Equation(s):
// \mem1|mem_reg~6775_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6775_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6775 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N13
dffeas \mem1|mem_reg~3862 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6775_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3862 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3862 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~6776 (
// Equation(s):
// \mem1|mem_reg~6776_combout  = !\dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6776_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6776 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \mem1|mem_reg~3846 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6776_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3846 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3846 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~5242 (
// Equation(s):
// \mem1|mem_reg~5242_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~3862_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~3846_q  & !\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3862_q ),
	.datac(\mem1|mem_reg~3846_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5242_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5242 .lut_mask = 16'hAA27;
defparam \mem1|mem_reg~5242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~5243 (
// Equation(s):
// \mem1|mem_reg~5243_combout  = (\mem1|mem_reg~5242_combout  & (((!\addr[1]~14_combout ) # (!\mem1|mem_reg~3894_q )))) # (!\mem1|mem_reg~5242_combout  & (!\mem1|mem_reg~3878_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~3878_q ),
	.datab(\mem1|mem_reg~3894_q ),
	.datac(\mem1|mem_reg~5242_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5243_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5243 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~5243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~5244 (
// Equation(s):
// \mem1|mem_reg~5244_combout  = (\mem1|mem_reg~5241_combout  & (((\mem1|mem_reg~5243_combout )) # (!\addr[6]~8_combout ))) # (!\mem1|mem_reg~5241_combout  & (\addr[6]~8_combout  & (\mem1|mem_reg~5236_combout )))

	.dataa(\mem1|mem_reg~5241_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5236_combout ),
	.datad(\mem1|mem_reg~5243_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5244_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5244 .lut_mask = 16'hEA62;
defparam \mem1|mem_reg~5244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~3366feeder (
// Equation(s):
// \mem1|mem_reg~3366feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3366feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3366feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3366feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N1
dffeas \mem1|mem_reg~3366 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3366 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3366 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \mem1|mem_reg~3382 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3382 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3382 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~3350feeder (
// Equation(s):
// \mem1|mem_reg~3350feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3350feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3350feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3350feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N21
dffeas \mem1|mem_reg~3350 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3350 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3350 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \mem1|mem_reg~3334 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3334 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~5211 (
// Equation(s):
// \mem1|mem_reg~5211_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (\mem1|mem_reg~3350_q )) # (!\addr[0]~16_combout  & ((\mem1|mem_reg~3334_q )))))

	.dataa(\mem1|mem_reg~3350_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3334_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5211_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5211 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~5212 (
// Equation(s):
// \mem1|mem_reg~5212_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5211_combout  & ((\mem1|mem_reg~3382_q ))) # (!\mem1|mem_reg~5211_combout  & (\mem1|mem_reg~3366_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5211_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3366_q ),
	.datac(\mem1|mem_reg~3382_q ),
	.datad(\mem1|mem_reg~5211_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5212_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5212 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~3126feeder (
// Equation(s):
// \mem1|mem_reg~3126feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3126feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3126feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3126feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N7
dffeas \mem1|mem_reg~3126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3126 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3126 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \mem1|mem_reg~3110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3110 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3110 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N19
dffeas \mem1|mem_reg~3078 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3078_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3078 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3078 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~3094feeder (
// Equation(s):
// \mem1|mem_reg~3094feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3094feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3094feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3094feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N1
dffeas \mem1|mem_reg~3094 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3094feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3094_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3094 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3094 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~5204 (
// Equation(s):
// \mem1|mem_reg~5204_combout  = (\addr[0]~16_combout  & ((\addr[1]~14_combout ) # ((\mem1|mem_reg~3094_q )))) # (!\addr[0]~16_combout  & (!\addr[1]~14_combout  & (\mem1|mem_reg~3078_q )))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3078_q ),
	.datad(\mem1|mem_reg~3094_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5204_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5204 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~5204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~5205 (
// Equation(s):
// \mem1|mem_reg~5205_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5204_combout  & (\mem1|mem_reg~3126_q )) # (!\mem1|mem_reg~5204_combout  & ((\mem1|mem_reg~3110_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5204_combout ))))

	.dataa(\mem1|mem_reg~3126_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3110_q ),
	.datad(\mem1|mem_reg~5204_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5205_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5205 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~2086feeder (
// Equation(s):
// \mem1|mem_reg~2086feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2086feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2086feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2086feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N7
dffeas \mem1|mem_reg~2086 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2086feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2086_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2086 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2086 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \mem1|mem_reg~2102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2102 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~2070feeder (
// Equation(s):
// \mem1|mem_reg~2070feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[6]~13_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2070feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2070feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2070feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N25
dffeas \mem1|mem_reg~2070 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2070feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2070_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2070 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2070 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \mem1|mem_reg~2054 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2054 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2054 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~5208 (
// Equation(s):
// \mem1|mem_reg~5208_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~2070_q ) # ((\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~2054_q  & !\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2070_q ),
	.datac(\mem1|mem_reg~2054_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5208_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5208 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~5209 (
// Equation(s):
// \mem1|mem_reg~5209_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5208_combout  & ((\mem1|mem_reg~2102_q ))) # (!\mem1|mem_reg~5208_combout  & (\mem1|mem_reg~2086_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5208_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~2086_q ),
	.datac(\mem1|mem_reg~2102_q ),
	.datad(\mem1|mem_reg~5208_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5209_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5209 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~2326feeder (
// Equation(s):
// \mem1|mem_reg~2326feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2326feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2326feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2326feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \mem1|mem_reg~2326 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2326 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2326 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \mem1|mem_reg~2310 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2310 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~5206 (
// Equation(s):
// \mem1|mem_reg~5206_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (\mem1|mem_reg~2326_q )) # (!\addr[0]~16_combout  & ((\mem1|mem_reg~2310_q )))))

	.dataa(\mem1|mem_reg~2326_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~2310_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5206_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5206 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \mem1|mem_reg~2358 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2358 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
cycloneive_lcell_comb \mem1|mem_reg~2342feeder (
// Equation(s):
// \mem1|mem_reg~2342feeder_combout  = \dataw[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2342feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2342feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2342feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N13
dffeas \mem1|mem_reg~2342 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2342 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~5207 (
// Equation(s):
// \mem1|mem_reg~5207_combout  = (\mem1|mem_reg~5206_combout  & (((\mem1|mem_reg~2358_q )) # (!\addr[1]~14_combout ))) # (!\mem1|mem_reg~5206_combout  & (\addr[1]~14_combout  & ((\mem1|mem_reg~2342_q ))))

	.dataa(\mem1|mem_reg~5206_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~2358_q ),
	.datad(\mem1|mem_reg~2342_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5207_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5207 .lut_mask = 16'hE6A2;
defparam \mem1|mem_reg~5207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~5210 (
// Equation(s):
// \mem1|mem_reg~5210_combout  = (\addr[4]~4_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~5207_combout )))) # (!\addr[4]~4_combout  & (!\addr[6]~8_combout  & (\mem1|mem_reg~5209_combout )))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5209_combout ),
	.datad(\mem1|mem_reg~5207_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5210_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5210 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~5210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~5213 (
// Equation(s):
// \mem1|mem_reg~5213_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5210_combout  & (\mem1|mem_reg~5212_combout )) # (!\mem1|mem_reg~5210_combout  & ((\mem1|mem_reg~5205_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5210_combout ))))

	.dataa(\mem1|mem_reg~5212_combout ),
	.datab(\mem1|mem_reg~5205_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~5210_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5213_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5213 .lut_mask = 16'hAFC0;
defparam \mem1|mem_reg~5213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~5245 (
// Equation(s):
// \mem1|mem_reg~5245_combout  = (\mem1|mem_reg~5234_combout  & (((\mem1|mem_reg~5244_combout )) # (!\addr[7]~1_combout ))) # (!\mem1|mem_reg~5234_combout  & (\addr[7]~1_combout  & ((\mem1|mem_reg~5213_combout ))))

	.dataa(\mem1|mem_reg~5234_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5244_combout ),
	.datad(\mem1|mem_reg~5213_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5245_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5245 .lut_mask = 16'hE6A2;
defparam \mem1|mem_reg~5245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~5246 (
// Equation(s):
// \mem1|mem_reg~5246_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((\mem1|mem_reg~5203_combout )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & ((\mem1|mem_reg~5245_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~5203_combout ),
	.datad(\mem1|mem_reg~5245_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5246_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5246 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~5246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~5289 (
// Equation(s):
// \mem1|mem_reg~5289_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5246_combout  & (\mem1|mem_reg~5288_combout )) # (!\mem1|mem_reg~5246_combout  & ((\mem1|mem_reg~5161_combout ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5246_combout ))))

	.dataa(\mem1|mem_reg~5288_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~5161_combout ),
	.datad(\mem1|mem_reg~5246_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5289_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5289 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \IR|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[6] .is_wysiwyg = "true";
defparam \IR|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \ac1|always0~6 (
// Equation(s):
// \ac1|always0~6_combout  = (!\IR|out [15] & !\IR|out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR|out [15]),
	.datad(\IR|out [13]),
	.cin(gnd),
	.combout(\ac1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~6 .lut_mask = 16'h000F;
defparam \ac1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \ac1|always0~7 (
// Equation(s):
// \ac1|always0~7_combout  = (!\IR|out [14] & (!\IR|out [7] & (!\IR|out [6] & \ac1|always0~6_combout )))

	.dataa(\IR|out [14]),
	.datab(\IR|out [7]),
	.datac(\IR|out [6]),
	.datad(\ac1|always0~6_combout ),
	.cin(gnd),
	.combout(\ac1|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~7 .lut_mask = 16'h0100;
defparam \ac1|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cycloneive_lcell_comb \ac1|op[0]~4 (
// Equation(s):
// \ac1|op[0]~4_combout  = (\ac1|op[0]~2_combout  & (\ac1|op[0]~3_combout  & ((!\ac1|always0~7_combout ) # (!\ac1|always0~8_combout ))))

	.dataa(\ac1|op[0]~2_combout ),
	.datab(\ac1|always0~8_combout ),
	.datac(\ac1|op[0]~3_combout ),
	.datad(\ac1|always0~7_combout ),
	.cin(gnd),
	.combout(\ac1|op[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[0]~4 .lut_mask = 16'h20A0;
defparam \ac1|op[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneive_lcell_comb \ac1|op[0]~8 (
// Equation(s):
// \ac1|op[0]~8_combout  = (\ac1|always0~5_combout ) # (!\ac1|op[0]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ac1|op[0]~4_combout ),
	.datad(\ac1|always0~5_combout ),
	.cin(gnd),
	.combout(\ac1|op[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[0]~8 .lut_mask = 16'hFF0F;
defparam \ac1|op[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \alu1|Add0~0 (
// Equation(s):
// \alu1|Add0~0_combout  = \alu_b[7]~1_combout  $ ((((!\ac1|op[0]~6_combout  & !\ac1|op[2]~5_combout )) # (!\ac1|op[0]~8_combout )))

	.dataa(\alu_b[7]~1_combout ),
	.datab(\ac1|op[0]~8_combout ),
	.datac(\ac1|op[0]~6_combout ),
	.datad(\ac1|op[2]~5_combout ),
	.cin(gnd),
	.combout(\alu1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~0 .lut_mask = 16'h9995;
defparam \alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \alu1|Mux0~0 (
// Equation(s):
// \alu1|Mux0~0_combout  = (\ac1|op[2]~5_combout  & (((\alu_a[7]~1_combout  & \alu_b[7]~1_combout )) # (!\ac1|op[1]~7_combout ))) # (!\ac1|op[2]~5_combout  & ((\alu_a[7]~1_combout  & ((\ac1|op[1]~7_combout ) # (!\alu_b[7]~1_combout ))) # 
// (!\alu_a[7]~1_combout  & (\alu_b[7]~1_combout ))))

	.dataa(\ac1|op[2]~5_combout ),
	.datab(\alu_a[7]~1_combout ),
	.datac(\alu_b[7]~1_combout ),
	.datad(\ac1|op[1]~7_combout ),
	.cin(gnd),
	.combout(\alu1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux0~0 .lut_mask = 16'hD4BE;
defparam \alu1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \alu1|Mux0~1 (
// Equation(s):
// \alu1|Mux0~1_combout  = (\ac1|op[2]~5_combout  & ((\ac1|op[1]~7_combout  & ((\alu1|Mux0~0_combout ))) # (!\ac1|op[1]~7_combout  & (\alu1|Add0~24_combout )))) # (!\ac1|op[2]~5_combout  & (((\alu1|Mux0~0_combout ))))

	.dataa(\alu1|Add0~24_combout ),
	.datab(\alu1|Mux0~0_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\ac1|op[1]~7_combout ),
	.cin(gnd),
	.combout(\alu1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux0~1 .lut_mask = 16'hCCAC;
defparam \alu1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \T1|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T1|out[7]~1_combout ),
	.asdata(\alu1|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\contr|state.S6~q ),
	.ena(\contr|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \T1|out[7] .is_wysiwyg = "true";
defparam \T1|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \dataw[7]~14 (
// Equation(s):
// \dataw[7]~14_combout  = (!\contr|state.S22~q  & ((\contr|state.S50~q  & (\IR|out [7])) # (!\contr|state.S50~q  & ((\Acc|out [7])))))

	.dataa(\contr|state.S22~q ),
	.datab(\IR|out [7]),
	.datac(\Acc|out [7]),
	.datad(\contr|state.S50~q ),
	.cin(gnd),
	.combout(\dataw[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[7]~14 .lut_mask = 16'h4450;
defparam \dataw[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneive_lcell_comb \dataw[7]~15 (
// Equation(s):
// \dataw[7]~15_combout  = (\dataw[7]~14_combout ) # ((\contr|state.S22~q  & \T1|out [7]))

	.dataa(gnd),
	.datab(\contr|state.S22~q ),
	.datac(\T1|out [7]),
	.datad(\dataw[7]~14_combout ),
	.cin(gnd),
	.combout(\dataw[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[7]~15 .lut_mask = 16'hFFC0;
defparam \dataw[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~6887 (
// Equation(s):
// \mem1|mem_reg~6887_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6887_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6887 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N19
dffeas \mem1|mem_reg~4023 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6887_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4023 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4023 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~6889 (
// Equation(s):
// \mem1|mem_reg~6889_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6889_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6889 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \mem1|mem_reg~4087 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6889_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4087_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4087 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4087 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~6888 (
// Equation(s):
// \mem1|mem_reg~6888_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6888_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6888 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \mem1|mem_reg~3959 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6888_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3959 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3959 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N23
dffeas \mem1|mem_reg~3895 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dataw[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3895 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3895 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~5455 (
// Equation(s):
// \mem1|mem_reg~5455_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3959_q ))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~3895_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3959_q ),
	.datab(\mem1|mem_reg~3895_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5455_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5455 .lut_mask = 16'hF05C;
defparam \mem1|mem_reg~5455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~5456 (
// Equation(s):
// \mem1|mem_reg~5456_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5455_combout  & ((!\mem1|mem_reg~4087_q ))) # (!\mem1|mem_reg~5455_combout  & (!\mem1|mem_reg~4023_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5455_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4023_q ),
	.datac(\mem1|mem_reg~4087_q ),
	.datad(\mem1|mem_reg~5455_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5456_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5456 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~5456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~2039feeder (
// Equation(s):
// \mem1|mem_reg~2039feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2039feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2039feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2039feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \mem1|mem_reg~2039 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2039feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2039 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2039 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N27
dffeas \mem1|mem_reg~1975 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1975 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~1911feeder (
// Equation(s):
// \mem1|mem_reg~1911feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1911feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1911feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1911feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N11
dffeas \mem1|mem_reg~1911 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1911feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1911 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1911 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N21
dffeas \mem1|mem_reg~1847 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1847 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1847 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~5448 (
// Equation(s):
// \mem1|mem_reg~5448_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~1911_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~1847_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1911_q ),
	.datac(\mem1|mem_reg~1847_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5448_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5448 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~5449 (
// Equation(s):
// \mem1|mem_reg~5449_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5448_combout  & (\mem1|mem_reg~2039_q )) # (!\mem1|mem_reg~5448_combout  & ((\mem1|mem_reg~1975_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5448_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2039_q ),
	.datac(\mem1|mem_reg~1975_q ),
	.datad(\mem1|mem_reg~5448_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5449_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5449 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~6886 (
// Equation(s):
// \mem1|mem_reg~6886_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6886_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6886 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N19
dffeas \mem1|mem_reg~3575 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6886_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3575 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3575 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \mem1|mem_reg~3447 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3447 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~6885 (
// Equation(s):
// \mem1|mem_reg~6885_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6885_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6885 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N3
dffeas \mem1|mem_reg~3511 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6885_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3511 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3511 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \mem1|mem_reg~3383 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3383 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~5450 (
// Equation(s):
// \mem1|mem_reg~5450_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )) # (!\mem1|mem_reg~3511_q ))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~3383_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3511_q ),
	.datac(\mem1|mem_reg~3383_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5450_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5450 .lut_mask = 16'hAA72;
defparam \mem1|mem_reg~5450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~5451 (
// Equation(s):
// \mem1|mem_reg~5451_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5450_combout  & (!\mem1|mem_reg~3575_q )) # (!\mem1|mem_reg~5450_combout  & ((\mem1|mem_reg~3447_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5450_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3575_q ),
	.datac(\mem1|mem_reg~3447_q ),
	.datad(\mem1|mem_reg~5450_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5451_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5451 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~5451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~1399feeder (
// Equation(s):
// \mem1|mem_reg~1399feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1399feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1399feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1399feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N13
dffeas \mem1|mem_reg~1399 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1399 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1399 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N31
dffeas \mem1|mem_reg~1527 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1527 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~1463feeder (
// Equation(s):
// \mem1|mem_reg~1463feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1463feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1463feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1463feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N7
dffeas \mem1|mem_reg~1463 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1463 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1463 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N1
dffeas \mem1|mem_reg~1335 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1335 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~5452 (
// Equation(s):
// \mem1|mem_reg~5452_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~1463_q ) # ((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~1335_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~1463_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1335_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5452_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5452 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~5453 (
// Equation(s):
// \mem1|mem_reg~5453_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5452_combout  & ((\mem1|mem_reg~1527_q ))) # (!\mem1|mem_reg~5452_combout  & (\mem1|mem_reg~1399_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5452_combout ))))

	.dataa(\mem1|mem_reg~1399_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1527_q ),
	.datad(\mem1|mem_reg~5452_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5453_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5453 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~5454 (
// Equation(s):
// \mem1|mem_reg~5454_combout  = (\addr[7]~1_combout  & ((\addr[5]~6_combout ) # ((\mem1|mem_reg~5451_combout )))) # (!\addr[7]~1_combout  & (!\addr[5]~6_combout  & ((\mem1|mem_reg~5453_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5451_combout ),
	.datad(\mem1|mem_reg~5453_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5454_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5454 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~5454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~5457 (
// Equation(s):
// \mem1|mem_reg~5457_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5454_combout  & (\mem1|mem_reg~5456_combout )) # (!\mem1|mem_reg~5454_combout  & ((\mem1|mem_reg~5449_combout ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~5454_combout ))))

	.dataa(\mem1|mem_reg~5456_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5449_combout ),
	.datad(\mem1|mem_reg~5454_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5457_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5457 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~6884 (
// Equation(s):
// \mem1|mem_reg~6884_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6884_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6884 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N27
dffeas \mem1|mem_reg~2807 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6884_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2807 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2807 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~6882 (
// Equation(s):
// \mem1|mem_reg~6882_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6882_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6882 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \mem1|mem_reg~2743 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6882_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2743 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2743 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~6883 (
// Equation(s):
// \mem1|mem_reg~6883_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6883_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6883 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N15
dffeas \mem1|mem_reg~2679 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6883_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2679 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2679 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \mem1|mem_reg~2615 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2615 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~5444 (
// Equation(s):
// \mem1|mem_reg~5444_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~2679_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~2615_q )))))

	.dataa(\mem1|mem_reg~2679_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2615_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5444_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5444 .lut_mask = 16'hDD30;
defparam \mem1|mem_reg~5444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneive_lcell_comb \mem1|mem_reg~5445 (
// Equation(s):
// \mem1|mem_reg~5445_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5444_combout  & (!\mem1|mem_reg~2807_q )) # (!\mem1|mem_reg~5444_combout  & ((!\mem1|mem_reg~2743_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5444_combout ))))

	.dataa(\mem1|mem_reg~2807_q ),
	.datab(\mem1|mem_reg~2743_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5444_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5445_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5445 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~695feeder (
// Equation(s):
// \mem1|mem_reg~695feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~695feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~695feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~695feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \mem1|mem_reg~695 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~695 .is_wysiwyg = "true";
defparam \mem1|mem_reg~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N19
dffeas \mem1|mem_reg~759 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~759 .is_wysiwyg = "true";
defparam \mem1|mem_reg~759 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~631feeder (
// Equation(s):
// \mem1|mem_reg~631feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~631feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~631feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~631feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N15
dffeas \mem1|mem_reg~631 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~631feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~631 .is_wysiwyg = "true";
defparam \mem1|mem_reg~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N11
dffeas \mem1|mem_reg~567 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~567 .is_wysiwyg = "true";
defparam \mem1|mem_reg~567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~5439 (
// Equation(s):
// \mem1|mem_reg~5439_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~631_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~567_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~631_q ),
	.datac(\mem1|mem_reg~567_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5439_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5439 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneive_lcell_comb \mem1|mem_reg~5440 (
// Equation(s):
// \mem1|mem_reg~5440_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5439_combout  & ((\mem1|mem_reg~759_q ))) # (!\mem1|mem_reg~5439_combout  & (\mem1|mem_reg~695_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5439_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~695_q ),
	.datac(\mem1|mem_reg~759_q ),
	.datad(\mem1|mem_reg~5439_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5440_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5440 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~119feeder (
// Equation(s):
// \mem1|mem_reg~119feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~119feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N23
dffeas \mem1|mem_reg~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~119 .is_wysiwyg = "true";
defparam \mem1|mem_reg~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \mem1|mem_reg~247 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~247 .is_wysiwyg = "true";
defparam \mem1|mem_reg~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~6881 (
// Equation(s):
// \mem1|mem_reg~6881_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6881_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6881 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \mem1|mem_reg~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6881_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~55 .is_wysiwyg = "true";
defparam \mem1|mem_reg~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N15
dffeas \mem1|mem_reg~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~183 .is_wysiwyg = "true";
defparam \mem1|mem_reg~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~5441 (
// Equation(s):
// \mem1|mem_reg~5441_combout  = (\addr[3]~10_combout  & (((\mem1|mem_reg~183_q ) # (\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (!\mem1|mem_reg~55_q  & ((!\addr[2]~12_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~55_q ),
	.datac(\mem1|mem_reg~183_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5441_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5441 .lut_mask = 16'hAAB1;
defparam \mem1|mem_reg~5441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneive_lcell_comb \mem1|mem_reg~5442 (
// Equation(s):
// \mem1|mem_reg~5442_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5441_combout  & ((\mem1|mem_reg~247_q ))) # (!\mem1|mem_reg~5441_combout  & (\mem1|mem_reg~119_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5441_combout ))))

	.dataa(\mem1|mem_reg~119_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~247_q ),
	.datad(\mem1|mem_reg~5441_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5442_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5442 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \mem1|mem_reg~5443 (
// Equation(s):
// \mem1|mem_reg~5443_combout  = (\addr[7]~1_combout  & (\addr[5]~6_combout )) # (!\addr[7]~1_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~5440_combout )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~5442_combout )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5440_combout ),
	.datad(\mem1|mem_reg~5442_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5443_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5443 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~5443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~6880 (
// Equation(s):
// \mem1|mem_reg~6880_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6880_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6880 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N11
dffeas \mem1|mem_reg~2295 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6880_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2295 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2295 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N1
dffeas \mem1|mem_reg~2167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2167 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~2231feeder (
// Equation(s):
// \mem1|mem_reg~2231feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2231feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2231feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2231feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N1
dffeas \mem1|mem_reg~2231 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2231 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2231 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N3
dffeas \mem1|mem_reg~2103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2103 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~5437 (
// Equation(s):
// \mem1|mem_reg~5437_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~2231_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~2103_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2231_q ),
	.datac(\mem1|mem_reg~2103_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5437_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5437 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~5438 (
// Equation(s):
// \mem1|mem_reg~5438_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5437_combout  & (!\mem1|mem_reg~2295_q )) # (!\mem1|mem_reg~5437_combout  & ((\mem1|mem_reg~2167_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5437_combout ))))

	.dataa(\mem1|mem_reg~2295_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2167_q ),
	.datad(\mem1|mem_reg~5437_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5438_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5438 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~5438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneive_lcell_comb \mem1|mem_reg~5446 (
// Equation(s):
// \mem1|mem_reg~5446_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5443_combout  & (\mem1|mem_reg~5445_combout )) # (!\mem1|mem_reg~5443_combout  & ((\mem1|mem_reg~5438_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5443_combout ))))

	.dataa(\mem1|mem_reg~5445_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5443_combout ),
	.datad(\mem1|mem_reg~5438_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5446_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5446 .lut_mask = 16'hBCB0;
defparam \mem1|mem_reg~5446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneive_lcell_comb \mem1|mem_reg~375feeder (
// Equation(s):
// \mem1|mem_reg~375feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~375feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~375feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~375feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N15
dffeas \mem1|mem_reg~375 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~375 .is_wysiwyg = "true";
defparam \mem1|mem_reg~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \mem1|mem_reg~503 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~503 .is_wysiwyg = "true";
defparam \mem1|mem_reg~503 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~439feeder (
// Equation(s):
// \mem1|mem_reg~439feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~439feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~439feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~439feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N21
dffeas \mem1|mem_reg~439 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~439 .is_wysiwyg = "true";
defparam \mem1|mem_reg~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \mem1|mem_reg~311 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~311 .is_wysiwyg = "true";
defparam \mem1|mem_reg~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~5431 (
// Equation(s):
// \mem1|mem_reg~5431_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~439_q ) # ((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~311_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~439_q ),
	.datac(\mem1|mem_reg~311_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5431_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5431 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~5432 (
// Equation(s):
// \mem1|mem_reg~5432_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5431_combout  & ((\mem1|mem_reg~503_q ))) # (!\mem1|mem_reg~5431_combout  & (\mem1|mem_reg~375_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5431_combout ))))

	.dataa(\mem1|mem_reg~375_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~503_q ),
	.datad(\mem1|mem_reg~5431_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5432_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5432 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~951feeder (
// Equation(s):
// \mem1|mem_reg~951feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~951feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~951feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~951feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N25
dffeas \mem1|mem_reg~951 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~951feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~951 .is_wysiwyg = "true";
defparam \mem1|mem_reg~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N3
dffeas \mem1|mem_reg~1015 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1015 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~887feeder (
// Equation(s):
// \mem1|mem_reg~887feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~887feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~887feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~887feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N25
dffeas \mem1|mem_reg~887 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~887feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~887 .is_wysiwyg = "true";
defparam \mem1|mem_reg~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N11
dffeas \mem1|mem_reg~823 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~823 .is_wysiwyg = "true";
defparam \mem1|mem_reg~823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~5429 (
// Equation(s):
// \mem1|mem_reg~5429_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~887_q ) # ((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~823_q  & !\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~887_q ),
	.datac(\mem1|mem_reg~823_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5429_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5429 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneive_lcell_comb \mem1|mem_reg~5430 (
// Equation(s):
// \mem1|mem_reg~5430_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5429_combout  & ((\mem1|mem_reg~1015_q ))) # (!\mem1|mem_reg~5429_combout  & (\mem1|mem_reg~951_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5429_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~951_q ),
	.datac(\mem1|mem_reg~1015_q ),
	.datad(\mem1|mem_reg~5429_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5430_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5430 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneive_lcell_comb \mem1|mem_reg~5433 (
// Equation(s):
// \mem1|mem_reg~5433_combout  = (\addr[5]~6_combout  & (((\addr[7]~1_combout ) # (\mem1|mem_reg~5430_combout )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5432_combout  & (!\addr[7]~1_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5432_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~5430_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5433_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5433 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~5433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~6879 (
// Equation(s):
// \mem1|mem_reg~6879_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6879_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6879 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \mem1|mem_reg~2871 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6879_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2871 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2871 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N19
dffeas \mem1|mem_reg~2935 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2935 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2935 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~5434 (
// Equation(s):
// \mem1|mem_reg~5434_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~2935_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~2871_q ))))

	.dataa(\mem1|mem_reg~2871_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2935_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5434_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5434 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~5434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N13
dffeas \mem1|mem_reg~3063 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3063 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3063 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~2999feeder (
// Equation(s):
// \mem1|mem_reg~2999feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2999feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2999feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2999feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \mem1|mem_reg~2999 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2999feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2999 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~5435 (
// Equation(s):
// \mem1|mem_reg~5435_combout  = (\mem1|mem_reg~5434_combout  & (((\mem1|mem_reg~3063_q )) # (!\addr[3]~10_combout ))) # (!\mem1|mem_reg~5434_combout  & (\addr[3]~10_combout  & ((\mem1|mem_reg~2999_q ))))

	.dataa(\mem1|mem_reg~5434_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3063_q ),
	.datad(\mem1|mem_reg~2999_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5435_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5435 .lut_mask = 16'hE6A2;
defparam \mem1|mem_reg~5435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~6877 (
// Equation(s):
// \mem1|mem_reg~6877_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6877_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6877 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \mem1|mem_reg~2423 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6877_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2423 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2423 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N9
dffeas \mem1|mem_reg~2551 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2551 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~6878 (
// Equation(s):
// \mem1|mem_reg~6878_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6878_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6878 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \mem1|mem_reg~2359 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6878_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2359 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2359 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N19
dffeas \mem1|mem_reg~2487 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2487 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2487 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~5427 (
// Equation(s):
// \mem1|mem_reg~5427_combout  = (\addr[3]~10_combout  & (((\mem1|mem_reg~2487_q ) # (\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (!\mem1|mem_reg~2359_q  & ((!\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~2359_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2487_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5427_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5427 .lut_mask = 16'hCCD1;
defparam \mem1|mem_reg~5427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~5428 (
// Equation(s):
// \mem1|mem_reg~5428_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5427_combout  & ((\mem1|mem_reg~2551_q ))) # (!\mem1|mem_reg~5427_combout  & (!\mem1|mem_reg~2423_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5427_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2423_q ),
	.datac(\mem1|mem_reg~2551_q ),
	.datad(\mem1|mem_reg~5427_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5428_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5428 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~5436 (
// Equation(s):
// \mem1|mem_reg~5436_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5433_combout  & (\mem1|mem_reg~5435_combout )) # (!\mem1|mem_reg~5433_combout  & ((\mem1|mem_reg~5428_combout ))))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~5433_combout ))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5433_combout ),
	.datac(\mem1|mem_reg~5435_combout ),
	.datad(\mem1|mem_reg~5428_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5436_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5436 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~5436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneive_lcell_comb \mem1|mem_reg~5447 (
// Equation(s):
// \mem1|mem_reg~5447_combout  = (\addr[6]~8_combout  & (\addr[4]~4_combout )) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~5436_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~5446_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5446_combout ),
	.datad(\mem1|mem_reg~5436_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5447_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5447 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~5447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~3831feeder (
// Equation(s):
// \mem1|mem_reg~3831feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3831feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3831feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3831feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N15
dffeas \mem1|mem_reg~3831 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3831 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3831 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N29
dffeas \mem1|mem_reg~3767 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3767 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~6876 (
// Equation(s):
// \mem1|mem_reg~6876_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6876_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6876 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N29
dffeas \mem1|mem_reg~3639 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6876_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3639 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3639 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N7
dffeas \mem1|mem_reg~3703 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3703 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3703 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~5424 (
// Equation(s):
// \mem1|mem_reg~5424_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~3703_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3639_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3639_q ),
	.datac(\mem1|mem_reg~3703_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5424_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5424 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~5424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~5425 (
// Equation(s):
// \mem1|mem_reg~5425_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5424_combout  & (\mem1|mem_reg~3831_q )) # (!\mem1|mem_reg~5424_combout  & ((\mem1|mem_reg~3767_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5424_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3831_q ),
	.datac(\mem1|mem_reg~3767_q ),
	.datad(\mem1|mem_reg~5424_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5425_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5425 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~6873 (
// Equation(s):
// \mem1|mem_reg~6873_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6873_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6873 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N13
dffeas \mem1|mem_reg~3191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6873_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3191 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3191 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N17
dffeas \mem1|mem_reg~3319 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3319 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~6874 (
// Equation(s):
// \mem1|mem_reg~6874_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6874_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6874 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N17
dffeas \mem1|mem_reg~3255 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6874_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3255 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~6875 (
// Equation(s):
// \mem1|mem_reg~6875_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6875_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6875 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N25
dffeas \mem1|mem_reg~3127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6875_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3127 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~5419 (
// Equation(s):
// \mem1|mem_reg~5419_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (!\mem1|mem_reg~3255_q )) # (!\addr[3]~10_combout  & ((!\mem1|mem_reg~3127_q )))))

	.dataa(\mem1|mem_reg~3255_q ),
	.datab(\mem1|mem_reg~3127_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5419_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5419 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~5419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~5420 (
// Equation(s):
// \mem1|mem_reg~5420_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5419_combout  & ((\mem1|mem_reg~3319_q ))) # (!\mem1|mem_reg~5419_combout  & (!\mem1|mem_reg~3191_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5419_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3191_q ),
	.datac(\mem1|mem_reg~3319_q ),
	.datad(\mem1|mem_reg~5419_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5420_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5420 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N12
cycloneive_lcell_comb \mem1|mem_reg~1143feeder (
// Equation(s):
// \mem1|mem_reg~1143feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1143feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1143feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1143feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N13
dffeas \mem1|mem_reg~1143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1143 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1143 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N31
dffeas \mem1|mem_reg~1271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1271 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~1207feeder (
// Equation(s):
// \mem1|mem_reg~1207feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1207feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1207feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1207feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N21
dffeas \mem1|mem_reg~1207 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1207 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1207 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N11
dffeas \mem1|mem_reg~1079 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1079_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1079 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1079 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~5421 (
// Equation(s):
// \mem1|mem_reg~5421_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~1207_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~1079_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1207_q ),
	.datac(\mem1|mem_reg~1079_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5421_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5421 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N30
cycloneive_lcell_comb \mem1|mem_reg~5422 (
// Equation(s):
// \mem1|mem_reg~5422_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5421_combout  & ((\mem1|mem_reg~1271_q ))) # (!\mem1|mem_reg~5421_combout  & (\mem1|mem_reg~1143_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5421_combout ))))

	.dataa(\mem1|mem_reg~1143_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1271_q ),
	.datad(\mem1|mem_reg~5421_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5422_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5422 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~5423 (
// Equation(s):
// \mem1|mem_reg~5423_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5420_combout ) # ((\addr[5]~6_combout )))) # (!\addr[7]~1_combout  & (((!\addr[5]~6_combout  & \mem1|mem_reg~5422_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5420_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5422_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5423_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5423 .lut_mask = 16'hADA8;
defparam \mem1|mem_reg~5423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~1783feeder (
// Equation(s):
// \mem1|mem_reg~1783feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1783feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1783feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1783feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N21
dffeas \mem1|mem_reg~1783 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1783feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1783 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1783 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N27
dffeas \mem1|mem_reg~1719 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1719 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1719 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~1655feeder (
// Equation(s):
// \mem1|mem_reg~1655feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1655feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1655feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1655feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N5
dffeas \mem1|mem_reg~1655 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1655feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1655 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1655 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \mem1|mem_reg~1591 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1591 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~5417 (
// Equation(s):
// \mem1|mem_reg~5417_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~1655_q ) # ((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~1591_q  & !\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1655_q ),
	.datac(\mem1|mem_reg~1591_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5417_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5417 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneive_lcell_comb \mem1|mem_reg~5418 (
// Equation(s):
// \mem1|mem_reg~5418_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5417_combout  & (\mem1|mem_reg~1783_q )) # (!\mem1|mem_reg~5417_combout  & ((\mem1|mem_reg~1719_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5417_combout ))))

	.dataa(\mem1|mem_reg~1783_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1719_q ),
	.datad(\mem1|mem_reg~5417_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5418_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5418 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~5426 (
// Equation(s):
// \mem1|mem_reg~5426_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5423_combout  & (\mem1|mem_reg~5425_combout )) # (!\mem1|mem_reg~5423_combout  & ((\mem1|mem_reg~5418_combout ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~5423_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5425_combout ),
	.datac(\mem1|mem_reg~5423_combout ),
	.datad(\mem1|mem_reg~5418_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5426_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5426 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~5426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneive_lcell_comb \mem1|mem_reg~5458 (
// Equation(s):
// \mem1|mem_reg~5458_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5447_combout  & (\mem1|mem_reg~5457_combout )) # (!\mem1|mem_reg~5447_combout  & ((\mem1|mem_reg~5426_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5447_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5457_combout ),
	.datac(\mem1|mem_reg~5447_combout ),
	.datad(\mem1|mem_reg~5426_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5458_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5458 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~5458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~6855 (
// Equation(s):
// \mem1|mem_reg~6855_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6855_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6855 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N9
dffeas \mem1|mem_reg~4055 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6855_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4055 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4055 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~6853 (
// Equation(s):
// \mem1|mem_reg~6853_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6853_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6853 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \mem1|mem_reg~3991 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6853_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3991 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~6854 (
// Equation(s):
// \mem1|mem_reg~6854_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6854_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6854 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N15
dffeas \mem1|mem_reg~3927 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6854_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3927 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3927 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N25
dffeas \mem1|mem_reg~3863 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3863 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3863 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~5370 (
// Equation(s):
// \mem1|mem_reg~5370_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3927_q ))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~3863_q  & !\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3927_q ),
	.datac(\mem1|mem_reg~3863_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5370_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5370 .lut_mask = 16'hAA72;
defparam \mem1|mem_reg~5370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N8
cycloneive_lcell_comb \mem1|mem_reg~5371 (
// Equation(s):
// \mem1|mem_reg~5371_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5370_combout  & (!\mem1|mem_reg~4055_q )) # (!\mem1|mem_reg~5370_combout  & ((!\mem1|mem_reg~3991_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5370_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4055_q ),
	.datac(\mem1|mem_reg~3991_q ),
	.datad(\mem1|mem_reg~5370_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5371_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5371 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~1367feeder (
// Equation(s):
// \mem1|mem_reg~1367feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1367feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N11
dffeas \mem1|mem_reg~1367 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1367 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1367 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N3
dffeas \mem1|mem_reg~1495 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1495 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1495 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~1431feeder (
// Equation(s):
// \mem1|mem_reg~1431feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1431feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1431feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1431feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N3
dffeas \mem1|mem_reg~1431 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1431 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1431 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N17
dffeas \mem1|mem_reg~1303 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1303 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N16
cycloneive_lcell_comb \mem1|mem_reg~5367 (
// Equation(s):
// \mem1|mem_reg~5367_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~1431_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~1303_q )))))

	.dataa(\mem1|mem_reg~1431_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1303_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5367_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5367 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N2
cycloneive_lcell_comb \mem1|mem_reg~5368 (
// Equation(s):
// \mem1|mem_reg~5368_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5367_combout  & ((\mem1|mem_reg~1495_q ))) # (!\mem1|mem_reg~5367_combout  & (\mem1|mem_reg~1367_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5367_combout ))))

	.dataa(\mem1|mem_reg~1367_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1495_q ),
	.datad(\mem1|mem_reg~5367_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5368_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5368 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~6852 (
// Equation(s):
// \mem1|mem_reg~6852_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6852_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6852 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N7
dffeas \mem1|mem_reg~3543 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6852_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3543 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3543 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N7
dffeas \mem1|mem_reg~3415 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3415 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~3479feeder (
// Equation(s):
// \mem1|mem_reg~3479feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3479feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3479feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3479feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N13
dffeas \mem1|mem_reg~3479 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3479feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3479 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3479 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N25
dffeas \mem1|mem_reg~3351 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3351 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~5365 (
// Equation(s):
// \mem1|mem_reg~5365_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~3479_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~3351_q )))))

	.dataa(\mem1|mem_reg~3479_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3351_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5365_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5365 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~5366 (
// Equation(s):
// \mem1|mem_reg~5366_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5365_combout  & (!\mem1|mem_reg~3543_q )) # (!\mem1|mem_reg~5365_combout  & ((\mem1|mem_reg~3415_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5365_combout ))))

	.dataa(\mem1|mem_reg~3543_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3415_q ),
	.datad(\mem1|mem_reg~5365_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5366_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5366 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~5366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N14
cycloneive_lcell_comb \mem1|mem_reg~5369 (
// Equation(s):
// \mem1|mem_reg~5369_combout  = (\addr[5]~6_combout  & (\addr[7]~1_combout )) # (!\addr[5]~6_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~5366_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~5368_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5368_combout ),
	.datad(\mem1|mem_reg~5366_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5369_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5369 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~5369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N22
cycloneive_lcell_comb \mem1|mem_reg~1943feeder (
// Equation(s):
// \mem1|mem_reg~1943feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1943feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1943feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1943feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N23
dffeas \mem1|mem_reg~1943 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1943feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1943 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1943 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N21
dffeas \mem1|mem_reg~2007 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2007 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~1879feeder (
// Equation(s):
// \mem1|mem_reg~1879feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1879feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1879feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1879feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N17
dffeas \mem1|mem_reg~1879 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1879feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1879 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1879 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N7
dffeas \mem1|mem_reg~1815 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1815 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1815 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~5363 (
// Equation(s):
// \mem1|mem_reg~5363_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~1879_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~1815_q )))))

	.dataa(\mem1|mem_reg~1879_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1815_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5363_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5363 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N20
cycloneive_lcell_comb \mem1|mem_reg~5364 (
// Equation(s):
// \mem1|mem_reg~5364_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5363_combout  & ((\mem1|mem_reg~2007_q ))) # (!\mem1|mem_reg~5363_combout  & (\mem1|mem_reg~1943_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5363_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1943_q ),
	.datac(\mem1|mem_reg~2007_q ),
	.datad(\mem1|mem_reg~5363_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5364_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5364 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N2
cycloneive_lcell_comb \mem1|mem_reg~5372 (
// Equation(s):
// \mem1|mem_reg~5372_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5369_combout  & (\mem1|mem_reg~5371_combout )) # (!\mem1|mem_reg~5369_combout  & ((\mem1|mem_reg~5364_combout ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~5369_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5371_combout ),
	.datac(\mem1|mem_reg~5369_combout ),
	.datad(\mem1|mem_reg~5364_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5372_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5372 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~5372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~2647feeder (
// Equation(s):
// \mem1|mem_reg~2647feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2647feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2647feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2647feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N27
dffeas \mem1|mem_reg~2647 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2647 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2647 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N3
dffeas \mem1|mem_reg~2583 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2583 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~5359 (
// Equation(s):
// \mem1|mem_reg~5359_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~2647_q ) # ((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~2583_q  & !\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2647_q ),
	.datac(\mem1|mem_reg~2583_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5359_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5359 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~6850 (
// Equation(s):
// \mem1|mem_reg~6850_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6850_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6850 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \mem1|mem_reg~2711 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6850_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2711 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2711 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~6851 (
// Equation(s):
// \mem1|mem_reg~6851_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6851_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6851 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N23
dffeas \mem1|mem_reg~2775 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6851_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2775 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2775 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \mem1|mem_reg~5360 (
// Equation(s):
// \mem1|mem_reg~5360_combout  = (\mem1|mem_reg~5359_combout  & (((!\addr[3]~10_combout ) # (!\mem1|mem_reg~2775_q )))) # (!\mem1|mem_reg~5359_combout  & (!\mem1|mem_reg~2711_q  & ((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~5359_combout ),
	.datab(\mem1|mem_reg~2711_q ),
	.datac(\mem1|mem_reg~2775_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5360_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5360 .lut_mask = 16'h1BAA;
defparam \mem1|mem_reg~5360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~6849 (
// Equation(s):
// \mem1|mem_reg~6849_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6849_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6849 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \mem1|mem_reg~2263 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6849_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2263 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2263 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \mem1|mem_reg~2135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2135 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
cycloneive_lcell_comb \mem1|mem_reg~2199feeder (
// Equation(s):
// \mem1|mem_reg~2199feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2199feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2199feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2199feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N23
dffeas \mem1|mem_reg~2199 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2199 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2199 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \mem1|mem_reg~2071 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2071_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2071 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2071 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~5352 (
// Equation(s):
// \mem1|mem_reg~5352_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~2199_q ) # ((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~2071_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~2199_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2071_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5352_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5352 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~5353 (
// Equation(s):
// \mem1|mem_reg~5353_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5352_combout  & (!\mem1|mem_reg~2263_q )) # (!\mem1|mem_reg~5352_combout  & ((\mem1|mem_reg~2135_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5352_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2263_q ),
	.datac(\mem1|mem_reg~2135_q ),
	.datad(\mem1|mem_reg~5352_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5353_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5353 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~5353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~87feeder (
// Equation(s):
// \mem1|mem_reg~87feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~87feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \mem1|mem_reg~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~87 .is_wysiwyg = "true";
defparam \mem1|mem_reg~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \mem1|mem_reg~215 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~215 .is_wysiwyg = "true";
defparam \mem1|mem_reg~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~151feeder (
// Equation(s):
// \mem1|mem_reg~151feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~151feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~151feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~151feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \mem1|mem_reg~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~151 .is_wysiwyg = "true";
defparam \mem1|mem_reg~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \mem1|mem_reg~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~23 .is_wysiwyg = "true";
defparam \mem1|mem_reg~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~5356 (
// Equation(s):
// \mem1|mem_reg~5356_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~151_q ) # ((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~23_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~151_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~23_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5356_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5356 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~5357 (
// Equation(s):
// \mem1|mem_reg~5357_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5356_combout  & ((\mem1|mem_reg~215_q ))) # (!\mem1|mem_reg~5356_combout  & (\mem1|mem_reg~87_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5356_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~87_q ),
	.datac(\mem1|mem_reg~215_q ),
	.datad(\mem1|mem_reg~5356_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5357_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5357 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~663feeder (
// Equation(s):
// \mem1|mem_reg~663feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~663feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~663feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~663feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \mem1|mem_reg~663 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~663 .is_wysiwyg = "true";
defparam \mem1|mem_reg~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N7
dffeas \mem1|mem_reg~535 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~535 .is_wysiwyg = "true";
defparam \mem1|mem_reg~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~727feeder (
// Equation(s):
// \mem1|mem_reg~727feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~727feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~727feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~727feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \mem1|mem_reg~727 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~727 .is_wysiwyg = "true";
defparam \mem1|mem_reg~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \mem1|mem_reg~599 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~599 .is_wysiwyg = "true";
defparam \mem1|mem_reg~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~5354 (
// Equation(s):
// \mem1|mem_reg~5354_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~727_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~599_q ))))) # (!\addr[2]~12_combout  & (((\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~727_q ),
	.datac(\mem1|mem_reg~599_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5354_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5354 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~5355 (
// Equation(s):
// \mem1|mem_reg~5355_combout  = (\addr[2]~12_combout  & (((\mem1|mem_reg~5354_combout )))) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~5354_combout  & (\mem1|mem_reg~663_q )) # (!\mem1|mem_reg~5354_combout  & ((\mem1|mem_reg~535_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~663_q ),
	.datac(\mem1|mem_reg~535_q ),
	.datad(\mem1|mem_reg~5354_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5355_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5355 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~5358 (
// Equation(s):
// \mem1|mem_reg~5358_combout  = (\addr[5]~6_combout  & (((\addr[7]~1_combout ) # (\mem1|mem_reg~5355_combout )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5357_combout  & (!\addr[7]~1_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5357_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~5355_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5358_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5358 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~5358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~5361 (
// Equation(s):
// \mem1|mem_reg~5361_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5358_combout  & (\mem1|mem_reg~5360_combout )) # (!\mem1|mem_reg~5358_combout  & ((\mem1|mem_reg~5353_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5358_combout ))))

	.dataa(\mem1|mem_reg~5360_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5353_combout ),
	.datad(\mem1|mem_reg~5358_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5361_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5361 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~6845 (
// Equation(s):
// \mem1|mem_reg~6845_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6845_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6845 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N7
dffeas \mem1|mem_reg~2391 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6845_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2391 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2391 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \mem1|mem_reg~2519 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2519 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~6847 (
// Equation(s):
// \mem1|mem_reg~6847_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6847_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6847 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N31
dffeas \mem1|mem_reg~2327 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6847_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2327 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
cycloneive_lcell_comb \mem1|mem_reg~6846 (
// Equation(s):
// \mem1|mem_reg~6846_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6846_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6846 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N5
dffeas \mem1|mem_reg~2455 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6846_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2455 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2455 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~5342 (
// Equation(s):
// \mem1|mem_reg~5342_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout ) # (!\mem1|mem_reg~2455_q )))) # (!\addr[3]~10_combout  & (!\mem1|mem_reg~2327_q  & ((!\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~2327_q ),
	.datab(\mem1|mem_reg~2455_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5342_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5342 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~5343 (
// Equation(s):
// \mem1|mem_reg~5343_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5342_combout  & ((\mem1|mem_reg~2519_q ))) # (!\mem1|mem_reg~5342_combout  & (!\mem1|mem_reg~2391_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5342_combout ))))

	.dataa(\mem1|mem_reg~2391_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2519_q ),
	.datad(\mem1|mem_reg~5342_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5343_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5343 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~5343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~2967feeder (
// Equation(s):
// \mem1|mem_reg~2967feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2967feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2967feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2967feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \mem1|mem_reg~2967 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2967feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2967 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2967 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N27
dffeas \mem1|mem_reg~3031 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3031 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3031 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~6848 (
// Equation(s):
// \mem1|mem_reg~6848_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6848_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6848 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N13
dffeas \mem1|mem_reg~2839 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6848_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2839 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2839 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N27
dffeas \mem1|mem_reg~2903 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2903 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2903 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~5349 (
// Equation(s):
// \mem1|mem_reg~5349_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~2903_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~2839_q ))))

	.dataa(\mem1|mem_reg~2839_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2903_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5349_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5349 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~5349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~5350 (
// Equation(s):
// \mem1|mem_reg~5350_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5349_combout  & ((\mem1|mem_reg~3031_q ))) # (!\mem1|mem_reg~5349_combout  & (\mem1|mem_reg~2967_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5349_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2967_q ),
	.datac(\mem1|mem_reg~3031_q ),
	.datad(\mem1|mem_reg~5349_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5350_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5350 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~343feeder (
// Equation(s):
// \mem1|mem_reg~343feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~343feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~343feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~343feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N3
dffeas \mem1|mem_reg~343 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~343 .is_wysiwyg = "true";
defparam \mem1|mem_reg~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \mem1|mem_reg~471 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~471 .is_wysiwyg = "true";
defparam \mem1|mem_reg~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~407feeder (
// Equation(s):
// \mem1|mem_reg~407feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~407feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~407feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~407feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N23
dffeas \mem1|mem_reg~407 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~407 .is_wysiwyg = "true";
defparam \mem1|mem_reg~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N17
dffeas \mem1|mem_reg~279 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~279 .is_wysiwyg = "true";
defparam \mem1|mem_reg~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~5346 (
// Equation(s):
// \mem1|mem_reg~5346_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~407_q ) # ((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~279_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~407_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~279_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5346_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5346 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~5347 (
// Equation(s):
// \mem1|mem_reg~5347_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5346_combout  & ((\mem1|mem_reg~471_q ))) # (!\mem1|mem_reg~5346_combout  & (\mem1|mem_reg~343_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5346_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~343_q ),
	.datac(\mem1|mem_reg~471_q ),
	.datad(\mem1|mem_reg~5346_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5347_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5347 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~919feeder (
// Equation(s):
// \mem1|mem_reg~919feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~919feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~919feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~919feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \mem1|mem_reg~919 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~919feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~919 .is_wysiwyg = "true";
defparam \mem1|mem_reg~919 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N9
dffeas \mem1|mem_reg~983 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~983 .is_wysiwyg = "true";
defparam \mem1|mem_reg~983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~855feeder (
// Equation(s):
// \mem1|mem_reg~855feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~855feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~855feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~855feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N9
dffeas \mem1|mem_reg~855 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~855feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~855 .is_wysiwyg = "true";
defparam \mem1|mem_reg~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N7
dffeas \mem1|mem_reg~791 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~791 .is_wysiwyg = "true";
defparam \mem1|mem_reg~791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~5344 (
// Equation(s):
// \mem1|mem_reg~5344_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~855_q ) # ((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~791_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~855_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~791_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5344_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5344 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~5345 (
// Equation(s):
// \mem1|mem_reg~5345_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5344_combout  & ((\mem1|mem_reg~983_q ))) # (!\mem1|mem_reg~5344_combout  & (\mem1|mem_reg~919_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5344_combout ))))

	.dataa(\mem1|mem_reg~919_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~983_q ),
	.datad(\mem1|mem_reg~5344_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5345_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5345 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \mem1|mem_reg~5348 (
// Equation(s):
// \mem1|mem_reg~5348_combout  = (\addr[5]~6_combout  & (((\addr[7]~1_combout ) # (\mem1|mem_reg~5345_combout )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5347_combout  & (!\addr[7]~1_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5347_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~5345_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5348_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5348 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~5348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~5351 (
// Equation(s):
// \mem1|mem_reg~5351_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5348_combout  & ((\mem1|mem_reg~5350_combout ))) # (!\mem1|mem_reg~5348_combout  & (\mem1|mem_reg~5343_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5348_combout ))))

	.dataa(\mem1|mem_reg~5343_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5350_combout ),
	.datad(\mem1|mem_reg~5348_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5351_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5351 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \mem1|mem_reg~5362 (
// Equation(s):
// \mem1|mem_reg~5362_combout  = (\addr[4]~4_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~5351_combout )))) # (!\addr[4]~4_combout  & (!\addr[6]~8_combout  & (\mem1|mem_reg~5361_combout )))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5361_combout ),
	.datad(\mem1|mem_reg~5351_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5362_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5362 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~5362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~3735feeder (
// Equation(s):
// \mem1|mem_reg~3735feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3735feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3735feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3735feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \mem1|mem_reg~3735 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3735 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3735 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~6843 (
// Equation(s):
// \mem1|mem_reg~6843_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6843_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6843 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N13
dffeas \mem1|mem_reg~3671 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6843_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3671 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3671 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~6844 (
// Equation(s):
// \mem1|mem_reg~6844_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6844_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6844 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N15
dffeas \mem1|mem_reg~3607 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6844_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3607 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3607 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~5339 (
// Equation(s):
// \mem1|mem_reg~5339_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3671_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~3607_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3671_q ),
	.datab(\mem1|mem_reg~3607_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5339_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5339 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N17
dffeas \mem1|mem_reg~3799 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3799 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3799 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~5340 (
// Equation(s):
// \mem1|mem_reg~5340_combout  = (\mem1|mem_reg~5339_combout  & (((\mem1|mem_reg~3799_q ) # (!\addr[3]~10_combout )))) # (!\mem1|mem_reg~5339_combout  & (\mem1|mem_reg~3735_q  & ((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3735_q ),
	.datab(\mem1|mem_reg~5339_combout ),
	.datac(\mem1|mem_reg~3799_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5340_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5340 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~5340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~6840 (
// Equation(s):
// \mem1|mem_reg~6840_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6840_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6840 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N7
dffeas \mem1|mem_reg~3159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6840_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3159 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3159 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N27
dffeas \mem1|mem_reg~3287 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3287 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~6842 (
// Equation(s):
// \mem1|mem_reg~6842_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6842_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6842 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N3
dffeas \mem1|mem_reg~3095 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6842_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3095_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3095 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3095 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~6841 (
// Equation(s):
// \mem1|mem_reg~6841_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6841_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6841 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N3
dffeas \mem1|mem_reg~3223 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6841_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3223 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~5334 (
// Equation(s):
// \mem1|mem_reg~5334_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & ((!\mem1|mem_reg~3223_q ))) # (!\addr[3]~10_combout  & (!\mem1|mem_reg~3095_q ))))

	.dataa(\mem1|mem_reg~3095_q ),
	.datab(\mem1|mem_reg~3223_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5334_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5334 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~5335 (
// Equation(s):
// \mem1|mem_reg~5335_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5334_combout  & ((\mem1|mem_reg~3287_q ))) # (!\mem1|mem_reg~5334_combout  & (!\mem1|mem_reg~3159_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5334_combout ))))

	.dataa(\mem1|mem_reg~3159_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3287_q ),
	.datad(\mem1|mem_reg~5334_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5335_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5335 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~5335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~1111feeder (
// Equation(s):
// \mem1|mem_reg~1111feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1111feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N19
dffeas \mem1|mem_reg~1111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1111 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1111 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N19
dffeas \mem1|mem_reg~1239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1239 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~1175feeder (
// Equation(s):
// \mem1|mem_reg~1175feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1175feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N19
dffeas \mem1|mem_reg~1175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1175 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1175 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N13
dffeas \mem1|mem_reg~1047 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1047 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1047 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~5336 (
// Equation(s):
// \mem1|mem_reg~5336_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~1175_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~1047_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1175_q ),
	.datac(\mem1|mem_reg~1047_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5336_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5336 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~5337 (
// Equation(s):
// \mem1|mem_reg~5337_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5336_combout  & ((\mem1|mem_reg~1239_q ))) # (!\mem1|mem_reg~5336_combout  & (\mem1|mem_reg~1111_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5336_combout ))))

	.dataa(\mem1|mem_reg~1111_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1239_q ),
	.datad(\mem1|mem_reg~5336_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5337_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5337 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~5338 (
// Equation(s):
// \mem1|mem_reg~5338_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5335_combout ) # ((\addr[5]~6_combout )))) # (!\addr[7]~1_combout  & (((!\addr[5]~6_combout  & \mem1|mem_reg~5337_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5335_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5337_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5338_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5338 .lut_mask = 16'hADA8;
defparam \mem1|mem_reg~5338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~1751feeder (
// Equation(s):
// \mem1|mem_reg~1751feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1751feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1751feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1751feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N21
dffeas \mem1|mem_reg~1751 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1751 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1751 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y15_N9
dffeas \mem1|mem_reg~1687 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1687 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~1623feeder (
// Equation(s):
// \mem1|mem_reg~1623feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1623feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1623feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1623feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N31
dffeas \mem1|mem_reg~1623 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1623feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1623 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1623 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N27
dffeas \mem1|mem_reg~1559 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1559 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~5332 (
// Equation(s):
// \mem1|mem_reg~5332_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~1623_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~1559_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1623_q ),
	.datac(\mem1|mem_reg~1559_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5332_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5332 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~5333 (
// Equation(s):
// \mem1|mem_reg~5333_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5332_combout  & (\mem1|mem_reg~1751_q )) # (!\mem1|mem_reg~5332_combout  & ((\mem1|mem_reg~1687_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5332_combout ))))

	.dataa(\mem1|mem_reg~1751_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1687_q ),
	.datad(\mem1|mem_reg~5332_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5333_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5333 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~5341 (
// Equation(s):
// \mem1|mem_reg~5341_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5338_combout  & (\mem1|mem_reg~5340_combout )) # (!\mem1|mem_reg~5338_combout  & ((\mem1|mem_reg~5333_combout ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~5338_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5340_combout ),
	.datac(\mem1|mem_reg~5338_combout ),
	.datad(\mem1|mem_reg~5333_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5341_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5341 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~5341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \mem1|mem_reg~5373 (
// Equation(s):
// \mem1|mem_reg~5373_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5362_combout  & (\mem1|mem_reg~5372_combout )) # (!\mem1|mem_reg~5362_combout  & ((\mem1|mem_reg~5341_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5362_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5372_combout ),
	.datac(\mem1|mem_reg~5362_combout ),
	.datad(\mem1|mem_reg~5341_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5373_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5373 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~5373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~2119feeder (
// Equation(s):
// \mem1|mem_reg~2119feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2119feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \mem1|mem_reg~2119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2119 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2119 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \mem1|mem_reg~2247 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2247 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~2183feeder (
// Equation(s):
// \mem1|mem_reg~2183feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2183feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \mem1|mem_reg~2183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2183 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2183 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \mem1|mem_reg~2055 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2055 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2055 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~5378 (
// Equation(s):
// \mem1|mem_reg~5378_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~2183_q ) # ((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~2055_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~2183_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2055_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5378_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5378 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~5379 (
// Equation(s):
// \mem1|mem_reg~5379_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5378_combout  & ((\mem1|mem_reg~2247_q ))) # (!\mem1|mem_reg~5378_combout  & (\mem1|mem_reg~2119_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5378_combout ))))

	.dataa(\mem1|mem_reg~2119_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2247_q ),
	.datad(\mem1|mem_reg~5378_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5379_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5379 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~6859 (
// Equation(s):
// \mem1|mem_reg~6859_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6859_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6859 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \mem1|mem_reg~3207 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6859_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3207 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~6862 (
// Equation(s):
// \mem1|mem_reg~6862_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6862_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6862 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \mem1|mem_reg~3271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6862_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3271 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~6860 (
// Equation(s):
// \mem1|mem_reg~6860_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6860_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6860 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \mem1|mem_reg~3143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6860_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3143 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~6861 (
// Equation(s):
// \mem1|mem_reg~6861_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6861_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6861 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \mem1|mem_reg~3079 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6861_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3079_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3079 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3079 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~5376 (
// Equation(s):
// \mem1|mem_reg~5376_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3143_q ))) # (!\addr[2]~12_combout  & (((!\addr[3]~10_combout  & !\mem1|mem_reg~3079_q ))))

	.dataa(\mem1|mem_reg~3143_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~3079_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5376_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5376 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~5376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~5377 (
// Equation(s):
// \mem1|mem_reg~5377_combout  = (\mem1|mem_reg~5376_combout  & (((!\addr[3]~10_combout ) # (!\mem1|mem_reg~3271_q )))) # (!\mem1|mem_reg~5376_combout  & (!\mem1|mem_reg~3207_q  & ((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3207_q ),
	.datab(\mem1|mem_reg~3271_q ),
	.datac(\mem1|mem_reg~5376_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5377_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5377 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~5377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~5380 (
// Equation(s):
// \mem1|mem_reg~5380_combout  = (\addr[4]~4_combout  & (((\addr[6]~8_combout )))) # (!\addr[4]~4_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~5377_combout ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~5379_combout ))))

	.dataa(\mem1|mem_reg~5379_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~5377_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5380_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5380 .lut_mask = 16'hF2C2;
defparam \mem1|mem_reg~5380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~6863 (
// Equation(s):
// \mem1|mem_reg~6863_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6863_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6863 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \mem1|mem_reg~3527 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6863_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3527 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3527 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \mem1|mem_reg~3463 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3463 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3463 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~3399feeder (
// Equation(s):
// \mem1|mem_reg~3399feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3399feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3399feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3399feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N9
dffeas \mem1|mem_reg~3399 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3399 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3399 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \mem1|mem_reg~3335 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3335 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~5381 (
// Equation(s):
// \mem1|mem_reg~5381_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~3399_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~3335_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3399_q ),
	.datac(\mem1|mem_reg~3335_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5381_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5381 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~5382 (
// Equation(s):
// \mem1|mem_reg~5382_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5381_combout  & (!\mem1|mem_reg~3527_q )) # (!\mem1|mem_reg~5381_combout  & ((\mem1|mem_reg~3463_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5381_combout ))))

	.dataa(\mem1|mem_reg~3527_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3463_q ),
	.datad(\mem1|mem_reg~5381_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5382_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5382 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~5382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \mem1|mem_reg~6856 (
// Equation(s):
// \mem1|mem_reg~6856_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6856_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6856 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \mem1|mem_reg~2375 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6856_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2375 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2375 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N9
dffeas \mem1|mem_reg~2503 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2503 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2503 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~6858 (
// Equation(s):
// \mem1|mem_reg~6858_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6858_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6858 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \mem1|mem_reg~2311 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6858_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2311 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \mem1|mem_reg~6857 (
// Equation(s):
// \mem1|mem_reg~6857_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6857_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6857 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \mem1|mem_reg~2439 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6857_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2439 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2439 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \mem1|mem_reg~5374 (
// Equation(s):
// \mem1|mem_reg~5374_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & ((!\mem1|mem_reg~2439_q ))) # (!\addr[3]~10_combout  & (!\mem1|mem_reg~2311_q ))))

	.dataa(\mem1|mem_reg~2311_q ),
	.datab(\mem1|mem_reg~2439_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5374_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5374 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \mem1|mem_reg~5375 (
// Equation(s):
// \mem1|mem_reg~5375_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5374_combout  & ((\mem1|mem_reg~2503_q ))) # (!\mem1|mem_reg~5374_combout  & (!\mem1|mem_reg~2375_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5374_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2375_q ),
	.datac(\mem1|mem_reg~2503_q ),
	.datad(\mem1|mem_reg~5374_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5375_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5375 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~5383 (
// Equation(s):
// \mem1|mem_reg~5383_combout  = (\mem1|mem_reg~5380_combout  & ((\mem1|mem_reg~5382_combout ) # ((!\addr[4]~4_combout )))) # (!\mem1|mem_reg~5380_combout  & (((\mem1|mem_reg~5375_combout  & \addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~5380_combout ),
	.datab(\mem1|mem_reg~5382_combout ),
	.datac(\mem1|mem_reg~5375_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5383_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5383 .lut_mask = 16'hD8AA;
defparam \mem1|mem_reg~5383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \mem1|mem_reg~1415feeder (
// Equation(s):
// \mem1|mem_reg~1415feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1415feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1415feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1415feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \mem1|mem_reg~1415 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1415 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1415 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y16_N19
dffeas \mem1|mem_reg~1479 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1479 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~1351feeder (
// Equation(s):
// \mem1|mem_reg~1351feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1351feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1351feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1351feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N5
dffeas \mem1|mem_reg~1351 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1351 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1351 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y16_N25
dffeas \mem1|mem_reg~1287 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1287 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~5401 (
// Equation(s):
// \mem1|mem_reg~5401_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~1351_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~1287_q )))))

	.dataa(\mem1|mem_reg~1351_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1287_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5401_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5401 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~5402 (
// Equation(s):
// \mem1|mem_reg~5402_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5401_combout  & ((\mem1|mem_reg~1479_q ))) # (!\mem1|mem_reg~5401_combout  & (\mem1|mem_reg~1415_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5401_combout ))))

	.dataa(\mem1|mem_reg~1415_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1479_q ),
	.datad(\mem1|mem_reg~5401_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5402_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5402 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~1159feeder (
// Equation(s):
// \mem1|mem_reg~1159feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1159feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1159feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1159feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N9
dffeas \mem1|mem_reg~1159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1159 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1159 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N31
dffeas \mem1|mem_reg~1223 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1223 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~1095feeder (
// Equation(s):
// \mem1|mem_reg~1095feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1095feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1095feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1095feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N19
dffeas \mem1|mem_reg~1095 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1095feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1095_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1095 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1095 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N21
dffeas \mem1|mem_reg~1031 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1031 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1031 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N20
cycloneive_lcell_comb \mem1|mem_reg~5394 (
// Equation(s):
// \mem1|mem_reg~5394_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~1095_q ) # ((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~1031_q  & !\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1095_q ),
	.datac(\mem1|mem_reg~1031_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5394_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5394 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N30
cycloneive_lcell_comb \mem1|mem_reg~5395 (
// Equation(s):
// \mem1|mem_reg~5395_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5394_combout  & ((\mem1|mem_reg~1223_q ))) # (!\mem1|mem_reg~5394_combout  & (\mem1|mem_reg~1159_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5394_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1159_q ),
	.datac(\mem1|mem_reg~1223_q ),
	.datad(\mem1|mem_reg~5394_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5395_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5395 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~6864 (
// Equation(s):
// \mem1|mem_reg~6864_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6864_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6864 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \mem1|mem_reg~263 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6864_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~263 .is_wysiwyg = "true";
defparam \mem1|mem_reg~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \mem1|mem_reg~391 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~391 .is_wysiwyg = "true";
defparam \mem1|mem_reg~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \mem1|mem_reg~455feeder (
// Equation(s):
// \mem1|mem_reg~455feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~455feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~455feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~455feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \mem1|mem_reg~455 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~455 .is_wysiwyg = "true";
defparam \mem1|mem_reg~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N3
dffeas \mem1|mem_reg~327 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~327 .is_wysiwyg = "true";
defparam \mem1|mem_reg~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \mem1|mem_reg~5396 (
// Equation(s):
// \mem1|mem_reg~5396_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~455_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~327_q ))))) # (!\addr[2]~12_combout  & (((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~455_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~327_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5396_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5396 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~5397 (
// Equation(s):
// \mem1|mem_reg~5397_combout  = (\addr[2]~12_combout  & (((\mem1|mem_reg~5396_combout )))) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~5396_combout  & ((\mem1|mem_reg~391_q ))) # (!\mem1|mem_reg~5396_combout  & (!\mem1|mem_reg~263_q ))))

	.dataa(\mem1|mem_reg~263_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~391_q ),
	.datad(\mem1|mem_reg~5396_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5397_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5397 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~5397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~135feeder (
// Equation(s):
// \mem1|mem_reg~135feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~135feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~135feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~135feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \mem1|mem_reg~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~135 .is_wysiwyg = "true";
defparam \mem1|mem_reg~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \mem1|mem_reg~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~7 .is_wysiwyg = "true";
defparam \mem1|mem_reg~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \mem1|mem_reg~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~71 .is_wysiwyg = "true";
defparam \mem1|mem_reg~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~199feeder (
// Equation(s):
// \mem1|mem_reg~199feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~199feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~199feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~199feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \mem1|mem_reg~199 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~199 .is_wysiwyg = "true";
defparam \mem1|mem_reg~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~5398 (
// Equation(s):
// \mem1|mem_reg~5398_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout  & ((\mem1|mem_reg~199_q ))) # (!\addr[3]~10_combout  & (\mem1|mem_reg~71_q )))) # (!\addr[2]~12_combout  & (\addr[3]~10_combout ))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~71_q ),
	.datad(\mem1|mem_reg~199_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5398_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5398 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~5398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~5399 (
// Equation(s):
// \mem1|mem_reg~5399_combout  = (\addr[2]~12_combout  & (((\mem1|mem_reg~5398_combout )))) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~5398_combout  & (\mem1|mem_reg~135_q )) # (!\mem1|mem_reg~5398_combout  & ((\mem1|mem_reg~7_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~135_q ),
	.datac(\mem1|mem_reg~7_q ),
	.datad(\mem1|mem_reg~5398_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5399_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5399 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~5400 (
// Equation(s):
// \mem1|mem_reg~5400_combout  = (\addr[6]~8_combout  & (\addr[4]~4_combout )) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~5397_combout )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~5399_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5397_combout ),
	.datad(\mem1|mem_reg~5399_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5400_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5400 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~5400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~5403 (
// Equation(s):
// \mem1|mem_reg~5403_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5400_combout  & (\mem1|mem_reg~5402_combout )) # (!\mem1|mem_reg~5400_combout  & ((\mem1|mem_reg~5395_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5400_combout ))))

	.dataa(\mem1|mem_reg~5402_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5395_combout ),
	.datad(\mem1|mem_reg~5400_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5403_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5403 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~1671feeder (
// Equation(s):
// \mem1|mem_reg~1671feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1671feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1671feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1671feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N25
dffeas \mem1|mem_reg~1671 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1671 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1671 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y16_N27
dffeas \mem1|mem_reg~1735 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1735 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1735 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~1607feeder (
// Equation(s):
// \mem1|mem_reg~1607feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1607feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1607feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1607feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N13
dffeas \mem1|mem_reg~1607 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1607 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1607 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y16_N1
dffeas \mem1|mem_reg~1543 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1543 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1543 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~5384 (
// Equation(s):
// \mem1|mem_reg~5384_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~1607_q ) # ((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~1543_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1607_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1543_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5384_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5384 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~5385 (
// Equation(s):
// \mem1|mem_reg~5385_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5384_combout  & ((\mem1|mem_reg~1735_q ))) # (!\mem1|mem_reg~5384_combout  & (\mem1|mem_reg~1671_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5384_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1671_q ),
	.datac(\mem1|mem_reg~1735_q ),
	.datad(\mem1|mem_reg~5384_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5385_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5385 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \mem1|mem_reg~1927feeder (
// Equation(s):
// \mem1|mem_reg~1927feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1927feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1927feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1927feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \mem1|mem_reg~1927 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1927feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1927 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1927 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N7
dffeas \mem1|mem_reg~1991 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1991 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~1863feeder (
// Equation(s):
// \mem1|mem_reg~1863feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1863feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1863feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1863feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N11
dffeas \mem1|mem_reg~1863 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1863 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1863 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N13
dffeas \mem1|mem_reg~1799 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1799 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1799 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~5391 (
// Equation(s):
// \mem1|mem_reg~5391_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~1863_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~1799_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1863_q ),
	.datac(\mem1|mem_reg~1799_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5391_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5391 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~5392 (
// Equation(s):
// \mem1|mem_reg~5392_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5391_combout  & ((\mem1|mem_reg~1991_q ))) # (!\mem1|mem_reg~5391_combout  & (\mem1|mem_reg~1927_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5391_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1927_q ),
	.datac(\mem1|mem_reg~1991_q ),
	.datad(\mem1|mem_reg~5391_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5392_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5392 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~647feeder (
// Equation(s):
// \mem1|mem_reg~647feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~647feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~647feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~647feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \mem1|mem_reg~647 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~647 .is_wysiwyg = "true";
defparam \mem1|mem_reg~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \mem1|mem_reg~519 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5761_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~519 .is_wysiwyg = "true";
defparam \mem1|mem_reg~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~5388 (
// Equation(s):
// \mem1|mem_reg~5388_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~647_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~519_q )))))

	.dataa(\mem1|mem_reg~647_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~519_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5388_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5388 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \mem1|mem_reg~711 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~711 .is_wysiwyg = "true";
defparam \mem1|mem_reg~711 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~583feeder (
// Equation(s):
// \mem1|mem_reg~583feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~583feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~583feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~583feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \mem1|mem_reg~583 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~583feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~583 .is_wysiwyg = "true";
defparam \mem1|mem_reg~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~5389 (
// Equation(s):
// \mem1|mem_reg~5389_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5388_combout  & (\mem1|mem_reg~711_q )) # (!\mem1|mem_reg~5388_combout  & ((\mem1|mem_reg~583_q ))))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~5388_combout ))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~5388_combout ),
	.datac(\mem1|mem_reg~711_q ),
	.datad(\mem1|mem_reg~583_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5389_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5389 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~5389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~839feeder (
// Equation(s):
// \mem1|mem_reg~839feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~839feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~839feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~839feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \mem1|mem_reg~839 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~839feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~839 .is_wysiwyg = "true";
defparam \mem1|mem_reg~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \mem1|mem_reg~967 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~967 .is_wysiwyg = "true";
defparam \mem1|mem_reg~967 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~903feeder (
// Equation(s):
// \mem1|mem_reg~903feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~903feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~903feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~903feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N25
dffeas \mem1|mem_reg~903 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~903feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~903 .is_wysiwyg = "true";
defparam \mem1|mem_reg~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N27
dffeas \mem1|mem_reg~775 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~775 .is_wysiwyg = "true";
defparam \mem1|mem_reg~775 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~5386 (
// Equation(s):
// \mem1|mem_reg~5386_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~903_q ) # ((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~775_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~903_q ),
	.datac(\mem1|mem_reg~775_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5386_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5386 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~5387 (
// Equation(s):
// \mem1|mem_reg~5387_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5386_combout  & ((\mem1|mem_reg~967_q ))) # (!\mem1|mem_reg~5386_combout  & (\mem1|mem_reg~839_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5386_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~839_q ),
	.datac(\mem1|mem_reg~967_q ),
	.datad(\mem1|mem_reg~5386_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5387_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5387 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~5390 (
// Equation(s):
// \mem1|mem_reg~5390_combout  = (\addr[6]~8_combout  & (((\addr[4]~4_combout )))) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~5387_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~5389_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5389_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5387_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5390_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5390 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~5393 (
// Equation(s):
// \mem1|mem_reg~5393_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5390_combout  & ((\mem1|mem_reg~5392_combout ))) # (!\mem1|mem_reg~5390_combout  & (\mem1|mem_reg~5385_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5390_combout ))))

	.dataa(\mem1|mem_reg~5385_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5392_combout ),
	.datad(\mem1|mem_reg~5390_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5393_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5393 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~5404 (
// Equation(s):
// \mem1|mem_reg~5404_combout  = (\addr[5]~6_combout  & (((\addr[7]~1_combout ) # (\mem1|mem_reg~5393_combout )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5403_combout  & (!\addr[7]~1_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5403_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~5393_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5404_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5404 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~5404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~6870 (
// Equation(s):
// \mem1|mem_reg~6870_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6870_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6870 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \mem1|mem_reg~3975 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6870_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3975 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \mem1|mem_reg~6872 (
// Equation(s):
// \mem1|mem_reg~6872_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6872_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6872 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \mem1|mem_reg~4039 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6872_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4039 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4039 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~6871 (
// Equation(s):
// \mem1|mem_reg~6871_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6871_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6871 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \mem1|mem_reg~3911 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6871_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3911 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3911 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \mem1|mem_reg~3847 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3847 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3847 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~5412 (
// Equation(s):
// \mem1|mem_reg~5412_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3911_q ))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~3847_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3911_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3847_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5412_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5412 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~5412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~5413 (
// Equation(s):
// \mem1|mem_reg~5413_combout  = (\mem1|mem_reg~5412_combout  & (((!\addr[3]~10_combout ) # (!\mem1|mem_reg~4039_q )))) # (!\mem1|mem_reg~5412_combout  & (!\mem1|mem_reg~3975_q  & ((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3975_q ),
	.datab(\mem1|mem_reg~4039_q ),
	.datac(\mem1|mem_reg~5412_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5413_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5413 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~5413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \mem1|mem_reg~2951 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2951 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2951 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~6865 (
// Equation(s):
// \mem1|mem_reg~6865_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6865_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6865 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \mem1|mem_reg~2823 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6865_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2823 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~5405 (
// Equation(s):
// \mem1|mem_reg~5405_combout  = (\addr[2]~12_combout  & (\addr[3]~10_combout )) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~2951_q )) # (!\addr[3]~10_combout  & ((!\mem1|mem_reg~2823_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2951_q ),
	.datad(\mem1|mem_reg~2823_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5405_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5405 .lut_mask = 16'hC8D9;
defparam \mem1|mem_reg~5405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~2887feeder (
// Equation(s):
// \mem1|mem_reg~2887feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2887feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2887feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2887feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \mem1|mem_reg~2887 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2887feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2887 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2887 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \mem1|mem_reg~3015 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3015 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~5406 (
// Equation(s):
// \mem1|mem_reg~5406_combout  = (\mem1|mem_reg~5405_combout  & (((\mem1|mem_reg~3015_q ) # (!\addr[2]~12_combout )))) # (!\mem1|mem_reg~5405_combout  & (\mem1|mem_reg~2887_q  & ((\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~5405_combout ),
	.datab(\mem1|mem_reg~2887_q ),
	.datac(\mem1|mem_reg~3015_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5406_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5406 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~5406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \mem1|mem_reg~2567 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2567 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~6868 (
// Equation(s):
// \mem1|mem_reg~6868_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6868_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6868 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \mem1|mem_reg~2695 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6868_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2695 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \mem1|mem_reg~5409 (
// Equation(s):
// \mem1|mem_reg~5409_combout  = (\addr[3]~10_combout  & ((\addr[2]~12_combout ) # ((!\mem1|mem_reg~2695_q )))) # (!\addr[3]~10_combout  & (!\addr[2]~12_combout  & (\mem1|mem_reg~2567_q )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2567_q ),
	.datad(\mem1|mem_reg~2695_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5409_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5409 .lut_mask = 16'h98BA;
defparam \mem1|mem_reg~5409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N5
dffeas \mem1|mem_reg~2631 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2631 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2631 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~6869 (
// Equation(s):
// \mem1|mem_reg~6869_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6869_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6869 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N1
dffeas \mem1|mem_reg~2759 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6869_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2759 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2759 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \mem1|mem_reg~5410 (
// Equation(s):
// \mem1|mem_reg~5410_combout  = (\mem1|mem_reg~5409_combout  & (((!\mem1|mem_reg~2759_q )) # (!\addr[2]~12_combout ))) # (!\mem1|mem_reg~5409_combout  & (\addr[2]~12_combout  & (\mem1|mem_reg~2631_q )))

	.dataa(\mem1|mem_reg~5409_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2631_q ),
	.datad(\mem1|mem_reg~2759_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5410_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5410 .lut_mask = 16'h62EA;
defparam \mem1|mem_reg~5410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~3719feeder (
// Equation(s):
// \mem1|mem_reg~3719feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3719feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3719feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3719feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N9
dffeas \mem1|mem_reg~3719 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3719 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3719 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \mem1|mem_reg~3783 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3783 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3783 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~6867 (
// Equation(s):
// \mem1|mem_reg~6867_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6867_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6867 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \mem1|mem_reg~3591 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6867_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3591 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~6866 (
// Equation(s):
// \mem1|mem_reg~6866_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6866_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6866 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \mem1|mem_reg~3655 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6866_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3655 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3655 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~5407 (
// Equation(s):
// \mem1|mem_reg~5407_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~3655_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3591_q ))))

	.dataa(\mem1|mem_reg~3591_q ),
	.datab(\mem1|mem_reg~3655_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5407_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5407 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N6
cycloneive_lcell_comb \mem1|mem_reg~5408 (
// Equation(s):
// \mem1|mem_reg~5408_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5407_combout  & ((\mem1|mem_reg~3783_q ))) # (!\mem1|mem_reg~5407_combout  & (\mem1|mem_reg~3719_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5407_combout ))))

	.dataa(\mem1|mem_reg~3719_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3783_q ),
	.datad(\mem1|mem_reg~5407_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5408_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5408 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~5411 (
// Equation(s):
// \mem1|mem_reg~5411_combout  = (\addr[4]~4_combout  & (((\addr[6]~8_combout )))) # (!\addr[4]~4_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~5408_combout ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~5410_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5410_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~5408_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5411_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5411 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~5414 (
// Equation(s):
// \mem1|mem_reg~5414_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5411_combout  & (\mem1|mem_reg~5413_combout )) # (!\mem1|mem_reg~5411_combout  & ((\mem1|mem_reg~5406_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5411_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5413_combout ),
	.datac(\mem1|mem_reg~5406_combout ),
	.datad(\mem1|mem_reg~5411_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5414_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5414 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~5415 (
// Equation(s):
// \mem1|mem_reg~5415_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5404_combout  & ((\mem1|mem_reg~5414_combout ))) # (!\mem1|mem_reg~5404_combout  & (\mem1|mem_reg~5383_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5404_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5383_combout ),
	.datac(\mem1|mem_reg~5404_combout ),
	.datad(\mem1|mem_reg~5414_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5415_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5415 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~5415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \mem1|mem_reg~5416 (
// Equation(s):
// \mem1|mem_reg~5416_combout  = (\addr[1]~14_combout  & (\addr[0]~16_combout )) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (\mem1|mem_reg~5373_combout )) # (!\addr[0]~16_combout  & ((\mem1|mem_reg~5415_combout )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~5373_combout ),
	.datad(\mem1|mem_reg~5415_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5416_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5416 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~5416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~1447feeder (
// Equation(s):
// \mem1|mem_reg~1447feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1447feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1447feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1447feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N25
dffeas \mem1|mem_reg~1447 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1447 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1447 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N3
dffeas \mem1|mem_reg~1511 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1511 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1511 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N5
dffeas \mem1|mem_reg~1319 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1319 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~1383feeder (
// Equation(s):
// \mem1|mem_reg~1383feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1383feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1383feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1383feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N3
dffeas \mem1|mem_reg~1383 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1383feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1383 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneive_lcell_comb \mem1|mem_reg~5317 (
// Equation(s):
// \mem1|mem_reg~5317_combout  = (\addr[3]~10_combout  & (\addr[2]~12_combout )) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~1383_q ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~1319_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1319_q ),
	.datad(\mem1|mem_reg~1383_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5317_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5317 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~5317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~5318 (
// Equation(s):
// \mem1|mem_reg~5318_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5317_combout  & ((\mem1|mem_reg~1511_q ))) # (!\mem1|mem_reg~5317_combout  & (\mem1|mem_reg~1447_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5317_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1447_q ),
	.datac(\mem1|mem_reg~1511_q ),
	.datad(\mem1|mem_reg~5317_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5318_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5318 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~1255feeder (
// Equation(s):
// \mem1|mem_reg~1255feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1255feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1255feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1255feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N11
dffeas \mem1|mem_reg~1255 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1255 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1255 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N3
dffeas \mem1|mem_reg~1191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1191 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~1127feeder (
// Equation(s):
// \mem1|mem_reg~1127feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1127feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N23
dffeas \mem1|mem_reg~1127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1127 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1127 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \mem1|mem_reg~1063 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1063 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1063 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~5310 (
// Equation(s):
// \mem1|mem_reg~5310_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~1127_q ) # ((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~1063_q  & !\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1127_q ),
	.datac(\mem1|mem_reg~1063_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5310_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5310 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~5311 (
// Equation(s):
// \mem1|mem_reg~5311_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5310_combout  & (\mem1|mem_reg~1255_q )) # (!\mem1|mem_reg~5310_combout  & ((\mem1|mem_reg~1191_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5310_combout ))))

	.dataa(\mem1|mem_reg~1255_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1191_q ),
	.datad(\mem1|mem_reg~5310_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5311_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5311 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~423feeder (
// Equation(s):
// \mem1|mem_reg~423feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~423feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N9
dffeas \mem1|mem_reg~423 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~423 .is_wysiwyg = "true";
defparam \mem1|mem_reg~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N3
dffeas \mem1|mem_reg~295 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~295 .is_wysiwyg = "true";
defparam \mem1|mem_reg~295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cycloneive_lcell_comb \mem1|mem_reg~5312 (
// Equation(s):
// \mem1|mem_reg~5312_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~423_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~295_q )))))

	.dataa(\mem1|mem_reg~423_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~295_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5312_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5312 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N24
cycloneive_lcell_comb \mem1|mem_reg~359feeder (
// Equation(s):
// \mem1|mem_reg~359feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~359feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~359feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~359feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N25
dffeas \mem1|mem_reg~359 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~359 .is_wysiwyg = "true";
defparam \mem1|mem_reg~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N13
dffeas \mem1|mem_reg~487 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~487 .is_wysiwyg = "true";
defparam \mem1|mem_reg~487 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneive_lcell_comb \mem1|mem_reg~5313 (
// Equation(s):
// \mem1|mem_reg~5313_combout  = (\mem1|mem_reg~5312_combout  & (((\mem1|mem_reg~487_q ) # (!\addr[2]~12_combout )))) # (!\mem1|mem_reg~5312_combout  & (\mem1|mem_reg~359_q  & ((\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~5312_combout ),
	.datab(\mem1|mem_reg~359_q ),
	.datac(\mem1|mem_reg~487_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5313_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5313 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~5313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~6831 (
// Equation(s):
// \mem1|mem_reg~6831_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6831_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6831 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \mem1|mem_reg~231 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6831_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~231 .is_wysiwyg = "true";
defparam \mem1|mem_reg~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N21
dffeas \mem1|mem_reg~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~103 .is_wysiwyg = "true";
defparam \mem1|mem_reg~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~167feeder (
// Equation(s):
// \mem1|mem_reg~167feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~167feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N15
dffeas \mem1|mem_reg~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~167 .is_wysiwyg = "true";
defparam \mem1|mem_reg~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N13
dffeas \mem1|mem_reg~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~39 .is_wysiwyg = "true";
defparam \mem1|mem_reg~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~5314 (
// Equation(s):
// \mem1|mem_reg~5314_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~167_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~39_q )))))

	.dataa(\mem1|mem_reg~167_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~39_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5314_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5314 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneive_lcell_comb \mem1|mem_reg~5315 (
// Equation(s):
// \mem1|mem_reg~5315_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5314_combout  & (!\mem1|mem_reg~231_q )) # (!\mem1|mem_reg~5314_combout  & ((\mem1|mem_reg~103_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5314_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~231_q ),
	.datac(\mem1|mem_reg~103_q ),
	.datad(\mem1|mem_reg~5314_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5315_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5315 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~5315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneive_lcell_comb \mem1|mem_reg~5316 (
// Equation(s):
// \mem1|mem_reg~5316_combout  = (\addr[6]~8_combout  & (((\addr[4]~4_combout )))) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~5313_combout )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~5315_combout )))))

	.dataa(\mem1|mem_reg~5313_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5315_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5316_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5316 .lut_mask = 16'hE3E0;
defparam \mem1|mem_reg~5316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~5319 (
// Equation(s):
// \mem1|mem_reg~5319_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5316_combout  & (\mem1|mem_reg~5318_combout )) # (!\mem1|mem_reg~5316_combout  & ((\mem1|mem_reg~5311_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5316_combout ))))

	.dataa(\mem1|mem_reg~5318_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5311_combout ),
	.datad(\mem1|mem_reg~5316_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5319_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5319 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~935feeder (
// Equation(s):
// \mem1|mem_reg~935feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~935feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~935feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~935feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \mem1|mem_reg~935 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~935feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~935 .is_wysiwyg = "true";
defparam \mem1|mem_reg~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N27
dffeas \mem1|mem_reg~807 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~807 .is_wysiwyg = "true";
defparam \mem1|mem_reg~807 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~5302 (
// Equation(s):
// \mem1|mem_reg~5302_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~935_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~807_q )))))

	.dataa(\mem1|mem_reg~935_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~807_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5302_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5302 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~871feeder (
// Equation(s):
// \mem1|mem_reg~871feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~871feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~871feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~871feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N17
dffeas \mem1|mem_reg~871 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~871 .is_wysiwyg = "true";
defparam \mem1|mem_reg~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N29
dffeas \mem1|mem_reg~999 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~999 .is_wysiwyg = "true";
defparam \mem1|mem_reg~999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~5303 (
// Equation(s):
// \mem1|mem_reg~5303_combout  = (\mem1|mem_reg~5302_combout  & (((\mem1|mem_reg~999_q ) # (!\addr[2]~12_combout )))) # (!\mem1|mem_reg~5302_combout  & (\mem1|mem_reg~871_q  & ((\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~5302_combout ),
	.datab(\mem1|mem_reg~871_q ),
	.datac(\mem1|mem_reg~999_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5303_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5303 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~5303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cycloneive_lcell_comb \mem1|mem_reg~615feeder (
// Equation(s):
// \mem1|mem_reg~615feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~615feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~615feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~615feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N21
dffeas \mem1|mem_reg~615 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~615feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~615 .is_wysiwyg = "true";
defparam \mem1|mem_reg~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N7
dffeas \mem1|mem_reg~743 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~743 .is_wysiwyg = "true";
defparam \mem1|mem_reg~743 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N10
cycloneive_lcell_comb \mem1|mem_reg~679feeder (
// Equation(s):
// \mem1|mem_reg~679feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~679feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~679feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~679feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N11
dffeas \mem1|mem_reg~679 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~679feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~679 .is_wysiwyg = "true";
defparam \mem1|mem_reg~679 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N13
dffeas \mem1|mem_reg~551 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~551 .is_wysiwyg = "true";
defparam \mem1|mem_reg~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N12
cycloneive_lcell_comb \mem1|mem_reg~5304 (
// Equation(s):
// \mem1|mem_reg~5304_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~679_q ) # ((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~551_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~679_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~551_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5304_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5304 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~5304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneive_lcell_comb \mem1|mem_reg~5305 (
// Equation(s):
// \mem1|mem_reg~5305_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5304_combout  & ((\mem1|mem_reg~743_q ))) # (!\mem1|mem_reg~5304_combout  & (\mem1|mem_reg~615_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5304_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~615_q ),
	.datac(\mem1|mem_reg~743_q ),
	.datad(\mem1|mem_reg~5304_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5305_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5305 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~5306 (
// Equation(s):
// \mem1|mem_reg~5306_combout  = (\addr[6]~8_combout  & (((\addr[4]~4_combout )))) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~5303_combout )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~5305_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5303_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5305_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5306_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5306 .lut_mask = 16'hE5E0;
defparam \mem1|mem_reg~5306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~1767feeder (
// Equation(s):
// \mem1|mem_reg~1767feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1767feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1767feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1767feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \mem1|mem_reg~1767 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1767feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1767 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1767 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N1
dffeas \mem1|mem_reg~1703 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1703 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1703 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~1639feeder (
// Equation(s):
// \mem1|mem_reg~1639feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1639feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1639feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1639feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N5
dffeas \mem1|mem_reg~1639 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1639feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1639 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1639 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N5
dffeas \mem1|mem_reg~1575 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1575 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~5300 (
// Equation(s):
// \mem1|mem_reg~5300_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~1639_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~1575_q )))))

	.dataa(\mem1|mem_reg~1639_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1575_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5300_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5300 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~5301 (
// Equation(s):
// \mem1|mem_reg~5301_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5300_combout  & (\mem1|mem_reg~1767_q )) # (!\mem1|mem_reg~5300_combout  & ((\mem1|mem_reg~1703_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5300_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1767_q ),
	.datac(\mem1|mem_reg~1703_q ),
	.datad(\mem1|mem_reg~5300_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5301_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5301 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~1959feeder (
// Equation(s):
// \mem1|mem_reg~1959feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1959feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1959feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1959feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N1
dffeas \mem1|mem_reg~1959 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1959feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1959 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1959 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N5
dffeas \mem1|mem_reg~2023 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2023 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2023 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N2
cycloneive_lcell_comb \mem1|mem_reg~1895feeder (
// Equation(s):
// \mem1|mem_reg~1895feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1895feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1895feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1895feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N3
dffeas \mem1|mem_reg~1895 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1895 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1895 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N11
dffeas \mem1|mem_reg~1831 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1831 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N10
cycloneive_lcell_comb \mem1|mem_reg~5307 (
// Equation(s):
// \mem1|mem_reg~5307_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~1895_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~1831_q )))))

	.dataa(\mem1|mem_reg~1895_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1831_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5307_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5307 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N4
cycloneive_lcell_comb \mem1|mem_reg~5308 (
// Equation(s):
// \mem1|mem_reg~5308_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5307_combout  & ((\mem1|mem_reg~2023_q ))) # (!\mem1|mem_reg~5307_combout  & (\mem1|mem_reg~1959_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5307_combout ))))

	.dataa(\mem1|mem_reg~1959_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2023_q ),
	.datad(\mem1|mem_reg~5307_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5308_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5308 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneive_lcell_comb \mem1|mem_reg~5309 (
// Equation(s):
// \mem1|mem_reg~5309_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5306_combout  & ((\mem1|mem_reg~5308_combout ))) # (!\mem1|mem_reg~5306_combout  & (\mem1|mem_reg~5301_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~5306_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5306_combout ),
	.datac(\mem1|mem_reg~5301_combout ),
	.datad(\mem1|mem_reg~5308_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5309_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5309 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~5309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneive_lcell_comb \mem1|mem_reg~5320 (
// Equation(s):
// \mem1|mem_reg~5320_combout  = (\addr[7]~1_combout  & (((\addr[5]~6_combout )))) # (!\addr[7]~1_combout  & ((\addr[5]~6_combout  & ((\mem1|mem_reg~5309_combout ))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5319_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5319_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5309_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5320_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5320 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~6825 (
// Equation(s):
// \mem1|mem_reg~6825_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6825_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6825 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N17
dffeas \mem1|mem_reg~3239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6825_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3239 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3239 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N15
dffeas \mem1|mem_reg~3303 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3303 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~6827 (
// Equation(s):
// \mem1|mem_reg~6827_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6827_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6827 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N29
dffeas \mem1|mem_reg~3111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6827_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3111 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~6826 (
// Equation(s):
// \mem1|mem_reg~6826_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6826_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6826 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N21
dffeas \mem1|mem_reg~3175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6826_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3175 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~5292 (
// Equation(s):
// \mem1|mem_reg~5292_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~3175_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3111_q  & (!\addr[3]~10_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3111_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~3175_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5292_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5292 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~5292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~5293 (
// Equation(s):
// \mem1|mem_reg~5293_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5292_combout  & ((\mem1|mem_reg~3303_q ))) # (!\mem1|mem_reg~5292_combout  & (!\mem1|mem_reg~3239_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5292_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3239_q ),
	.datac(\mem1|mem_reg~3303_q ),
	.datad(\mem1|mem_reg~5292_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5293_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5293 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneive_lcell_comb \mem1|mem_reg~6828 (
// Equation(s):
// \mem1|mem_reg~6828_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6828_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6828 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N13
dffeas \mem1|mem_reg~2279 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6828_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2279 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2279 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \mem1|mem_reg~2151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2151 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \mem1|mem_reg~2215feeder (
// Equation(s):
// \mem1|mem_reg~2215feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2215feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N3
dffeas \mem1|mem_reg~2215 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2215 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2215 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \mem1|mem_reg~2087 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2087_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2087 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2087 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~5294 (
// Equation(s):
// \mem1|mem_reg~5294_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~2215_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~2087_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2215_q ),
	.datac(\mem1|mem_reg~2087_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5294_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5294 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~5295 (
// Equation(s):
// \mem1|mem_reg~5295_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5294_combout  & (!\mem1|mem_reg~2279_q )) # (!\mem1|mem_reg~5294_combout  & ((\mem1|mem_reg~2151_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5294_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2279_q ),
	.datac(\mem1|mem_reg~2151_q ),
	.datad(\mem1|mem_reg~5294_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5295_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5295 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~5295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~5296 (
// Equation(s):
// \mem1|mem_reg~5296_combout  = (\addr[4]~4_combout  & (((\addr[6]~8_combout )))) # (!\addr[4]~4_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~5293_combout )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~5295_combout )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5293_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~5295_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5296_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5296 .lut_mask = 16'hE5E0;
defparam \mem1|mem_reg~5296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~6823 (
// Equation(s):
// \mem1|mem_reg~6823_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6823_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6823 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N27
dffeas \mem1|mem_reg~2407 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6823_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2407 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2407 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N27
dffeas \mem1|mem_reg~2535 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5650_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2535 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2535 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \mem1|mem_reg~2471 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2471 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
cycloneive_lcell_comb \mem1|mem_reg~6824 (
// Equation(s):
// \mem1|mem_reg~6824_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6824_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6824 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N31
dffeas \mem1|mem_reg~2343 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6824_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2343 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~5290 (
// Equation(s):
// \mem1|mem_reg~5290_combout  = (\addr[3]~10_combout  & ((\addr[2]~12_combout ) # ((\mem1|mem_reg~2471_q )))) # (!\addr[3]~10_combout  & (!\addr[2]~12_combout  & ((!\mem1|mem_reg~2343_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2471_q ),
	.datad(\mem1|mem_reg~2343_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5290_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5290 .lut_mask = 16'hA8B9;
defparam \mem1|mem_reg~5290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~5291 (
// Equation(s):
// \mem1|mem_reg~5291_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5290_combout  & ((\mem1|mem_reg~2535_q ))) # (!\mem1|mem_reg~5290_combout  & (!\mem1|mem_reg~2407_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5290_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2407_q ),
	.datac(\mem1|mem_reg~2535_q ),
	.datad(\mem1|mem_reg~5290_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5291_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5291 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~6829 (
// Equation(s):
// \mem1|mem_reg~6829_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6829_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6829 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \mem1|mem_reg~3495 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6829_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3495 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3495 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~3431feeder (
// Equation(s):
// \mem1|mem_reg~3431feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3431feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3431feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3431feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \mem1|mem_reg~3431 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3431 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3431 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \mem1|mem_reg~3367 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3367 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~5297 (
// Equation(s):
// \mem1|mem_reg~5297_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~3431_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~3367_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3431_q ),
	.datac(\mem1|mem_reg~3367_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5297_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5297 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~6830 (
// Equation(s):
// \mem1|mem_reg~6830_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6830_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6830 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \mem1|mem_reg~3559 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6830_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3559 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneive_lcell_comb \mem1|mem_reg~5298 (
// Equation(s):
// \mem1|mem_reg~5298_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5297_combout  & ((!\mem1|mem_reg~3559_q ))) # (!\mem1|mem_reg~5297_combout  & (!\mem1|mem_reg~3495_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5297_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3495_q ),
	.datac(\mem1|mem_reg~5297_combout ),
	.datad(\mem1|mem_reg~3559_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5298_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5298 .lut_mask = 16'h52F2;
defparam \mem1|mem_reg~5298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneive_lcell_comb \mem1|mem_reg~5299 (
// Equation(s):
// \mem1|mem_reg~5299_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5296_combout  & ((\mem1|mem_reg~5298_combout ))) # (!\mem1|mem_reg~5296_combout  & (\mem1|mem_reg~5291_combout )))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~5296_combout ))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5296_combout ),
	.datac(\mem1|mem_reg~5291_combout ),
	.datad(\mem1|mem_reg~5298_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5299_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5299 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~5299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~6839 (
// Equation(s):
// \mem1|mem_reg~6839_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6839_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6839 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N1
dffeas \mem1|mem_reg~4071 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6839_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4071_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4071 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4071 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \mem1|mem_reg~6837 (
// Equation(s):
// \mem1|mem_reg~6837_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6837_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6837 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \mem1|mem_reg~4007 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6837_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4007 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N28
cycloneive_lcell_comb \mem1|mem_reg~6838 (
// Equation(s):
// \mem1|mem_reg~6838_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6838_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6838 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N29
dffeas \mem1|mem_reg~3943 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6838_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3943 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3943 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N7
dffeas \mem1|mem_reg~3879 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3879 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3879 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~5328 (
// Equation(s):
// \mem1|mem_reg~5328_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~3943_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~3879_q )))))

	.dataa(\mem1|mem_reg~3943_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3879_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5328_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5328 .lut_mask = 16'hDD30;
defparam \mem1|mem_reg~5328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~5329 (
// Equation(s):
// \mem1|mem_reg~5329_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5328_combout  & (!\mem1|mem_reg~4071_q )) # (!\mem1|mem_reg~5328_combout  & ((!\mem1|mem_reg~4007_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5328_combout ))))

	.dataa(\mem1|mem_reg~4071_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4007_q ),
	.datad(\mem1|mem_reg~5328_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5329_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5329 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cycloneive_lcell_comb \mem1|mem_reg~3751feeder (
// Equation(s):
// \mem1|mem_reg~3751feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3751feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3751feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3751feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N23
dffeas \mem1|mem_reg~3751 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3751 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3751 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N31
dffeas \mem1|mem_reg~3815 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3815 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3815 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~6833 (
// Equation(s):
// \mem1|mem_reg~6833_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6833_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6833 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \mem1|mem_reg~3687 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6833_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3687 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~6834 (
// Equation(s):
// \mem1|mem_reg~6834_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6834_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6834 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N7
dffeas \mem1|mem_reg~3623 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6834_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3623 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~5323 (
// Equation(s):
// \mem1|mem_reg~5323_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3687_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~3623_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3687_q ),
	.datab(\mem1|mem_reg~3623_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5323_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5323 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~5324 (
// Equation(s):
// \mem1|mem_reg~5324_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5323_combout  & ((\mem1|mem_reg~3815_q ))) # (!\mem1|mem_reg~5323_combout  & (\mem1|mem_reg~3751_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5323_combout ))))

	.dataa(\mem1|mem_reg~3751_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3815_q ),
	.datad(\mem1|mem_reg~5323_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5324_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5324 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneive_lcell_comb \mem1|mem_reg~6836 (
// Equation(s):
// \mem1|mem_reg~6836_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6836_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6836 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \mem1|mem_reg~2791 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6836_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2791 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2791 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N7
dffeas \mem1|mem_reg~2663 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2663 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2663 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~6835 (
// Equation(s):
// \mem1|mem_reg~6835_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[7]~15_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6835_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6835 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N9
dffeas \mem1|mem_reg~2727 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6835_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2727 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2727 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N19
dffeas \mem1|mem_reg~2599 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2599 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~5325 (
// Equation(s):
// \mem1|mem_reg~5325_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & ((\addr[3]~10_combout  & (!\mem1|mem_reg~2727_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~2599_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2727_q ),
	.datac(\mem1|mem_reg~2599_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5325_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5325 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~5325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~5326 (
// Equation(s):
// \mem1|mem_reg~5326_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5325_combout  & (!\mem1|mem_reg~2791_q )) # (!\mem1|mem_reg~5325_combout  & ((\mem1|mem_reg~2663_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5325_combout ))))

	.dataa(\mem1|mem_reg~2791_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2663_q ),
	.datad(\mem1|mem_reg~5325_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5326_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5326 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~5326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~5327 (
// Equation(s):
// \mem1|mem_reg~5327_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5324_combout ) # ((\addr[4]~4_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5326_combout  & !\addr[4]~4_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5324_combout ),
	.datac(\mem1|mem_reg~5326_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5327_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5327 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~5327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneive_lcell_comb \mem1|mem_reg~3047feeder (
// Equation(s):
// \mem1|mem_reg~3047feeder_combout  = \dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3047feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3047feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3047feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N23
dffeas \mem1|mem_reg~3047 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3047feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3047 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3047 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N9
dffeas \mem1|mem_reg~2919 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2919 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~6832 (
// Equation(s):
// \mem1|mem_reg~6832_combout  = !\dataw[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6832_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6832 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N19
dffeas \mem1|mem_reg~2855 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6832_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2855 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2855 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \mem1|mem_reg~2983 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2983 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~5321 (
// Equation(s):
// \mem1|mem_reg~5321_combout  = (\addr[3]~10_combout  & (((\mem1|mem_reg~2983_q ) # (\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & (!\mem1|mem_reg~2855_q  & ((!\addr[2]~12_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2855_q ),
	.datac(\mem1|mem_reg~2983_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5321_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5321 .lut_mask = 16'hAAB1;
defparam \mem1|mem_reg~5321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~5322 (
// Equation(s):
// \mem1|mem_reg~5322_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5321_combout  & (\mem1|mem_reg~3047_q )) # (!\mem1|mem_reg~5321_combout  & ((\mem1|mem_reg~2919_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5321_combout ))))

	.dataa(\mem1|mem_reg~3047_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2919_q ),
	.datad(\mem1|mem_reg~5321_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5322_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5322 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~5330 (
// Equation(s):
// \mem1|mem_reg~5330_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5327_combout  & (\mem1|mem_reg~5329_combout )) # (!\mem1|mem_reg~5327_combout  & ((\mem1|mem_reg~5322_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5327_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5329_combout ),
	.datac(\mem1|mem_reg~5327_combout ),
	.datad(\mem1|mem_reg~5322_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5330_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5330 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~5330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~5331 (
// Equation(s):
// \mem1|mem_reg~5331_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5320_combout  & ((\mem1|mem_reg~5330_combout ))) # (!\mem1|mem_reg~5320_combout  & (\mem1|mem_reg~5299_combout )))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~5320_combout ))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5320_combout ),
	.datac(\mem1|mem_reg~5299_combout ),
	.datad(\mem1|mem_reg~5330_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5331_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5331 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~5331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~5459 (
// Equation(s):
// \mem1|mem_reg~5459_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5416_combout  & (\mem1|mem_reg~5458_combout )) # (!\mem1|mem_reg~5416_combout  & ((\mem1|mem_reg~5331_combout ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5416_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~5458_combout ),
	.datac(\mem1|mem_reg~5416_combout ),
	.datad(\mem1|mem_reg~5331_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5459_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5459 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~5459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N1
dffeas \IR|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|mem_reg~5459_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[7] .is_wysiwyg = "true";
defparam \IR|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \ac1|always0~13 (
// Equation(s):
// \ac1|always0~13_combout  = (\ac1|Equal18~2_combout  & (!\IR|out [7] & (!\IR|out [11] & \IR|out [6])))

	.dataa(\ac1|Equal18~2_combout ),
	.datab(\IR|out [7]),
	.datac(\IR|out [11]),
	.datad(\IR|out [6]),
	.cin(gnd),
	.combout(\ac1|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~13 .lut_mask = 16'h0200;
defparam \ac1|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \contr|next_state.S13~0 (
// Equation(s):
// \contr|next_state.S13~0_combout  = ((\IR|out [5] & ((\IR|out [4]))) # (!\IR|out [5] & ((!\IR|out [4]) # (!\IR|out [3])))) # (!\ac1|always0~13_combout )

	.dataa(\IR|out [3]),
	.datab(\ac1|always0~13_combout ),
	.datac(\IR|out [5]),
	.datad(\IR|out [4]),
	.cin(gnd),
	.combout(\contr|next_state.S13~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S13~0 .lut_mask = 16'hF73F;
defparam \contr|next_state.S13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \contr|next_state.S39~0 (
// Equation(s):
// \contr|next_state.S39~0_combout  = (\contr|next_state.S13~0_combout  & (\contr|next_state.S13~1_combout  & (\contr|state.S19~q  & !\contr|always1~0_combout )))

	.dataa(\contr|next_state.S13~0_combout ),
	.datab(\contr|next_state.S13~1_combout ),
	.datac(\contr|state.S19~q ),
	.datad(\contr|always1~0_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S39~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S39~0 .lut_mask = 16'h0080;
defparam \contr|next_state.S39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \contr|next_state.S50~0 (
// Equation(s):
// \contr|next_state.S50~0_combout  = (\contr|next_state.S39~0_combout  & (!\IR|out [11] & \ac1|Equal18~10_combout ))

	.dataa(gnd),
	.datab(\contr|next_state.S39~0_combout ),
	.datac(\IR|out [11]),
	.datad(\ac1|Equal18~10_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S50~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S50~0 .lut_mask = 16'h0C00;
defparam \contr|next_state.S50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \contr|state.S50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S50~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S50 .is_wysiwyg = "true";
defparam \contr|state.S50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \contr|next_state.S54~0 (
// Equation(s):
// \contr|next_state.S54~0_combout  = (\contr|next_state.S51~0_combout  & (\IR|out [11] & \ac1|Equal18~15_combout ))

	.dataa(\contr|next_state.S51~0_combout ),
	.datab(gnd),
	.datac(\IR|out [11]),
	.datad(\ac1|Equal18~15_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S54~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S54~0 .lut_mask = 16'hA000;
defparam \contr|next_state.S54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \contr|state.S54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\contr|next_state.S54~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S54~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S54 .is_wysiwyg = "true";
defparam \contr|state.S54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \contr|WideOr12~0 (
// Equation(s):
// \contr|WideOr12~0_combout  = (!\contr|state.S50~q  & (!\contr|state.S54~q  & !\contr|state.S17~q ))

	.dataa(gnd),
	.datab(\contr|state.S50~q ),
	.datac(\contr|state.S54~q ),
	.datad(\contr|state.S17~q ),
	.cin(gnd),
	.combout(\contr|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|WideOr12~0 .lut_mask = 16'h0003;
defparam \contr|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~5663 (
// Equation(s):
// \mem1|mem_reg~5663_combout  = (\mem1|mem_reg~5652_combout  & (\mem1|mem_reg~5589_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\contr|state.S22~q ),
	.datab(\mem1|mem_reg~5652_combout ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\mem1|mem_reg~5589_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5663_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5663 .lut_mask = 16'h8C00;
defparam \mem1|mem_reg~5663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \mem1|mem_reg~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~156 .is_wysiwyg = "true";
defparam \mem1|mem_reg~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~60feeder (
// Equation(s):
// \mem1|mem_reg~60feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~60feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N27
dffeas \mem1|mem_reg~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~60 .is_wysiwyg = "true";
defparam \mem1|mem_reg~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~188feeder (
// Equation(s):
// \mem1|mem_reg~188feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~188feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \mem1|mem_reg~188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~188 .is_wysiwyg = "true";
defparam \mem1|mem_reg~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~5473 (
// Equation(s):
// \mem1|mem_reg~5473_combout  = (\addr[1]~14_combout  & ((\addr[3]~10_combout  & ((!\mem1|mem_reg~188_q ))) # (!\addr[3]~10_combout  & (!\mem1|mem_reg~60_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~60_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~188_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5473_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5473 .lut_mask = 16'h10B0;
defparam \mem1|mem_reg~5473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~5474 (
// Equation(s):
// \mem1|mem_reg~5474_combout  = (\mem1|mem_reg~5473_combout ) # ((\addr[3]~10_combout  & (!\addr[1]~14_combout  & !\mem1|mem_reg~156_q )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~156_q ),
	.datad(\mem1|mem_reg~5473_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5474_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5474 .lut_mask = 16'hFF02;
defparam \mem1|mem_reg~5474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \mem1|mem_reg~140feeder (
// Equation(s):
// \mem1|mem_reg~140feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~140feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \mem1|mem_reg~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~140 .is_wysiwyg = "true";
defparam \mem1|mem_reg~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~12feeder (
// Equation(s):
// \mem1|mem_reg~12feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~12feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \mem1|mem_reg~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~12 .is_wysiwyg = "true";
defparam \mem1|mem_reg~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~5470 (
// Equation(s):
// \mem1|mem_reg~5470_combout  = (!\addr[1]~14_combout  & ((\addr[3]~10_combout  & (!\mem1|mem_reg~140_q )) # (!\addr[3]~10_combout  & ((!\mem1|mem_reg~12_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~140_q ),
	.datad(\mem1|mem_reg~12_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5470_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5470 .lut_mask = 16'h0213;
defparam \mem1|mem_reg~5470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~76feeder (
// Equation(s):
// \mem1|mem_reg~76feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~76feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \mem1|mem_reg~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~76 .is_wysiwyg = "true";
defparam \mem1|mem_reg~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~108feeder (
// Equation(s):
// \mem1|mem_reg~108feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~108feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N3
dffeas \mem1|mem_reg~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~108 .is_wysiwyg = "true";
defparam \mem1|mem_reg~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~5471 (
// Equation(s):
// \mem1|mem_reg~5471_combout  = (\addr[1]~14_combout  & ((!\mem1|mem_reg~108_q ))) # (!\addr[1]~14_combout  & (!\mem1|mem_reg~76_q ))

	.dataa(\mem1|mem_reg~76_q ),
	.datab(\mem1|mem_reg~108_q ),
	.datac(\addr[1]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5471_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5471 .lut_mask = 16'h3535;
defparam \mem1|mem_reg~5471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~5472 (
// Equation(s):
// \mem1|mem_reg~5472_combout  = (\addr[2]~12_combout  & (!\addr[3]~10_combout  & ((\mem1|mem_reg~5471_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5470_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~5470_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~5471_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5472_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5472 .lut_mask = 16'h5C0C;
defparam \mem1|mem_reg~5472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~5475 (
// Equation(s):
// \mem1|mem_reg~5475_combout  = (\addr[0]~16_combout  & (\mem1|mem_reg~5474_combout  & (!\addr[2]~12_combout ))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~5472_combout ))))

	.dataa(\mem1|mem_reg~5474_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~5472_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5475_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5475 .lut_mask = 16'h3B08;
defparam \mem1|mem_reg~5475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~5476 (
// Equation(s):
// \mem1|mem_reg~5476_combout  = (\mem1|mem_reg~5475_combout  & \mem1|mem_reg~5460_combout )

	.dataa(gnd),
	.datab(\mem1|mem_reg~5475_combout ),
	.datac(\mem1|mem_reg~5460_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5476_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5476 .lut_mask = 16'hC0C0;
defparam \mem1|mem_reg~5476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \IR|out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5476_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[12] .is_wysiwyg = "true";
defparam \IR|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneive_lcell_comb \ac1|Equal18~12 (
// Equation(s):
// \ac1|Equal18~12_combout  = (\IR|out [13] & (\IR|out [12] & (!\IR|out [14] & \IR|out [15])))

	.dataa(\IR|out [13]),
	.datab(\IR|out [12]),
	.datac(\IR|out [14]),
	.datad(\IR|out [15]),
	.cin(gnd),
	.combout(\ac1|Equal18~12_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~12 .lut_mask = 16'h0800;
defparam \ac1|Equal18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \contr|next_state.S46~0 (
// Equation(s):
// \contr|next_state.S46~0_combout  = (\contr|state.S41~q  & ((\IR|out [11]) # (!\ac1|Equal18~12_combout )))

	.dataa(gnd),
	.datab(\contr|state.S41~q ),
	.datac(\IR|out [11]),
	.datad(\ac1|Equal18~12_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S46~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S46~0 .lut_mask = 16'hC0CC;
defparam \contr|next_state.S46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \contr|state.S46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S46~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S46 .is_wysiwyg = "true";
defparam \contr|state.S46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \contr|Selector5~0 (
// Equation(s):
// \contr|Selector5~0_combout  = (\contr|state.S46~q ) # ((\contr|state.S6~q  & ((!\IR|out [11]) # (!\ac1|Equal18~9_combout ))))

	.dataa(\contr|state.S46~q ),
	.datab(\ac1|Equal18~9_combout ),
	.datac(\IR|out [11]),
	.datad(\contr|state.S6~q ),
	.cin(gnd),
	.combout(\contr|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector5~0 .lut_mask = 16'hBFAA;
defparam \contr|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \contr|state.S22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S22 .is_wysiwyg = "true";
defparam \contr|state.S22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneive_lcell_comb \dataw[0]~0 (
// Equation(s):
// \dataw[0]~0_combout  = (!\contr|state.S22~q  & ((\contr|state.S50~q  & (\IR|out [0])) # (!\contr|state.S50~q  & ((\Acc|out [0])))))

	.dataa(\IR|out [0]),
	.datab(\Acc|out [0]),
	.datac(\contr|state.S22~q ),
	.datad(\contr|state.S50~q ),
	.cin(gnd),
	.combout(\dataw[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[0]~0 .lut_mask = 16'h0A0C;
defparam \dataw[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneive_lcell_comb \dataw[0]~1 (
// Equation(s):
// \dataw[0]~1_combout  = (\dataw[0]~0_combout ) # ((\contr|state.S22~q  & \T1|out [0]))

	.dataa(gnd),
	.datab(\contr|state.S22~q ),
	.datac(\dataw[0]~0_combout ),
	.datad(\T1|out [0]),
	.cin(gnd),
	.combout(\dataw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[0]~1 .lut_mask = 16'hFCF0;
defparam \dataw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~2976feeder (
// Equation(s):
// \mem1|mem_reg~2976feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2976feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2976feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2976feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \mem1|mem_reg~2976 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2976 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2976 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \mem1|mem_reg~2720 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2720 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2720 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~928feeder (
// Equation(s):
// \mem1|mem_reg~928feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~928feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N1
dffeas \mem1|mem_reg~928 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~928 .is_wysiwyg = "true";
defparam \mem1|mem_reg~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N3
dffeas \mem1|mem_reg~672 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~672 .is_wysiwyg = "true";
defparam \mem1|mem_reg~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \mem1|mem_reg~4100 (
// Equation(s):
// \mem1|mem_reg~4100_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~928_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~672_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~928_q ),
	.datac(\mem1|mem_reg~672_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4100_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4100 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~4101 (
// Equation(s):
// \mem1|mem_reg~4101_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4100_combout  & (\mem1|mem_reg~2976_q )) # (!\mem1|mem_reg~4100_combout  & ((\mem1|mem_reg~2720_q ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4100_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2976_q ),
	.datac(\mem1|mem_reg~2720_q ),
	.datad(\mem1|mem_reg~4100_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4101_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4101 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~1952feeder (
// Equation(s):
// \mem1|mem_reg~1952feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1952feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1952feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1952feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \mem1|mem_reg~1952 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1952feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1952 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1952 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N25
dffeas \mem1|mem_reg~1696 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1696 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~4107 (
// Equation(s):
// \mem1|mem_reg~4107_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~1952_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~1696_q  & !\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~1952_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1696_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4107_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4107 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~4000feeder (
// Equation(s):
// \mem1|mem_reg~4000feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~4000feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4000feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~4000feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N27
dffeas \mem1|mem_reg~4000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~4000feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4000 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4000 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N1
dffeas \mem1|mem_reg~3744 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3744 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3744 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~4108 (
// Equation(s):
// \mem1|mem_reg~4108_combout  = (\mem1|mem_reg~4107_combout  & ((\mem1|mem_reg~4000_q ) # ((!\addr[7]~1_combout )))) # (!\mem1|mem_reg~4107_combout  & (((\mem1|mem_reg~3744_q  & \addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~4107_combout ),
	.datab(\mem1|mem_reg~4000_q ),
	.datac(\mem1|mem_reg~3744_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4108_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4108 .lut_mask = 16'hD8AA;
defparam \mem1|mem_reg~4108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~1440feeder (
// Equation(s):
// \mem1|mem_reg~1440feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1440feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1440feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1440feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \mem1|mem_reg~1440 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1440 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1440 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \mem1|mem_reg~3488 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3488 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3488 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~3232feeder (
// Equation(s):
// \mem1|mem_reg~3232feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3232feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N9
dffeas \mem1|mem_reg~3232 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3232 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3232 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N17
dffeas \mem1|mem_reg~1184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1184 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~4102 (
// Equation(s):
// \mem1|mem_reg~4102_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~3232_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~1184_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~3232_q ),
	.datac(\mem1|mem_reg~1184_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4102_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4102 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~4103 (
// Equation(s):
// \mem1|mem_reg~4103_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4102_combout  & ((\mem1|mem_reg~3488_q ))) # (!\mem1|mem_reg~4102_combout  & (\mem1|mem_reg~1440_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4102_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1440_q ),
	.datac(\mem1|mem_reg~3488_q ),
	.datad(\mem1|mem_reg~4102_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4103_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4103 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~416feeder (
// Equation(s):
// \mem1|mem_reg~416feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~416feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~416feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~416feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \mem1|mem_reg~416 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~416 .is_wysiwyg = "true";
defparam \mem1|mem_reg~416 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \mem1|mem_reg~2464 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2464 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneive_lcell_comb \mem1|mem_reg~2208feeder (
// Equation(s):
// \mem1|mem_reg~2208feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2208feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N17
dffeas \mem1|mem_reg~2208 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2208 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2208 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \mem1|mem_reg~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~160 .is_wysiwyg = "true";
defparam \mem1|mem_reg~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~4104 (
// Equation(s):
// \mem1|mem_reg~4104_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~2208_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~160_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2208_q ),
	.datac(\mem1|mem_reg~160_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4104_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4104 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~4105 (
// Equation(s):
// \mem1|mem_reg~4105_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4104_combout  & ((\mem1|mem_reg~2464_q ))) # (!\mem1|mem_reg~4104_combout  & (\mem1|mem_reg~416_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4104_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~416_q ),
	.datac(\mem1|mem_reg~2464_q ),
	.datad(\mem1|mem_reg~4104_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4105_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4105 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~4106 (
// Equation(s):
// \mem1|mem_reg~4106_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~4103_combout )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~4105_combout )))))

	.dataa(\mem1|mem_reg~4103_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4105_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4106_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4106 .lut_mask = 16'hE3E0;
defparam \mem1|mem_reg~4106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~4109 (
// Equation(s):
// \mem1|mem_reg~4109_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4106_combout  & ((\mem1|mem_reg~4108_combout ))) # (!\mem1|mem_reg~4106_combout  & (\mem1|mem_reg~4101_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4106_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4101_combout ),
	.datac(\mem1|mem_reg~4108_combout ),
	.datad(\mem1|mem_reg~4106_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4109_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4109 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~3296feeder (
// Equation(s):
// \mem1|mem_reg~3296feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3296feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3296feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3296feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \mem1|mem_reg~3296 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3296 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3296 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N27
dffeas \mem1|mem_reg~3808 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3808 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3808 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~2784feeder (
// Equation(s):
// \mem1|mem_reg~2784feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2784feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2784feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2784feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N9
dffeas \mem1|mem_reg~2784 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2784 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2784 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N11
dffeas \mem1|mem_reg~2272 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2272 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \mem1|mem_reg~4133 (
// Equation(s):
// \mem1|mem_reg~4133_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2784_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2272_q )))))

	.dataa(\mem1|mem_reg~2784_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~2272_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4133_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4133 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~4134 (
// Equation(s):
// \mem1|mem_reg~4134_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4133_combout  & ((\mem1|mem_reg~3808_q ))) # (!\mem1|mem_reg~4133_combout  & (\mem1|mem_reg~3296_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4133_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~3296_q ),
	.datac(\mem1|mem_reg~3808_q ),
	.datad(\mem1|mem_reg~4133_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4134_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4134 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~1248feeder (
// Equation(s):
// \mem1|mem_reg~1248feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1248feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1248feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1248feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N25
dffeas \mem1|mem_reg~1248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1248 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1248 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \mem1|mem_reg~1760 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1760 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~5967 (
// Equation(s):
// \mem1|mem_reg~5967_combout  = !\dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5967_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5967 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \mem1|mem_reg~224 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5967_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~224 .is_wysiwyg = "true";
defparam \mem1|mem_reg~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \mem1|mem_reg~736 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~736 .is_wysiwyg = "true";
defparam \mem1|mem_reg~736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~4135 (
// Equation(s):
// \mem1|mem_reg~4135_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & ((\mem1|mem_reg~736_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~224_q ))))

	.dataa(\mem1|mem_reg~224_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~736_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4135_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4135 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~4135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~4136 (
// Equation(s):
// \mem1|mem_reg~4136_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4135_combout  & ((\mem1|mem_reg~1760_q ))) # (!\mem1|mem_reg~4135_combout  & (\mem1|mem_reg~1248_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4135_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1248_q ),
	.datac(\mem1|mem_reg~1760_q ),
	.datad(\mem1|mem_reg~4135_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4136_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4136 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~4137 (
// Equation(s):
// \mem1|mem_reg~4137_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4134_combout ) # ((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & (((!\addr[4]~4_combout  & \mem1|mem_reg~4136_combout ))))

	.dataa(\mem1|mem_reg~4134_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4136_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4137_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4137 .lut_mask = 16'hCBC8;
defparam \mem1|mem_reg~4137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneive_lcell_comb \mem1|mem_reg~3040feeder (
// Equation(s):
// \mem1|mem_reg~3040feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3040feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3040feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3040feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N11
dffeas \mem1|mem_reg~3040 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3040feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3040 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3040 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N9
dffeas \mem1|mem_reg~4064 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4064 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4064 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~3552feeder (
// Equation(s):
// \mem1|mem_reg~3552feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3552feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3552feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3552feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N25
dffeas \mem1|mem_reg~3552 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3552feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3552 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3552 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N17
dffeas \mem1|mem_reg~2528 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5650_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2528 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~4138 (
// Equation(s):
// \mem1|mem_reg~4138_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3552_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2528_q )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3552_q ),
	.datac(\mem1|mem_reg~2528_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4138_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4138 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~4139 (
// Equation(s):
// \mem1|mem_reg~4139_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4138_combout  & ((\mem1|mem_reg~4064_q ))) # (!\mem1|mem_reg~4138_combout  & (\mem1|mem_reg~3040_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4138_combout ))))

	.dataa(\mem1|mem_reg~3040_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4064_q ),
	.datad(\mem1|mem_reg~4138_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4139_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4139 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N18
cycloneive_lcell_comb \mem1|mem_reg~2016feeder (
// Equation(s):
// \mem1|mem_reg~2016feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2016feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2016feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2016feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N19
dffeas \mem1|mem_reg~2016 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2016feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2016 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2016 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N9
dffeas \mem1|mem_reg~992 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~992 .is_wysiwyg = "true";
defparam \mem1|mem_reg~992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cycloneive_lcell_comb \mem1|mem_reg~1504feeder (
// Equation(s):
// \mem1|mem_reg~1504feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1504feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1504feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1504feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N17
dffeas \mem1|mem_reg~1504 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1504 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1504 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N3
dffeas \mem1|mem_reg~480 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~480 .is_wysiwyg = "true";
defparam \mem1|mem_reg~480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneive_lcell_comb \mem1|mem_reg~4131 (
// Equation(s):
// \mem1|mem_reg~4131_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1504_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~480_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1504_q ),
	.datac(\mem1|mem_reg~480_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4131_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4131 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneive_lcell_comb \mem1|mem_reg~4132 (
// Equation(s):
// \mem1|mem_reg~4132_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4131_combout  & (\mem1|mem_reg~2016_q )) # (!\mem1|mem_reg~4131_combout  & ((\mem1|mem_reg~992_q ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4131_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~2016_q ),
	.datac(\mem1|mem_reg~992_q ),
	.datad(\mem1|mem_reg~4131_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4132_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4132 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~4140 (
// Equation(s):
// \mem1|mem_reg~4140_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4137_combout  & (\mem1|mem_reg~4139_combout )) # (!\mem1|mem_reg~4137_combout  & ((\mem1|mem_reg~4132_combout ))))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4137_combout ))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4137_combout ),
	.datac(\mem1|mem_reg~4139_combout ),
	.datad(\mem1|mem_reg~4132_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4140_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4140 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~608feeder (
// Equation(s):
// \mem1|mem_reg~608feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~608feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~608feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~608feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \mem1|mem_reg~608 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~608 .is_wysiwyg = "true";
defparam \mem1|mem_reg~608 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N27
dffeas \mem1|mem_reg~1632 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1632 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~1120feeder (
// Equation(s):
// \mem1|mem_reg~1120feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1120feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1120feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1120feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N17
dffeas \mem1|mem_reg~1120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1120 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1120 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \mem1|mem_reg~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~96 .is_wysiwyg = "true";
defparam \mem1|mem_reg~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneive_lcell_comb \mem1|mem_reg~4114 (
// Equation(s):
// \mem1|mem_reg~4114_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1120_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~96_q  & !\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~1120_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~96_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4114_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4114 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneive_lcell_comb \mem1|mem_reg~4115 (
// Equation(s):
// \mem1|mem_reg~4115_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4114_combout  & ((\mem1|mem_reg~1632_q ))) # (!\mem1|mem_reg~4114_combout  & (\mem1|mem_reg~608_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4114_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~608_q ),
	.datac(\mem1|mem_reg~1632_q ),
	.datad(\mem1|mem_reg~4114_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4115_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4115 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~1376feeder (
// Equation(s):
// \mem1|mem_reg~1376feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1376feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1376feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1376feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N1
dffeas \mem1|mem_reg~1376 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1376 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1376 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N27
dffeas \mem1|mem_reg~1888 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1888 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1888 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~864feeder (
// Equation(s):
// \mem1|mem_reg~864feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~864feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~864feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~864feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \mem1|mem_reg~864 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~864 .is_wysiwyg = "true";
defparam \mem1|mem_reg~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N17
dffeas \mem1|mem_reg~352 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~352 .is_wysiwyg = "true";
defparam \mem1|mem_reg~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N16
cycloneive_lcell_comb \mem1|mem_reg~4112 (
// Equation(s):
// \mem1|mem_reg~4112_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~864_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~352_q )))))

	.dataa(\mem1|mem_reg~864_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~352_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4112_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4112 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N26
cycloneive_lcell_comb \mem1|mem_reg~4113 (
// Equation(s):
// \mem1|mem_reg~4113_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4112_combout  & ((\mem1|mem_reg~1888_q ))) # (!\mem1|mem_reg~4112_combout  & (\mem1|mem_reg~1376_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4112_combout ))))

	.dataa(\mem1|mem_reg~1376_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~1888_q ),
	.datad(\mem1|mem_reg~4112_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4113_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4113 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~4116 (
// Equation(s):
// \mem1|mem_reg~4116_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~4113_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4115_combout ))))

	.dataa(\mem1|mem_reg~4115_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4113_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4116_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4116 .lut_mask = 16'hF2C2;
defparam \mem1|mem_reg~4116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~3424feeder (
// Equation(s):
// \mem1|mem_reg~3424feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3424feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3424feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3424feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N25
dffeas \mem1|mem_reg~3424 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3424 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3424 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N3
dffeas \mem1|mem_reg~3936 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3936 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3936 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N1
dffeas \mem1|mem_reg~2400 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2400 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~2912feeder (
// Equation(s):
// \mem1|mem_reg~2912feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2912feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2912feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2912feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N1
dffeas \mem1|mem_reg~2912 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2912feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2912 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2912 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~4117 (
// Equation(s):
// \mem1|mem_reg~4117_combout  = (\addr[5]~6_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~2912_q )))) # (!\addr[5]~6_combout  & (!\addr[6]~8_combout  & (\mem1|mem_reg~2400_q )))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~2400_q ),
	.datad(\mem1|mem_reg~2912_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4117_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4117 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~4118 (
// Equation(s):
// \mem1|mem_reg~4118_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4117_combout  & ((\mem1|mem_reg~3936_q ))) # (!\mem1|mem_reg~4117_combout  & (\mem1|mem_reg~3424_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4117_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~3424_q ),
	.datac(\mem1|mem_reg~3936_q ),
	.datad(\mem1|mem_reg~4117_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4118_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4118 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~3680feeder (
// Equation(s):
// \mem1|mem_reg~3680feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3680feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N1
dffeas \mem1|mem_reg~3680 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3680 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3680 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N1
dffeas \mem1|mem_reg~2656 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2656 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~3168feeder (
// Equation(s):
// \mem1|mem_reg~3168feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3168feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N9
dffeas \mem1|mem_reg~3168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3168 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3168 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N25
dffeas \mem1|mem_reg~2144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2144 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~4110 (
// Equation(s):
// \mem1|mem_reg~4110_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3168_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2144_q )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3168_q ),
	.datac(\mem1|mem_reg~2144_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4110_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4110 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~4111 (
// Equation(s):
// \mem1|mem_reg~4111_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4110_combout  & (\mem1|mem_reg~3680_q )) # (!\mem1|mem_reg~4110_combout  & ((\mem1|mem_reg~2656_q ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4110_combout ))))

	.dataa(\mem1|mem_reg~3680_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~2656_q ),
	.datad(\mem1|mem_reg~4110_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4111_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4111 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneive_lcell_comb \mem1|mem_reg~4119 (
// Equation(s):
// \mem1|mem_reg~4119_combout  = (\mem1|mem_reg~4116_combout  & (((\mem1|mem_reg~4118_combout )) # (!\addr[7]~1_combout ))) # (!\mem1|mem_reg~4116_combout  & (\addr[7]~1_combout  & ((\mem1|mem_reg~4111_combout ))))

	.dataa(\mem1|mem_reg~4116_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4118_combout ),
	.datad(\mem1|mem_reg~4111_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4119_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4119 .lut_mask = 16'hE6A2;
defparam \mem1|mem_reg~4119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N16
cycloneive_lcell_comb \mem1|mem_reg~2080feeder (
// Equation(s):
// \mem1|mem_reg~2080feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2080feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2080feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2080feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N17
dffeas \mem1|mem_reg~2080 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2080feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2080_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2080 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2080 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N10
cycloneive_lcell_comb \mem1|mem_reg~288feeder (
// Equation(s):
// \mem1|mem_reg~288feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~288feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N11
dffeas \mem1|mem_reg~288 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~288 .is_wysiwyg = "true";
defparam \mem1|mem_reg~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~32feeder (
// Equation(s):
// \mem1|mem_reg~32feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~32feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N25
dffeas \mem1|mem_reg~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~32 .is_wysiwyg = "true";
defparam \mem1|mem_reg~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~4124 (
// Equation(s):
// \mem1|mem_reg~4124_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~288_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~32_q  & !\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~288_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~32_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4124_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4124 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N5
dffeas \mem1|mem_reg~2336 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2336 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneive_lcell_comb \mem1|mem_reg~4125 (
// Equation(s):
// \mem1|mem_reg~4125_combout  = (\mem1|mem_reg~4124_combout  & (((\mem1|mem_reg~2336_q ) # (!\addr[7]~1_combout )))) # (!\mem1|mem_reg~4124_combout  & (\mem1|mem_reg~2080_q  & ((\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~2080_q ),
	.datab(\mem1|mem_reg~4124_combout ),
	.datac(\mem1|mem_reg~2336_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4125_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4125 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~800feeder (
// Equation(s):
// \mem1|mem_reg~800feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~800feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~800feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~800feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N17
dffeas \mem1|mem_reg~800 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~800feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~800 .is_wysiwyg = "true";
defparam \mem1|mem_reg~800 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N1
dffeas \mem1|mem_reg~2848 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2848 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2848 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \mem1|mem_reg~544 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~544 .is_wysiwyg = "true";
defparam \mem1|mem_reg~544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~2592feeder (
// Equation(s):
// \mem1|mem_reg~2592feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2592feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2592feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2592feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \mem1|mem_reg~2592 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2592feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2592 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~4122 (
// Equation(s):
// \mem1|mem_reg~4122_combout  = (\addr[7]~1_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~2592_q )))) # (!\addr[7]~1_combout  & (!\addr[4]~4_combout  & (\mem1|mem_reg~544_q )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~544_q ),
	.datad(\mem1|mem_reg~2592_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4122_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4122 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~4123 (
// Equation(s):
// \mem1|mem_reg~4123_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4122_combout  & ((\mem1|mem_reg~2848_q ))) # (!\mem1|mem_reg~4122_combout  & (\mem1|mem_reg~800_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4122_combout ))))

	.dataa(\mem1|mem_reg~800_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~2848_q ),
	.datad(\mem1|mem_reg~4122_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4123_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4123 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~4126 (
// Equation(s):
// \mem1|mem_reg~4126_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & ((\mem1|mem_reg~4123_combout ))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~4125_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4125_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4123_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4126_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4126 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~4126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N8
cycloneive_lcell_comb \mem1|mem_reg~1824feeder (
// Equation(s):
// \mem1|mem_reg~1824feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1824feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1824feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1824feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N9
dffeas \mem1|mem_reg~1824 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1824 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1824 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N3
dffeas \mem1|mem_reg~3872 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3872 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~3616feeder (
// Equation(s):
// \mem1|mem_reg~3616feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3616feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3616feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3616feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N17
dffeas \mem1|mem_reg~3616 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3616feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3616 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3616 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N17
dffeas \mem1|mem_reg~1568 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1568 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~4127 (
// Equation(s):
// \mem1|mem_reg~4127_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~3616_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~1568_q )))))

	.dataa(\mem1|mem_reg~3616_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1568_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4127_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4127 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~4128 (
// Equation(s):
// \mem1|mem_reg~4128_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4127_combout  & ((\mem1|mem_reg~3872_q ))) # (!\mem1|mem_reg~4127_combout  & (\mem1|mem_reg~1824_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4127_combout ))))

	.dataa(\mem1|mem_reg~1824_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~3872_q ),
	.datad(\mem1|mem_reg~4127_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4128_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4128 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~3360feeder (
// Equation(s):
// \mem1|mem_reg~3360feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3360feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3360feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3360feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \mem1|mem_reg~3360 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3360 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3360 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \mem1|mem_reg~3104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3104 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3104 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N11
dffeas \mem1|mem_reg~1056 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1056 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1056 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~1312feeder (
// Equation(s):
// \mem1|mem_reg~1312feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1312feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1312feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1312feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N19
dffeas \mem1|mem_reg~1312 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1312 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~4120 (
// Equation(s):
// \mem1|mem_reg~4120_combout  = (\addr[7]~1_combout  & (\addr[4]~4_combout )) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~1312_q ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~1056_q ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~1056_q ),
	.datad(\mem1|mem_reg~1312_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4120_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4120 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~4121 (
// Equation(s):
// \mem1|mem_reg~4121_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4120_combout  & (\mem1|mem_reg~3360_q )) # (!\mem1|mem_reg~4120_combout  & ((\mem1|mem_reg~3104_q ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4120_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3360_q ),
	.datac(\mem1|mem_reg~3104_q ),
	.datad(\mem1|mem_reg~4120_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4121_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4121 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~4129 (
// Equation(s):
// \mem1|mem_reg~4129_combout  = (\mem1|mem_reg~4126_combout  & ((\mem1|mem_reg~4128_combout ) # ((!\addr[6]~8_combout )))) # (!\mem1|mem_reg~4126_combout  & (((\addr[6]~8_combout  & \mem1|mem_reg~4121_combout ))))

	.dataa(\mem1|mem_reg~4126_combout ),
	.datab(\mem1|mem_reg~4128_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4121_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4129_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4129 .lut_mask = 16'hDA8A;
defparam \mem1|mem_reg~4129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~4130 (
// Equation(s):
// \mem1|mem_reg~4130_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((\mem1|mem_reg~4119_combout )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & ((\mem1|mem_reg~4129_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4119_combout ),
	.datad(\mem1|mem_reg~4129_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4130_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4130 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~4141 (
// Equation(s):
// \mem1|mem_reg~4141_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4130_combout  & ((\mem1|mem_reg~4140_combout ))) # (!\mem1|mem_reg~4130_combout  & (\mem1|mem_reg~4109_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4130_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4109_combout ),
	.datac(\mem1|mem_reg~4140_combout ),
	.datad(\mem1|mem_reg~4130_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4141_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4141 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~1856feeder (
// Equation(s):
// \mem1|mem_reg~1856feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1856feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1856feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1856feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N17
dffeas \mem1|mem_reg~1856 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1856feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1856 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1856 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N3
dffeas \mem1|mem_reg~3904 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3904 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3904 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~2880feeder (
// Equation(s):
// \mem1|mem_reg~2880feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2880feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2880feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2880feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \mem1|mem_reg~2880 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2880 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2880 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \mem1|mem_reg~832 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~832 .is_wysiwyg = "true";
defparam \mem1|mem_reg~832 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~4201 (
// Equation(s):
// \mem1|mem_reg~4201_combout  = (\addr[6]~8_combout  & (((\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~2880_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~832_q )))))

	.dataa(\mem1|mem_reg~2880_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~832_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4201_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4201 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~4202 (
// Equation(s):
// \mem1|mem_reg~4202_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4201_combout  & ((\mem1|mem_reg~3904_q ))) # (!\mem1|mem_reg~4201_combout  & (\mem1|mem_reg~1856_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4201_combout ))))

	.dataa(\mem1|mem_reg~1856_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3904_q ),
	.datad(\mem1|mem_reg~4201_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4202_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4202 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~1600feeder (
// Equation(s):
// \mem1|mem_reg~1600feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1600feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1600feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1600feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \mem1|mem_reg~1600 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1600 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1600 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \mem1|mem_reg~3648 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3648 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~2624feeder (
// Equation(s):
// \mem1|mem_reg~2624feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2624feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2624feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2624feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \mem1|mem_reg~2624 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2624 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2624 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \mem1|mem_reg~576 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~576 .is_wysiwyg = "true";
defparam \mem1|mem_reg~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~4194 (
// Equation(s):
// \mem1|mem_reg~4194_combout  = (\addr[6]~8_combout  & (((\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~2624_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~576_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~2624_q ),
	.datac(\mem1|mem_reg~576_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4194_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4194 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~4195 (
// Equation(s):
// \mem1|mem_reg~4195_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4194_combout  & ((\mem1|mem_reg~3648_q ))) # (!\mem1|mem_reg~4194_combout  & (\mem1|mem_reg~1600_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4194_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1600_q ),
	.datac(\mem1|mem_reg~3648_q ),
	.datad(\mem1|mem_reg~4194_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4195_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4195 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~1344feeder (
// Equation(s):
// \mem1|mem_reg~1344feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1344feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1344feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1344feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N17
dffeas \mem1|mem_reg~1344 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1344 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1344 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \mem1|mem_reg~3392 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3392 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \mem1|mem_reg~2368feeder (
// Equation(s):
// \mem1|mem_reg~2368feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2368feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \mem1|mem_reg~2368 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2368 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2368 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \mem1|mem_reg~320 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~320 .is_wysiwyg = "true";
defparam \mem1|mem_reg~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \mem1|mem_reg~4196 (
// Equation(s):
// \mem1|mem_reg~4196_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~2368_q ) # ((\addr[6]~8_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~320_q  & !\addr[6]~8_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2368_q ),
	.datac(\mem1|mem_reg~320_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4196_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4196 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \mem1|mem_reg~4197 (
// Equation(s):
// \mem1|mem_reg~4197_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4196_combout  & ((\mem1|mem_reg~3392_q ))) # (!\mem1|mem_reg~4196_combout  & (\mem1|mem_reg~1344_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4196_combout ))))

	.dataa(\mem1|mem_reg~1344_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3392_q ),
	.datad(\mem1|mem_reg~4196_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4197_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4197 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~1088feeder (
// Equation(s):
// \mem1|mem_reg~1088feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1088feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1088feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1088feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N27
dffeas \mem1|mem_reg~1088 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1088feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1088_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1088 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1088 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \mem1|mem_reg~3136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3136 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~2112feeder (
// Equation(s):
// \mem1|mem_reg~2112feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2112feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \mem1|mem_reg~2112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2112 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2112 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \mem1|mem_reg~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~64 .is_wysiwyg = "true";
defparam \mem1|mem_reg~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~4198 (
// Equation(s):
// \mem1|mem_reg~4198_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~2112_q ) # ((\addr[6]~8_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~64_q  & !\addr[6]~8_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2112_q ),
	.datac(\mem1|mem_reg~64_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4198_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4198 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~4199 (
// Equation(s):
// \mem1|mem_reg~4199_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4198_combout  & ((\mem1|mem_reg~3136_q ))) # (!\mem1|mem_reg~4198_combout  & (\mem1|mem_reg~1088_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4198_combout ))))

	.dataa(\mem1|mem_reg~1088_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3136_q ),
	.datad(\mem1|mem_reg~4198_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4199_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4199 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~4200 (
// Equation(s):
// \mem1|mem_reg~4200_combout  = (\addr[5]~6_combout  & (\addr[4]~4_combout )) # (!\addr[5]~6_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~4197_combout )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~4199_combout )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4197_combout ),
	.datad(\mem1|mem_reg~4199_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4200_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4200 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~4203 (
// Equation(s):
// \mem1|mem_reg~4203_combout  = (\mem1|mem_reg~4200_combout  & ((\mem1|mem_reg~4202_combout ) # ((!\addr[5]~6_combout )))) # (!\mem1|mem_reg~4200_combout  & (((\mem1|mem_reg~4195_combout  & \addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~4202_combout ),
	.datab(\mem1|mem_reg~4195_combout ),
	.datac(\mem1|mem_reg~4200_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4203_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4203 .lut_mask = 16'hACF0;
defparam \mem1|mem_reg~4203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~1280feeder (
// Equation(s):
// \mem1|mem_reg~1280feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1280feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1280feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1280feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \mem1|mem_reg~1280 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1280 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1280 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \mem1|mem_reg~3328 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3328 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~5968 (
// Equation(s):
// \mem1|mem_reg~5968_combout  = !\dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5968_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5968 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \mem1|mem_reg~256 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5968_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~256 .is_wysiwyg = "true";
defparam \mem1|mem_reg~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \mem1|mem_reg~2304 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2304 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~4204 (
// Equation(s):
// \mem1|mem_reg~4204_combout  = (\addr[6]~8_combout  & (((\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~2304_q ))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~256_q ))))

	.dataa(\mem1|mem_reg~256_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~2304_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4204_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4204 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~4204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~4205 (
// Equation(s):
// \mem1|mem_reg~4205_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4204_combout  & ((\mem1|mem_reg~3328_q ))) # (!\mem1|mem_reg~4204_combout  & (\mem1|mem_reg~1280_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4204_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1280_q ),
	.datac(\mem1|mem_reg~3328_q ),
	.datad(\mem1|mem_reg~4204_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4205_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4205 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~2816feeder (
// Equation(s):
// \mem1|mem_reg~2816feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2816feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2816feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2816feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \mem1|mem_reg~2816 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2816 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2816 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N9
dffeas \mem1|mem_reg~768 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~768 .is_wysiwyg = "true";
defparam \mem1|mem_reg~768 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~4211 (
// Equation(s):
// \mem1|mem_reg~4211_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~2816_q ) # ((\addr[6]~8_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~768_q  & !\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~2816_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~768_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4211_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4211 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \mem1|mem_reg~3840 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3840 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3840 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~1792feeder (
// Equation(s):
// \mem1|mem_reg~1792feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1792feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1792feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1792feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \mem1|mem_reg~1792 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1792 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1792 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~4212 (
// Equation(s):
// \mem1|mem_reg~4212_combout  = (\mem1|mem_reg~4211_combout  & (((\mem1|mem_reg~3840_q )) # (!\addr[6]~8_combout ))) # (!\mem1|mem_reg~4211_combout  & (\addr[6]~8_combout  & ((\mem1|mem_reg~1792_q ))))

	.dataa(\mem1|mem_reg~4211_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3840_q ),
	.datad(\mem1|mem_reg~1792_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4212_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4212 .lut_mask = 16'hE6A2;
defparam \mem1|mem_reg~4212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~1024feeder (
// Equation(s):
// \mem1|mem_reg~1024feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1024feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1024feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1024feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \mem1|mem_reg~1024 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1024feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1024 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1024 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \mem1|mem_reg~3072 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3072_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3072 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3072 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~2048feeder (
// Equation(s):
// \mem1|mem_reg~2048feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2048feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2048feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2048feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \mem1|mem_reg~2048 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2048feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2048 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2048 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \mem1|mem_reg~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~0 .is_wysiwyg = "true";
defparam \mem1|mem_reg~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~4208 (
// Equation(s):
// \mem1|mem_reg~4208_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~2048_q ) # ((\addr[6]~8_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~0_q  & !\addr[6]~8_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2048_q ),
	.datac(\mem1|mem_reg~0_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4208_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4208 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~4209 (
// Equation(s):
// \mem1|mem_reg~4209_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4208_combout  & ((\mem1|mem_reg~3072_q ))) # (!\mem1|mem_reg~4208_combout  & (\mem1|mem_reg~1024_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4208_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1024_q ),
	.datac(\mem1|mem_reg~3072_q ),
	.datad(\mem1|mem_reg~4208_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4209_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4209 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~1536feeder (
// Equation(s):
// \mem1|mem_reg~1536feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1536feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1536feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1536feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \mem1|mem_reg~1536 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1536 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1536 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \mem1|mem_reg~3584 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3584 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3584 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \mem1|mem_reg~512 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5761_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~512 .is_wysiwyg = "true";
defparam \mem1|mem_reg~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~2560feeder (
// Equation(s):
// \mem1|mem_reg~2560feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2560feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2560feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2560feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \mem1|mem_reg~2560 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2560 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~4206 (
// Equation(s):
// \mem1|mem_reg~4206_combout  = (\addr[6]~8_combout  & (\addr[7]~1_combout )) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~2560_q ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~512_q ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~512_q ),
	.datad(\mem1|mem_reg~2560_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4206_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4206 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~4207 (
// Equation(s):
// \mem1|mem_reg~4207_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4206_combout  & ((\mem1|mem_reg~3584_q ))) # (!\mem1|mem_reg~4206_combout  & (\mem1|mem_reg~1536_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4206_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1536_q ),
	.datac(\mem1|mem_reg~3584_q ),
	.datad(\mem1|mem_reg~4206_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4207_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4207 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~4210 (
// Equation(s):
// \mem1|mem_reg~4210_combout  = (\addr[4]~4_combout  & (\addr[5]~6_combout )) # (!\addr[4]~4_combout  & ((\addr[5]~6_combout  & ((\mem1|mem_reg~4207_combout ))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~4209_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4209_combout ),
	.datad(\mem1|mem_reg~4207_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4210_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4210 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~4213 (
// Equation(s):
// \mem1|mem_reg~4213_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4210_combout  & ((\mem1|mem_reg~4212_combout ))) # (!\mem1|mem_reg~4210_combout  & (\mem1|mem_reg~4205_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4210_combout ))))

	.dataa(\mem1|mem_reg~4205_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4212_combout ),
	.datad(\mem1|mem_reg~4210_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4213_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4213 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~4214 (
// Equation(s):
// \mem1|mem_reg~4214_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((\mem1|mem_reg~4203_combout )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & ((\mem1|mem_reg~4213_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4203_combout ),
	.datad(\mem1|mem_reg~4213_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4214_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4214 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \mem1|mem_reg~3008feeder (
// Equation(s):
// \mem1|mem_reg~3008feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3008feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3008feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3008feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \mem1|mem_reg~3008 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3008 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3008 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \mem1|mem_reg~4032 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4032 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4032 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~3520feeder (
// Equation(s):
// \mem1|mem_reg~3520feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3520feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3520feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3520feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \mem1|mem_reg~3520 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3520feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3520 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3520 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \mem1|mem_reg~2496 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2496 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2496 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \mem1|mem_reg~4222 (
// Equation(s):
// \mem1|mem_reg~4222_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3520_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2496_q )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3520_q ),
	.datac(\mem1|mem_reg~2496_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4222_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4222 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \mem1|mem_reg~4223 (
// Equation(s):
// \mem1|mem_reg~4223_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4222_combout  & ((\mem1|mem_reg~4032_q ))) # (!\mem1|mem_reg~4222_combout  & (\mem1|mem_reg~3008_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4222_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3008_q ),
	.datac(\mem1|mem_reg~4032_q ),
	.datad(\mem1|mem_reg~4222_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4223_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4223 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~3264feeder (
// Equation(s):
// \mem1|mem_reg~3264feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3264feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3264feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3264feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \mem1|mem_reg~3264 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3264 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~2752feeder (
// Equation(s):
// \mem1|mem_reg~2752feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2752feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2752feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2752feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N17
dffeas \mem1|mem_reg~2752 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2752feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2752 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2752 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N25
dffeas \mem1|mem_reg~2240 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2240 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
cycloneive_lcell_comb \mem1|mem_reg~4215 (
// Equation(s):
// \mem1|mem_reg~4215_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2752_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2240_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~2752_q ),
	.datac(\mem1|mem_reg~2240_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4215_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4215 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N3
dffeas \mem1|mem_reg~3776 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3776 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N2
cycloneive_lcell_comb \mem1|mem_reg~4216 (
// Equation(s):
// \mem1|mem_reg~4216_combout  = (\mem1|mem_reg~4215_combout  & (((\mem1|mem_reg~3776_q ) # (!\addr[6]~8_combout )))) # (!\mem1|mem_reg~4215_combout  & (\mem1|mem_reg~3264_q  & ((\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~3264_q ),
	.datab(\mem1|mem_reg~4215_combout ),
	.datac(\mem1|mem_reg~3776_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4216_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4216 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~704feeder (
// Equation(s):
// \mem1|mem_reg~704feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~704feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~704feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~704feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \mem1|mem_reg~704 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~704 .is_wysiwyg = "true";
defparam \mem1|mem_reg~704 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \mem1|mem_reg~1728 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1728 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1728 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N0
cycloneive_lcell_comb \mem1|mem_reg~1216feeder (
// Equation(s):
// \mem1|mem_reg~1216feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1216feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1216feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1216feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N1
dffeas \mem1|mem_reg~1216 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1216 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1216 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \mem1|mem_reg~192 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~192 .is_wysiwyg = "true";
defparam \mem1|mem_reg~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~4219 (
// Equation(s):
// \mem1|mem_reg~4219_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1216_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~192_q  & !\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~1216_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~192_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4219_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4219 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \mem1|mem_reg~4220 (
// Equation(s):
// \mem1|mem_reg~4220_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4219_combout  & ((\mem1|mem_reg~1728_q ))) # (!\mem1|mem_reg~4219_combout  & (\mem1|mem_reg~704_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4219_combout ))))

	.dataa(\mem1|mem_reg~704_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~1728_q ),
	.datad(\mem1|mem_reg~4219_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4220_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4220 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~960feeder (
// Equation(s):
// \mem1|mem_reg~960feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~960feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~960feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~960feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N9
dffeas \mem1|mem_reg~960 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~960feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~960 .is_wysiwyg = "true";
defparam \mem1|mem_reg~960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~1472feeder (
// Equation(s):
// \mem1|mem_reg~1472feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1472feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1472feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1472feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N9
dffeas \mem1|mem_reg~1472 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1472 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1472 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \mem1|mem_reg~448 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~448 .is_wysiwyg = "true";
defparam \mem1|mem_reg~448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~4217 (
// Equation(s):
// \mem1|mem_reg~4217_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1472_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~448_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1472_q ),
	.datac(\mem1|mem_reg~448_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4217_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4217 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \mem1|mem_reg~1984 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1984 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1984 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \mem1|mem_reg~4218 (
// Equation(s):
// \mem1|mem_reg~4218_combout  = (\mem1|mem_reg~4217_combout  & (((\mem1|mem_reg~1984_q ) # (!\addr[5]~6_combout )))) # (!\mem1|mem_reg~4217_combout  & (\mem1|mem_reg~960_q  & ((\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~960_q ),
	.datab(\mem1|mem_reg~4217_combout ),
	.datac(\mem1|mem_reg~1984_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4218_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4218 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \mem1|mem_reg~4221 (
// Equation(s):
// \mem1|mem_reg~4221_combout  = (\addr[4]~4_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~4218_combout )))) # (!\addr[4]~4_combout  & (!\addr[7]~1_combout  & (\mem1|mem_reg~4220_combout )))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4220_combout ),
	.datad(\mem1|mem_reg~4218_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4221_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4221 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \mem1|mem_reg~4224 (
// Equation(s):
// \mem1|mem_reg~4224_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4221_combout  & (\mem1|mem_reg~4223_combout )) # (!\mem1|mem_reg~4221_combout  & ((\mem1|mem_reg~4216_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4221_combout ))))

	.dataa(\mem1|mem_reg~4223_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4216_combout ),
	.datad(\mem1|mem_reg~4221_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4224_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4224 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~3456feeder (
// Equation(s):
// \mem1|mem_reg~3456feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3456feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3456feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3456feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \mem1|mem_reg~3456 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3456feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3456 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3456 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \mem1|mem_reg~3200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3200 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~2432feeder (
// Equation(s):
// \mem1|mem_reg~2432feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2432feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2432feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2432feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \mem1|mem_reg~2432 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2432 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2432 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \mem1|mem_reg~2176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2176 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~4184 (
// Equation(s):
// \mem1|mem_reg~4184_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~2432_q ) # ((\addr[6]~8_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~2176_q  & !\addr[6]~8_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2432_q ),
	.datac(\mem1|mem_reg~2176_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4184_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4184 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~4185 (
// Equation(s):
// \mem1|mem_reg~4185_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4184_combout  & (\mem1|mem_reg~3456_q )) # (!\mem1|mem_reg~4184_combout  & ((\mem1|mem_reg~3200_q ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4184_combout ))))

	.dataa(\mem1|mem_reg~3456_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3200_q ),
	.datad(\mem1|mem_reg~4184_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4185_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4185 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~3712feeder (
// Equation(s):
// \mem1|mem_reg~3712feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3712feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3712feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3712feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \mem1|mem_reg~3712 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3712 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3712 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \mem1|mem_reg~3968 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3968 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3968 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~2944feeder (
// Equation(s):
// \mem1|mem_reg~2944feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2944feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2944feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2944feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \mem1|mem_reg~2944 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2944feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2944 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2944 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \mem1|mem_reg~2688 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2688 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \mem1|mem_reg~4191 (
// Equation(s):
// \mem1|mem_reg~4191_combout  = (\addr[6]~8_combout  & (((\addr[4]~4_combout )))) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~2944_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~2688_q )))))

	.dataa(\mem1|mem_reg~2944_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~2688_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4191_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4191 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \mem1|mem_reg~4192 (
// Equation(s):
// \mem1|mem_reg~4192_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4191_combout  & ((\mem1|mem_reg~3968_q ))) # (!\mem1|mem_reg~4191_combout  & (\mem1|mem_reg~3712_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4191_combout ))))

	.dataa(\mem1|mem_reg~3712_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3968_q ),
	.datad(\mem1|mem_reg~4191_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4192_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4192 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~1152feeder (
// Equation(s):
// \mem1|mem_reg~1152feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1152feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1152feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1152feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N25
dffeas \mem1|mem_reg~1152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1152 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1152 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \mem1|mem_reg~1408 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1408 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~384feeder (
// Equation(s):
// \mem1|mem_reg~384feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~384feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~384feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~384feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \mem1|mem_reg~384 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~384feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~384 .is_wysiwyg = "true";
defparam \mem1|mem_reg~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \mem1|mem_reg~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~128 .is_wysiwyg = "true";
defparam \mem1|mem_reg~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~4188 (
// Equation(s):
// \mem1|mem_reg~4188_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~384_q ) # ((\addr[6]~8_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~128_q  & !\addr[6]~8_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~384_q ),
	.datac(\mem1|mem_reg~128_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4188_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4188 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \mem1|mem_reg~4189 (
// Equation(s):
// \mem1|mem_reg~4189_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4188_combout  & ((\mem1|mem_reg~1408_q ))) # (!\mem1|mem_reg~4188_combout  & (\mem1|mem_reg~1152_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4188_combout ))))

	.dataa(\mem1|mem_reg~1152_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~1408_q ),
	.datad(\mem1|mem_reg~4188_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4189_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4189 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~1664feeder (
// Equation(s):
// \mem1|mem_reg~1664feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1664feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1664feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1664feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N9
dffeas \mem1|mem_reg~1664 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1664 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1664 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \mem1|mem_reg~1920 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1920 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1920 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~896feeder (
// Equation(s):
// \mem1|mem_reg~896feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~896feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~896feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~896feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \mem1|mem_reg~896 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~896 .is_wysiwyg = "true";
defparam \mem1|mem_reg~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \mem1|mem_reg~640 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~640 .is_wysiwyg = "true";
defparam \mem1|mem_reg~640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~4186 (
// Equation(s):
// \mem1|mem_reg~4186_combout  = (\addr[6]~8_combout  & (((\addr[4]~4_combout )))) # (!\addr[6]~8_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~896_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~640_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~896_q ),
	.datac(\mem1|mem_reg~640_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4186_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4186 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \mem1|mem_reg~4187 (
// Equation(s):
// \mem1|mem_reg~4187_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4186_combout  & ((\mem1|mem_reg~1920_q ))) # (!\mem1|mem_reg~4186_combout  & (\mem1|mem_reg~1664_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4186_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1664_q ),
	.datac(\mem1|mem_reg~1920_q ),
	.datad(\mem1|mem_reg~4186_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4187_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4187 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \mem1|mem_reg~4190 (
// Equation(s):
// \mem1|mem_reg~4190_combout  = (\addr[5]~6_combout  & (((\addr[7]~1_combout ) # (\mem1|mem_reg~4187_combout )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~4189_combout  & (!\addr[7]~1_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4189_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4187_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4190_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4190 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \mem1|mem_reg~4193 (
// Equation(s):
// \mem1|mem_reg~4193_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4190_combout  & ((\mem1|mem_reg~4192_combout ))) # (!\mem1|mem_reg~4190_combout  & (\mem1|mem_reg~4185_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4190_combout ))))

	.dataa(\mem1|mem_reg~4185_combout ),
	.datab(\mem1|mem_reg~4192_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4190_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4193_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4193 .lut_mask = 16'hCFA0;
defparam \mem1|mem_reg~4193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~4225 (
// Equation(s):
// \mem1|mem_reg~4225_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4214_combout  & (\mem1|mem_reg~4224_combout )) # (!\mem1|mem_reg~4214_combout  & ((\mem1|mem_reg~4193_combout ))))) # (!\addr[3]~10_combout  & (\mem1|mem_reg~4214_combout ))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4214_combout ),
	.datac(\mem1|mem_reg~4224_combout ),
	.datad(\mem1|mem_reg~4193_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4225_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4225 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~1424feeder (
// Equation(s):
// \mem1|mem_reg~1424feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1424feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1424feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1424feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N9
dffeas \mem1|mem_reg~1424 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1424 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1424 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~3216feeder (
// Equation(s):
// \mem1|mem_reg~3216feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3216feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3216feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3216feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N17
dffeas \mem1|mem_reg~3216 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3216 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3216 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N1
dffeas \mem1|mem_reg~1168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1168 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~4144 (
// Equation(s):
// \mem1|mem_reg~4144_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~3216_q ) # ((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1168_q  & !\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~3216_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~1168_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4144_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4144 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N3
dffeas \mem1|mem_reg~3472 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3472 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~4145 (
// Equation(s):
// \mem1|mem_reg~4145_combout  = (\mem1|mem_reg~4144_combout  & (((\mem1|mem_reg~3472_q ) # (!\addr[4]~4_combout )))) # (!\mem1|mem_reg~4144_combout  & (\mem1|mem_reg~1424_q  & ((\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~1424_q ),
	.datab(\mem1|mem_reg~4144_combout ),
	.datac(\mem1|mem_reg~3472_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4145_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4145 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
cycloneive_lcell_comb \mem1|mem_reg~2192feeder (
// Equation(s):
// \mem1|mem_reg~2192feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2192feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N25
dffeas \mem1|mem_reg~2192 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2192 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2192 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N3
dffeas \mem1|mem_reg~2448 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2448 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~400feeder (
// Equation(s):
// \mem1|mem_reg~400feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~400feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~400feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~400feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \mem1|mem_reg~400 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~400 .is_wysiwyg = "true";
defparam \mem1|mem_reg~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \mem1|mem_reg~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~144 .is_wysiwyg = "true";
defparam \mem1|mem_reg~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~4146 (
// Equation(s):
// \mem1|mem_reg~4146_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~400_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~144_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~400_q ),
	.datac(\mem1|mem_reg~144_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4146_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4146 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
cycloneive_lcell_comb \mem1|mem_reg~4147 (
// Equation(s):
// \mem1|mem_reg~4147_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4146_combout  & ((\mem1|mem_reg~2448_q ))) # (!\mem1|mem_reg~4146_combout  & (\mem1|mem_reg~2192_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4146_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2192_q ),
	.datac(\mem1|mem_reg~2448_q ),
	.datad(\mem1|mem_reg~4146_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4147_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4147 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~4148 (
// Equation(s):
// \mem1|mem_reg~4148_combout  = (\addr[6]~8_combout  & ((\addr[5]~6_combout ) # ((\mem1|mem_reg~4145_combout )))) # (!\addr[6]~8_combout  & (!\addr[5]~6_combout  & ((\mem1|mem_reg~4147_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4145_combout ),
	.datad(\mem1|mem_reg~4147_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4148_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4148 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~912feeder (
// Equation(s):
// \mem1|mem_reg~912feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~912feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~912feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~912feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \mem1|mem_reg~912 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~912feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~912 .is_wysiwyg = "true";
defparam \mem1|mem_reg~912 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \mem1|mem_reg~656 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~656 .is_wysiwyg = "true";
defparam \mem1|mem_reg~656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~4142 (
// Equation(s):
// \mem1|mem_reg~4142_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~912_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~656_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~912_q ),
	.datac(\mem1|mem_reg~656_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4142_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4142 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \mem1|mem_reg~2704 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2704 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2704 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~2960feeder (
// Equation(s):
// \mem1|mem_reg~2960feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2960feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2960feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2960feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \mem1|mem_reg~2960 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2960feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2960 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~4143 (
// Equation(s):
// \mem1|mem_reg~4143_combout  = (\mem1|mem_reg~4142_combout  & (((\mem1|mem_reg~2960_q )) # (!\addr[7]~1_combout ))) # (!\mem1|mem_reg~4142_combout  & (\addr[7]~1_combout  & (\mem1|mem_reg~2704_q )))

	.dataa(\mem1|mem_reg~4142_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~2704_q ),
	.datad(\mem1|mem_reg~2960_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4143_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4143 .lut_mask = 16'hEA62;
defparam \mem1|mem_reg~4143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~3728feeder (
// Equation(s):
// \mem1|mem_reg~3728feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3728feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3728feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3728feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N25
dffeas \mem1|mem_reg~3728 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3728 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3728 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y17_N3
dffeas \mem1|mem_reg~3984 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3984 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3984 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N16
cycloneive_lcell_comb \mem1|mem_reg~1936feeder (
// Equation(s):
// \mem1|mem_reg~1936feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1936feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1936feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1936feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N17
dffeas \mem1|mem_reg~1936 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1936feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1936 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1936 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y15_N17
dffeas \mem1|mem_reg~1680 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1680 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~4149 (
// Equation(s):
// \mem1|mem_reg~4149_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~1936_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~1680_q )))))

	.dataa(\mem1|mem_reg~1936_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~1680_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4149_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4149 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~4150 (
// Equation(s):
// \mem1|mem_reg~4150_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4149_combout  & ((\mem1|mem_reg~3984_q ))) # (!\mem1|mem_reg~4149_combout  & (\mem1|mem_reg~3728_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4149_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3728_q ),
	.datac(\mem1|mem_reg~3984_q ),
	.datad(\mem1|mem_reg~4149_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4150_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4150 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~4151 (
// Equation(s):
// \mem1|mem_reg~4151_combout  = (\mem1|mem_reg~4148_combout  & (((\mem1|mem_reg~4150_combout )) # (!\addr[5]~6_combout ))) # (!\mem1|mem_reg~4148_combout  & (\addr[5]~6_combout  & (\mem1|mem_reg~4143_combout )))

	.dataa(\mem1|mem_reg~4148_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4143_combout ),
	.datad(\mem1|mem_reg~4150_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4151_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4151 .lut_mask = 16'hEA62;
defparam \mem1|mem_reg~4151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~2640feeder (
// Equation(s):
// \mem1|mem_reg~2640feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2640feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2640feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2640feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N25
dffeas \mem1|mem_reg~2640 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2640feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2640 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2640 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N9
dffeas \mem1|mem_reg~3664 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3664 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3664 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~3152feeder (
// Equation(s):
// \mem1|mem_reg~3152feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3152feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3152feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3152feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N1
dffeas \mem1|mem_reg~3152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3152 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3152 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \mem1|mem_reg~2128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2128 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~4152 (
// Equation(s):
// \mem1|mem_reg~4152_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~3152_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~2128_q  & !\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~3152_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~2128_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4152_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4152 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~4153 (
// Equation(s):
// \mem1|mem_reg~4153_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4152_combout  & ((\mem1|mem_reg~3664_q ))) # (!\mem1|mem_reg~4152_combout  & (\mem1|mem_reg~2640_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4152_combout ))))

	.dataa(\mem1|mem_reg~2640_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~3664_q ),
	.datad(\mem1|mem_reg~4152_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4153_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4153 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~2896feeder (
// Equation(s):
// \mem1|mem_reg~2896feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2896feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2896feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2896feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N19
dffeas \mem1|mem_reg~2896 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2896 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2896 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \mem1|mem_reg~2384 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2384 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~4159 (
// Equation(s):
// \mem1|mem_reg~4159_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2896_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2384_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~2896_q ),
	.datac(\mem1|mem_reg~2384_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4159_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4159 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~3408feeder (
// Equation(s):
// \mem1|mem_reg~3408feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3408feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3408feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3408feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N25
dffeas \mem1|mem_reg~3408 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3408 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3408 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N19
dffeas \mem1|mem_reg~3920 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3920 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3920 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~4160 (
// Equation(s):
// \mem1|mem_reg~4160_combout  = (\mem1|mem_reg~4159_combout  & (((\mem1|mem_reg~3920_q ) # (!\addr[6]~8_combout )))) # (!\mem1|mem_reg~4159_combout  & (\mem1|mem_reg~3408_q  & ((\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~4159_combout ),
	.datab(\mem1|mem_reg~3408_q ),
	.datac(\mem1|mem_reg~3920_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4160_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4160 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~592feeder (
// Equation(s):
// \mem1|mem_reg~592feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~592feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~592feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~592feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N19
dffeas \mem1|mem_reg~592 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~592feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~592 .is_wysiwyg = "true";
defparam \mem1|mem_reg~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N27
dffeas \mem1|mem_reg~1616 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1616 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1616 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~1104feeder (
// Equation(s):
// \mem1|mem_reg~1104feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1104feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N25
dffeas \mem1|mem_reg~1104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1104 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1104 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N25
dffeas \mem1|mem_reg~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~80 .is_wysiwyg = "true";
defparam \mem1|mem_reg~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~4156 (
// Equation(s):
// \mem1|mem_reg~4156_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~1104_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~80_q )))))

	.dataa(\mem1|mem_reg~1104_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~80_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4156_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4156 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~4157 (
// Equation(s):
// \mem1|mem_reg~4157_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4156_combout  & ((\mem1|mem_reg~1616_q ))) # (!\mem1|mem_reg~4156_combout  & (\mem1|mem_reg~592_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4156_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~592_q ),
	.datac(\mem1|mem_reg~1616_q ),
	.datad(\mem1|mem_reg~4156_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4157_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4157 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~1360feeder (
// Equation(s):
// \mem1|mem_reg~1360feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1360feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1360feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1360feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N17
dffeas \mem1|mem_reg~1360 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1360 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1360 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~848feeder (
// Equation(s):
// \mem1|mem_reg~848feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~848feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~848feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~848feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N1
dffeas \mem1|mem_reg~848 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~848feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~848 .is_wysiwyg = "true";
defparam \mem1|mem_reg~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \mem1|mem_reg~336 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~336 .is_wysiwyg = "true";
defparam \mem1|mem_reg~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~4154 (
// Equation(s):
// \mem1|mem_reg~4154_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~848_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~336_q )))))

	.dataa(\mem1|mem_reg~848_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~336_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4154_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4154 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N11
dffeas \mem1|mem_reg~1872 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1872 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~4155 (
// Equation(s):
// \mem1|mem_reg~4155_combout  = (\mem1|mem_reg~4154_combout  & (((\mem1|mem_reg~1872_q ) # (!\addr[6]~8_combout )))) # (!\mem1|mem_reg~4154_combout  & (\mem1|mem_reg~1360_q  & ((\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~1360_q ),
	.datab(\mem1|mem_reg~4154_combout ),
	.datac(\mem1|mem_reg~1872_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4155_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4155 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~4158 (
// Equation(s):
// \mem1|mem_reg~4158_combout  = (\addr[4]~4_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~4155_combout )))) # (!\addr[4]~4_combout  & (!\addr[7]~1_combout  & (\mem1|mem_reg~4157_combout )))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4157_combout ),
	.datad(\mem1|mem_reg~4155_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4158_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4158 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~4161 (
// Equation(s):
// \mem1|mem_reg~4161_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4158_combout  & ((\mem1|mem_reg~4160_combout ))) # (!\mem1|mem_reg~4158_combout  & (\mem1|mem_reg~4153_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4158_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4153_combout ),
	.datac(\mem1|mem_reg~4160_combout ),
	.datad(\mem1|mem_reg~4158_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4161_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4161 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~3600feeder (
// Equation(s):
// \mem1|mem_reg~3600feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3600feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3600feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3600feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N27
dffeas \mem1|mem_reg~3600 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3600 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3600 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N3
dffeas \mem1|mem_reg~3856 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3856 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~1808feeder (
// Equation(s):
// \mem1|mem_reg~1808feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1808feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N9
dffeas \mem1|mem_reg~1808 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1808 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1808 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N17
dffeas \mem1|mem_reg~1552 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1552 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1552 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~4169 (
// Equation(s):
// \mem1|mem_reg~4169_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~1808_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~1552_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~1808_q ),
	.datac(\mem1|mem_reg~1552_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4169_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4169 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~4170 (
// Equation(s):
// \mem1|mem_reg~4170_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4169_combout  & ((\mem1|mem_reg~3856_q ))) # (!\mem1|mem_reg~4169_combout  & (\mem1|mem_reg~3600_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4169_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~3600_q ),
	.datac(\mem1|mem_reg~3856_q ),
	.datad(\mem1|mem_reg~4169_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4170_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4170 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~2576feeder (
// Equation(s):
// \mem1|mem_reg~2576feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2576feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2576feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2576feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N1
dffeas \mem1|mem_reg~2576 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2576feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2576 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2576 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y16_N9
dffeas \mem1|mem_reg~2832 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2832 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2832 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~784feeder (
// Equation(s):
// \mem1|mem_reg~784feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~784feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~784feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~784feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N17
dffeas \mem1|mem_reg~784 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~784 .is_wysiwyg = "true";
defparam \mem1|mem_reg~784 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N3
dffeas \mem1|mem_reg~528 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~528 .is_wysiwyg = "true";
defparam \mem1|mem_reg~528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~4164 (
// Equation(s):
// \mem1|mem_reg~4164_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~784_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~528_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~784_q ),
	.datac(\mem1|mem_reg~528_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4164_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4164 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~4165 (
// Equation(s):
// \mem1|mem_reg~4165_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4164_combout  & ((\mem1|mem_reg~2832_q ))) # (!\mem1|mem_reg~4164_combout  & (\mem1|mem_reg~2576_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4164_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2576_q ),
	.datac(\mem1|mem_reg~2832_q ),
	.datad(\mem1|mem_reg~4164_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4165_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4165 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~2064feeder (
// Equation(s):
// \mem1|mem_reg~2064feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2064feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2064feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2064feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \mem1|mem_reg~2064 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2064feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2064 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2064 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y16_N11
dffeas \mem1|mem_reg~2320 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2320 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~272feeder (
// Equation(s):
// \mem1|mem_reg~272feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~272feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~272feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~272feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \mem1|mem_reg~272 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~272 .is_wysiwyg = "true";
defparam \mem1|mem_reg~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N9
dffeas \mem1|mem_reg~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~16 .is_wysiwyg = "true";
defparam \mem1|mem_reg~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~4166 (
// Equation(s):
// \mem1|mem_reg~4166_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~272_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~16_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~272_q ),
	.datac(\mem1|mem_reg~16_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4166_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4166 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~4167 (
// Equation(s):
// \mem1|mem_reg~4167_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4166_combout  & ((\mem1|mem_reg~2320_q ))) # (!\mem1|mem_reg~4166_combout  & (\mem1|mem_reg~2064_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4166_combout ))))

	.dataa(\mem1|mem_reg~2064_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~2320_q ),
	.datad(\mem1|mem_reg~4166_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4167_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4167 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~4168 (
// Equation(s):
// \mem1|mem_reg~4168_combout  = (\addr[5]~6_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~4165_combout )))) # (!\addr[5]~6_combout  & (!\addr[6]~8_combout  & ((\mem1|mem_reg~4167_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4165_combout ),
	.datad(\mem1|mem_reg~4167_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4168_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4168 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N0
cycloneive_lcell_comb \mem1|mem_reg~1296feeder (
// Equation(s):
// \mem1|mem_reg~1296feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1296feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1296feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1296feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N1
dffeas \mem1|mem_reg~1296 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1296 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1296 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N1
dffeas \mem1|mem_reg~1040 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1040 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1040 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~4162 (
// Equation(s):
// \mem1|mem_reg~4162_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~1296_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~1040_q  & !\addr[7]~1_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1296_q ),
	.datac(\mem1|mem_reg~1040_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4162_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4162 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N9
dffeas \mem1|mem_reg~3344 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3344 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~3088feeder (
// Equation(s):
// \mem1|mem_reg~3088feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3088feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3088feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3088feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N25
dffeas \mem1|mem_reg~3088 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3088feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3088_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3088 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3088 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~4163 (
// Equation(s):
// \mem1|mem_reg~4163_combout  = (\mem1|mem_reg~4162_combout  & (((\mem1|mem_reg~3344_q )) # (!\addr[7]~1_combout ))) # (!\mem1|mem_reg~4162_combout  & (\addr[7]~1_combout  & ((\mem1|mem_reg~3088_q ))))

	.dataa(\mem1|mem_reg~4162_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~3344_q ),
	.datad(\mem1|mem_reg~3088_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4163_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4163 .lut_mask = 16'hE6A2;
defparam \mem1|mem_reg~4163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~4171 (
// Equation(s):
// \mem1|mem_reg~4171_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4168_combout  & (\mem1|mem_reg~4170_combout )) # (!\mem1|mem_reg~4168_combout  & ((\mem1|mem_reg~4163_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4168_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4170_combout ),
	.datac(\mem1|mem_reg~4168_combout ),
	.datad(\mem1|mem_reg~4163_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4171_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4171 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~4171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~4172 (
// Equation(s):
// \mem1|mem_reg~4172_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((\mem1|mem_reg~4161_combout )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & ((\mem1|mem_reg~4171_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4161_combout ),
	.datad(\mem1|mem_reg~4171_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4172_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4172 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~976feeder (
// Equation(s):
// \mem1|mem_reg~976feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~976feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~976feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~976feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N17
dffeas \mem1|mem_reg~976 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~976 .is_wysiwyg = "true";
defparam \mem1|mem_reg~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N19
dffeas \mem1|mem_reg~2000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2000 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \mem1|mem_reg~1488feeder (
// Equation(s):
// \mem1|mem_reg~1488feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1488feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1488feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1488feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \mem1|mem_reg~1488 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1488feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1488 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1488 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N25
dffeas \mem1|mem_reg~464 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~464 .is_wysiwyg = "true";
defparam \mem1|mem_reg~464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N24
cycloneive_lcell_comb \mem1|mem_reg~4173 (
// Equation(s):
// \mem1|mem_reg~4173_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~1488_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~464_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1488_q ),
	.datac(\mem1|mem_reg~464_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4173_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4173 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N18
cycloneive_lcell_comb \mem1|mem_reg~4174 (
// Equation(s):
// \mem1|mem_reg~4174_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4173_combout  & ((\mem1|mem_reg~2000_q ))) # (!\mem1|mem_reg~4173_combout  & (\mem1|mem_reg~976_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4173_combout ))))

	.dataa(\mem1|mem_reg~976_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~2000_q ),
	.datad(\mem1|mem_reg~4173_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4174_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4174 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~3536feeder (
// Equation(s):
// \mem1|mem_reg~3536feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3536feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3536feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3536feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N9
dffeas \mem1|mem_reg~3536 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3536 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3536 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \mem1|mem_reg~2512 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2512 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~4180 (
// Equation(s):
// \mem1|mem_reg~4180_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~3536_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~2512_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~3536_q ),
	.datac(\mem1|mem_reg~2512_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4180_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4180 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~3024feeder (
// Equation(s):
// \mem1|mem_reg~3024feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3024feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3024feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3024feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N9
dffeas \mem1|mem_reg~3024 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3024feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3024 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3024 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \mem1|mem_reg~4048 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4048 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4048 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~4181 (
// Equation(s):
// \mem1|mem_reg~4181_combout  = (\mem1|mem_reg~4180_combout  & (((\mem1|mem_reg~4048_q ) # (!\addr[5]~6_combout )))) # (!\mem1|mem_reg~4180_combout  & (\mem1|mem_reg~3024_q  & ((\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~4180_combout ),
	.datab(\mem1|mem_reg~3024_q ),
	.datac(\mem1|mem_reg~4048_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4181_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4181 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~1232feeder (
// Equation(s):
// \mem1|mem_reg~1232feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1232feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas \mem1|mem_reg~1232 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1232 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1232 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N9
dffeas \mem1|mem_reg~1744 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1744 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1744 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~720feeder (
// Equation(s):
// \mem1|mem_reg~720feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~720feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~720feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~720feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \mem1|mem_reg~720 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~720 .is_wysiwyg = "true";
defparam \mem1|mem_reg~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \mem1|mem_reg~208 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~208 .is_wysiwyg = "true";
defparam \mem1|mem_reg~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~4177 (
// Equation(s):
// \mem1|mem_reg~4177_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~720_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~208_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~720_q ),
	.datac(\mem1|mem_reg~208_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4177_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4177 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~4178 (
// Equation(s):
// \mem1|mem_reg~4178_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4177_combout  & ((\mem1|mem_reg~1744_q ))) # (!\mem1|mem_reg~4177_combout  & (\mem1|mem_reg~1232_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4177_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1232_q ),
	.datac(\mem1|mem_reg~1744_q ),
	.datad(\mem1|mem_reg~4177_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4178_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4178 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneive_lcell_comb \mem1|mem_reg~3280feeder (
// Equation(s):
// \mem1|mem_reg~3280feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3280feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3280feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3280feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N9
dffeas \mem1|mem_reg~3280 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3280 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3280 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N19
dffeas \mem1|mem_reg~3792 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3792 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3792 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~2768feeder (
// Equation(s):
// \mem1|mem_reg~2768feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2768feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2768feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2768feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N1
dffeas \mem1|mem_reg~2768 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2768feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2768 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2768 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N3
dffeas \mem1|mem_reg~2256 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2256 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~4175 (
// Equation(s):
// \mem1|mem_reg~4175_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2768_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2256_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~2768_q ),
	.datac(\mem1|mem_reg~2256_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4175_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4175 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneive_lcell_comb \mem1|mem_reg~4176 (
// Equation(s):
// \mem1|mem_reg~4176_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4175_combout  & ((\mem1|mem_reg~3792_q ))) # (!\mem1|mem_reg~4175_combout  & (\mem1|mem_reg~3280_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4175_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~3280_q ),
	.datac(\mem1|mem_reg~3792_q ),
	.datad(\mem1|mem_reg~4175_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4176_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4176 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N28
cycloneive_lcell_comb \mem1|mem_reg~4179 (
// Equation(s):
// \mem1|mem_reg~4179_combout  = (\addr[7]~1_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~4176_combout )))) # (!\addr[7]~1_combout  & (!\addr[4]~4_combout  & (\mem1|mem_reg~4178_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4178_combout ),
	.datad(\mem1|mem_reg~4176_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4179_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4179 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N22
cycloneive_lcell_comb \mem1|mem_reg~4182 (
// Equation(s):
// \mem1|mem_reg~4182_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4179_combout  & ((\mem1|mem_reg~4181_combout ))) # (!\mem1|mem_reg~4179_combout  & (\mem1|mem_reg~4174_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4179_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4174_combout ),
	.datac(\mem1|mem_reg~4181_combout ),
	.datad(\mem1|mem_reg~4179_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4182_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4182 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~4183 (
// Equation(s):
// \mem1|mem_reg~4183_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4172_combout  & ((\mem1|mem_reg~4182_combout ))) # (!\mem1|mem_reg~4172_combout  & (\mem1|mem_reg~4151_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4172_combout ))))

	.dataa(\mem1|mem_reg~4151_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4172_combout ),
	.datad(\mem1|mem_reg~4182_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4183_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4183 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~4183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~4226 (
// Equation(s):
// \mem1|mem_reg~4226_combout  = (\addr[0]~16_combout  & ((\addr[1]~14_combout ) # ((\mem1|mem_reg~4183_combout )))) # (!\addr[0]~16_combout  & (!\addr[1]~14_combout  & (\mem1|mem_reg~4225_combout )))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~4225_combout ),
	.datad(\mem1|mem_reg~4183_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4226_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4226 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~432feeder (
// Equation(s):
// \mem1|mem_reg~432feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~432feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~432feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~432feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \mem1|mem_reg~432 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~432 .is_wysiwyg = "true";
defparam \mem1|mem_reg~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \mem1|mem_reg~2480 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2480 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~2224feeder (
// Equation(s):
// \mem1|mem_reg~2224feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2224feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N9
dffeas \mem1|mem_reg~2224 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2224 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2224 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N1
dffeas \mem1|mem_reg~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~176 .is_wysiwyg = "true";
defparam \mem1|mem_reg~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneive_lcell_comb \mem1|mem_reg~4231 (
// Equation(s):
// \mem1|mem_reg~4231_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~2224_q ) # ((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~176_q  & !\addr[4]~4_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2224_q ),
	.datac(\mem1|mem_reg~176_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4231_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4231 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~4232 (
// Equation(s):
// \mem1|mem_reg~4232_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4231_combout  & ((\mem1|mem_reg~2480_q ))) # (!\mem1|mem_reg~4231_combout  & (\mem1|mem_reg~432_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4231_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~432_q ),
	.datac(\mem1|mem_reg~2480_q ),
	.datad(\mem1|mem_reg~4231_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4232_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4232 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~1456feeder (
// Equation(s):
// \mem1|mem_reg~1456feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1456feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1456feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1456feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \mem1|mem_reg~1456 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1456feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1456 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1456 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N11
dffeas \mem1|mem_reg~3504 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3504 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3504 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N3
dffeas \mem1|mem_reg~1200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1200 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~3248feeder (
// Equation(s):
// \mem1|mem_reg~3248feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3248feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3248feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3248feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N1
dffeas \mem1|mem_reg~3248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3248 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~4229 (
// Equation(s):
// \mem1|mem_reg~4229_combout  = (\addr[4]~4_combout  & (\addr[7]~1_combout )) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~3248_q ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~1200_q ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~1200_q ),
	.datad(\mem1|mem_reg~3248_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4229_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4229 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~4230 (
// Equation(s):
// \mem1|mem_reg~4230_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4229_combout  & ((\mem1|mem_reg~3504_q ))) # (!\mem1|mem_reg~4229_combout  & (\mem1|mem_reg~1456_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4229_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1456_q ),
	.datac(\mem1|mem_reg~3504_q ),
	.datad(\mem1|mem_reg~4229_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4230_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4230 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~4233 (
// Equation(s):
// \mem1|mem_reg~4233_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout ) # (\mem1|mem_reg~4230_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4232_combout  & (!\addr[5]~6_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4232_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4230_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4233_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4233 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~3760feeder (
// Equation(s):
// \mem1|mem_reg~3760feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3760feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3760feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3760feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N1
dffeas \mem1|mem_reg~3760 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3760feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3760 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3760 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N11
dffeas \mem1|mem_reg~4016 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4016 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4016 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneive_lcell_comb \mem1|mem_reg~1968feeder (
// Equation(s):
// \mem1|mem_reg~1968feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1968feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1968feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1968feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N1
dffeas \mem1|mem_reg~1968 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1968feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1968 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1968 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N3
dffeas \mem1|mem_reg~1712 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1712 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneive_lcell_comb \mem1|mem_reg~4234 (
// Equation(s):
// \mem1|mem_reg~4234_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~1968_q ) # ((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~1712_q  & !\addr[7]~1_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1968_q ),
	.datac(\mem1|mem_reg~1712_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4234_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4234 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~4235 (
// Equation(s):
// \mem1|mem_reg~4235_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4234_combout  & ((\mem1|mem_reg~4016_q ))) # (!\mem1|mem_reg~4234_combout  & (\mem1|mem_reg~3760_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4234_combout ))))

	.dataa(\mem1|mem_reg~3760_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4016_q ),
	.datad(\mem1|mem_reg~4234_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4235_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4235 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~2992feeder (
// Equation(s):
// \mem1|mem_reg~2992feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2992feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2992feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2992feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \mem1|mem_reg~2992 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2992feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2992 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2992 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N3
dffeas \mem1|mem_reg~2736 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2736 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneive_lcell_comb \mem1|mem_reg~944feeder (
// Equation(s):
// \mem1|mem_reg~944feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~944feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~944feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~944feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N9
dffeas \mem1|mem_reg~944 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~944feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~944 .is_wysiwyg = "true";
defparam \mem1|mem_reg~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \mem1|mem_reg~688 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~688 .is_wysiwyg = "true";
defparam \mem1|mem_reg~688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~4227 (
// Equation(s):
// \mem1|mem_reg~4227_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~944_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~688_q )))))

	.dataa(\mem1|mem_reg~944_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~688_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4227_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4227 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~4228 (
// Equation(s):
// \mem1|mem_reg~4228_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4227_combout  & (\mem1|mem_reg~2992_q )) # (!\mem1|mem_reg~4227_combout  & ((\mem1|mem_reg~2736_q ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4227_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2992_q ),
	.datac(\mem1|mem_reg~2736_q ),
	.datad(\mem1|mem_reg~4227_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4228_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4228 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~4236 (
// Equation(s):
// \mem1|mem_reg~4236_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4233_combout  & (\mem1|mem_reg~4235_combout )) # (!\mem1|mem_reg~4233_combout  & ((\mem1|mem_reg~4228_combout ))))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~4233_combout ))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4233_combout ),
	.datac(\mem1|mem_reg~4235_combout ),
	.datad(\mem1|mem_reg~4228_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4236_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4236 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~1840feeder (
// Equation(s):
// \mem1|mem_reg~1840feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1840feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1840feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1840feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N25
dffeas \mem1|mem_reg~1840 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1840 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1840 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N3
dffeas \mem1|mem_reg~3888 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3888 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3888 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~3632feeder (
// Equation(s):
// \mem1|mem_reg~3632feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3632feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3632feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3632feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N27
dffeas \mem1|mem_reg~3632 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3632 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3632 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N1
dffeas \mem1|mem_reg~1584 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1584 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~4254 (
// Equation(s):
// \mem1|mem_reg~4254_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~3632_q ) # ((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~1584_q  & !\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~3632_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~1584_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4254_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4254 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~4255 (
// Equation(s):
// \mem1|mem_reg~4255_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4254_combout  & ((\mem1|mem_reg~3888_q ))) # (!\mem1|mem_reg~4254_combout  & (\mem1|mem_reg~1840_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4254_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~1840_q ),
	.datac(\mem1|mem_reg~3888_q ),
	.datad(\mem1|mem_reg~4254_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4255_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4255 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~816feeder (
// Equation(s):
// \mem1|mem_reg~816feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~816feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~816feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~816feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N25
dffeas \mem1|mem_reg~816 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~816 .is_wysiwyg = "true";
defparam \mem1|mem_reg~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N3
dffeas \mem1|mem_reg~2864 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2864 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2864 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~2608feeder (
// Equation(s):
// \mem1|mem_reg~2608feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2608feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2608feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2608feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N17
dffeas \mem1|mem_reg~2608 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2608 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2608 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N25
dffeas \mem1|mem_reg~560 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~560 .is_wysiwyg = "true";
defparam \mem1|mem_reg~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~4249 (
// Equation(s):
// \mem1|mem_reg~4249_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout )))) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~2608_q )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~560_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2608_q ),
	.datac(\mem1|mem_reg~560_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4249_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4249 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~4250 (
// Equation(s):
// \mem1|mem_reg~4250_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4249_combout  & ((\mem1|mem_reg~2864_q ))) # (!\mem1|mem_reg~4249_combout  & (\mem1|mem_reg~816_q )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4249_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~816_q ),
	.datac(\mem1|mem_reg~2864_q ),
	.datad(\mem1|mem_reg~4249_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4250_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4250 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~2096feeder (
// Equation(s):
// \mem1|mem_reg~2096feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2096feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2096feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2096feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N9
dffeas \mem1|mem_reg~2096 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2096feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2096_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2096 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2096 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N25
dffeas \mem1|mem_reg~2352 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2352 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~5970 (
// Equation(s):
// \mem1|mem_reg~5970_combout  = !\dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5970_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5970 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~5970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N1
dffeas \mem1|mem_reg~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5970_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~48 .is_wysiwyg = "true";
defparam \mem1|mem_reg~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N7
dffeas \mem1|mem_reg~304 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~304 .is_wysiwyg = "true";
defparam \mem1|mem_reg~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~4251 (
// Equation(s):
// \mem1|mem_reg~4251_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~304_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~48_q ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~48_q ),
	.datac(\mem1|mem_reg~304_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4251_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4251 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~4251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~4252 (
// Equation(s):
// \mem1|mem_reg~4252_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4251_combout  & ((\mem1|mem_reg~2352_q ))) # (!\mem1|mem_reg~4251_combout  & (\mem1|mem_reg~2096_q )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4251_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2096_q ),
	.datac(\mem1|mem_reg~2352_q ),
	.datad(\mem1|mem_reg~4251_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4252_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4252 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~4253 (
// Equation(s):
// \mem1|mem_reg~4253_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~4250_combout )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~4252_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4250_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4252_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4253_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4253 .lut_mask = 16'hE5E0;
defparam \mem1|mem_reg~4253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~3120feeder (
// Equation(s):
// \mem1|mem_reg~3120feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3120feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3120feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3120feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N1
dffeas \mem1|mem_reg~3120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3120 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~1328feeder (
// Equation(s):
// \mem1|mem_reg~1328feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1328feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1328feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1328feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N25
dffeas \mem1|mem_reg~1328 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1328 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1328 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N25
dffeas \mem1|mem_reg~1072 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1072_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1072 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1072 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~4247 (
// Equation(s):
// \mem1|mem_reg~4247_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~1328_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~1072_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~1328_q ),
	.datac(\mem1|mem_reg~1072_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4247_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4247 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N3
dffeas \mem1|mem_reg~3376 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3376 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~4248 (
// Equation(s):
// \mem1|mem_reg~4248_combout  = (\mem1|mem_reg~4247_combout  & (((\mem1|mem_reg~3376_q ) # (!\addr[7]~1_combout )))) # (!\mem1|mem_reg~4247_combout  & (\mem1|mem_reg~3120_q  & ((\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~3120_q ),
	.datab(\mem1|mem_reg~4247_combout ),
	.datac(\mem1|mem_reg~3376_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4248_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4248 .lut_mask = 16'hE2CC;
defparam \mem1|mem_reg~4248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~4256 (
// Equation(s):
// \mem1|mem_reg~4256_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4253_combout  & (\mem1|mem_reg~4255_combout )) # (!\mem1|mem_reg~4253_combout  & ((\mem1|mem_reg~4248_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4253_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4255_combout ),
	.datac(\mem1|mem_reg~4253_combout ),
	.datad(\mem1|mem_reg~4248_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4256_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4256 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~4256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~3440feeder (
// Equation(s):
// \mem1|mem_reg~3440feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3440feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3440feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3440feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \mem1|mem_reg~3440 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3440 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3440 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N3
dffeas \mem1|mem_reg~3952 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3952 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3952 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~2928feeder (
// Equation(s):
// \mem1|mem_reg~2928feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2928feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N27
dffeas \mem1|mem_reg~2928 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2928 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2928 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N9
dffeas \mem1|mem_reg~2416 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2416 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~4244 (
// Equation(s):
// \mem1|mem_reg~4244_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2928_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2416_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~2928_q ),
	.datac(\mem1|mem_reg~2416_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4244_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4244 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~4245 (
// Equation(s):
// \mem1|mem_reg~4245_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4244_combout  & ((\mem1|mem_reg~3952_q ))) # (!\mem1|mem_reg~4244_combout  & (\mem1|mem_reg~3440_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4244_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~3440_q ),
	.datac(\mem1|mem_reg~3952_q ),
	.datad(\mem1|mem_reg~4244_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4245_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4245 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~2672feeder (
// Equation(s):
// \mem1|mem_reg~2672feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2672feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2672feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2672feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N19
dffeas \mem1|mem_reg~2672 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2672feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2672 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2672 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N17
dffeas \mem1|mem_reg~3696 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3696 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~3184feeder (
// Equation(s):
// \mem1|mem_reg~3184feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3184feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N17
dffeas \mem1|mem_reg~3184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3184 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3184 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N11
dffeas \mem1|mem_reg~2160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2160 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~4237 (
// Equation(s):
// \mem1|mem_reg~4237_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3184_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2160_q )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3184_q ),
	.datac(\mem1|mem_reg~2160_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4237_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4237 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~4238 (
// Equation(s):
// \mem1|mem_reg~4238_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4237_combout  & ((\mem1|mem_reg~3696_q ))) # (!\mem1|mem_reg~4237_combout  & (\mem1|mem_reg~2672_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4237_combout ))))

	.dataa(\mem1|mem_reg~2672_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~3696_q ),
	.datad(\mem1|mem_reg~4237_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4238_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4238 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~624feeder (
// Equation(s):
// \mem1|mem_reg~624feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~624feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~624feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~624feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N1
dffeas \mem1|mem_reg~624 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~624 .is_wysiwyg = "true";
defparam \mem1|mem_reg~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N11
dffeas \mem1|mem_reg~1648 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1648 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~5969 (
// Equation(s):
// \mem1|mem_reg~5969_combout  = !\dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5969_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5969 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~5969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \mem1|mem_reg~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5969_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~112 .is_wysiwyg = "true";
defparam \mem1|mem_reg~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N25
dffeas \mem1|mem_reg~1136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1136 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~4241 (
// Equation(s):
// \mem1|mem_reg~4241_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~1136_q ))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~112_q ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~112_q ),
	.datac(\mem1|mem_reg~1136_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4241_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4241 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~4241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~4242 (
// Equation(s):
// \mem1|mem_reg~4242_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4241_combout  & ((\mem1|mem_reg~1648_q ))) # (!\mem1|mem_reg~4241_combout  & (\mem1|mem_reg~624_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4241_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~624_q ),
	.datac(\mem1|mem_reg~1648_q ),
	.datad(\mem1|mem_reg~4241_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4242_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4242 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~1392feeder (
// Equation(s):
// \mem1|mem_reg~1392feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1392feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1392feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1392feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N17
dffeas \mem1|mem_reg~1392 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1392 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1392 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N3
dffeas \mem1|mem_reg~1904 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1904 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1904 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~880feeder (
// Equation(s):
// \mem1|mem_reg~880feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~880feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~880feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~880feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N9
dffeas \mem1|mem_reg~880 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~880 .is_wysiwyg = "true";
defparam \mem1|mem_reg~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N1
dffeas \mem1|mem_reg~368 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~368 .is_wysiwyg = "true";
defparam \mem1|mem_reg~368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~4239 (
// Equation(s):
// \mem1|mem_reg~4239_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~880_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~368_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~880_q ),
	.datac(\mem1|mem_reg~368_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4239_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4239 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneive_lcell_comb \mem1|mem_reg~4240 (
// Equation(s):
// \mem1|mem_reg~4240_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4239_combout  & ((\mem1|mem_reg~1904_q ))) # (!\mem1|mem_reg~4239_combout  & (\mem1|mem_reg~1392_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4239_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~1392_q ),
	.datac(\mem1|mem_reg~1904_q ),
	.datad(\mem1|mem_reg~4239_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4240_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4240 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~4243 (
// Equation(s):
// \mem1|mem_reg~4243_combout  = (\addr[7]~1_combout  & (\addr[4]~4_combout )) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~4240_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4242_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4242_combout ),
	.datad(\mem1|mem_reg~4240_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4243_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4243 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~4246 (
// Equation(s):
// \mem1|mem_reg~4246_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4243_combout  & (\mem1|mem_reg~4245_combout )) # (!\mem1|mem_reg~4243_combout  & ((\mem1|mem_reg~4238_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4243_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4245_combout ),
	.datac(\mem1|mem_reg~4238_combout ),
	.datad(\mem1|mem_reg~4243_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4246_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4246 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneive_lcell_comb \mem1|mem_reg~4257 (
// Equation(s):
// \mem1|mem_reg~4257_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~4246_combout ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~4256_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4256_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4246_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4257_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4257 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~4257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N9
dffeas \mem1|mem_reg~4080 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dataw[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4080_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4080 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4080 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N3
dffeas \mem1|mem_reg~3056 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3056 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3056 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~3568feeder (
// Equation(s):
// \mem1|mem_reg~3568feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3568feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3568feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3568feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N1
dffeas \mem1|mem_reg~3568 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3568 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3568 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N3
dffeas \mem1|mem_reg~2544 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2544 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~4265 (
// Equation(s):
// \mem1|mem_reg~4265_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~3568_q ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~2544_q  & !\addr[5]~6_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~3568_q ),
	.datac(\mem1|mem_reg~2544_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4265_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4265 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~4266 (
// Equation(s):
// \mem1|mem_reg~4266_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4265_combout  & (\mem1|mem_reg~4080_q )) # (!\mem1|mem_reg~4265_combout  & ((\mem1|mem_reg~3056_q ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4265_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4080_q ),
	.datac(\mem1|mem_reg~3056_q ),
	.datad(\mem1|mem_reg~4265_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4266_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4266 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneive_lcell_comb \mem1|mem_reg~1008feeder (
// Equation(s):
// \mem1|mem_reg~1008feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1008feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1008feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1008feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N19
dffeas \mem1|mem_reg~1008 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1008 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N25
dffeas \mem1|mem_reg~2032 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2032 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2032 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~1520feeder (
// Equation(s):
// \mem1|mem_reg~1520feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[0]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~1520feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1520feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~1520feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N25
dffeas \mem1|mem_reg~1520 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1520feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1520 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1520 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N3
dffeas \mem1|mem_reg~496 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~496 .is_wysiwyg = "true";
defparam \mem1|mem_reg~496 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneive_lcell_comb \mem1|mem_reg~4258 (
// Equation(s):
// \mem1|mem_reg~4258_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~1520_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~496_q )))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~1520_q ),
	.datac(\mem1|mem_reg~496_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4258_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4258 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~4259 (
// Equation(s):
// \mem1|mem_reg~4259_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4258_combout  & ((\mem1|mem_reg~2032_q ))) # (!\mem1|mem_reg~4258_combout  & (\mem1|mem_reg~1008_q )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4258_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~1008_q ),
	.datac(\mem1|mem_reg~2032_q ),
	.datad(\mem1|mem_reg~4258_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4259_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4259 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~1264feeder (
// Equation(s):
// \mem1|mem_reg~1264feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1264feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1264feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~1264feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N25
dffeas \mem1|mem_reg~1264 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1264 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1264 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N11
dffeas \mem1|mem_reg~1776 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1776 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneive_lcell_comb \mem1|mem_reg~752feeder (
// Equation(s):
// \mem1|mem_reg~752feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~752feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~752feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~752feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N27
dffeas \mem1|mem_reg~752 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~752feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~752 .is_wysiwyg = "true";
defparam \mem1|mem_reg~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \mem1|mem_reg~240 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~240 .is_wysiwyg = "true";
defparam \mem1|mem_reg~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~4262 (
// Equation(s):
// \mem1|mem_reg~4262_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~752_q ) # ((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~240_q  & !\addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~752_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~240_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4262_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4262 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~4263 (
// Equation(s):
// \mem1|mem_reg~4263_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4262_combout  & ((\mem1|mem_reg~1776_q ))) # (!\mem1|mem_reg~4262_combout  & (\mem1|mem_reg~1264_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4262_combout ))))

	.dataa(\mem1|mem_reg~1264_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~1776_q ),
	.datad(\mem1|mem_reg~4262_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4263_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4263 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~3312feeder (
// Equation(s):
// \mem1|mem_reg~3312feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3312feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3312feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3312feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N17
dffeas \mem1|mem_reg~3312 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3312 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3312 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N11
dffeas \mem1|mem_reg~3824 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3824 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3824 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~2800feeder (
// Equation(s):
// \mem1|mem_reg~2800feeder_combout  = \dataw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2800feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2800feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2800feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N17
dffeas \mem1|mem_reg~2800 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2800feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2800 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2800 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N19
dffeas \mem1|mem_reg~2288 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2288 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~4260 (
// Equation(s):
// \mem1|mem_reg~4260_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2800_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2288_q )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~2800_q ),
	.datac(\mem1|mem_reg~2288_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4260_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4260 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~4261 (
// Equation(s):
// \mem1|mem_reg~4261_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4260_combout  & ((\mem1|mem_reg~3824_q ))) # (!\mem1|mem_reg~4260_combout  & (\mem1|mem_reg~3312_q )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4260_combout ))))

	.dataa(\mem1|mem_reg~3312_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3824_q ),
	.datad(\mem1|mem_reg~4260_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4261_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4261 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~4264 (
// Equation(s):
// \mem1|mem_reg~4264_combout  = (\addr[7]~1_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~4261_combout )))) # (!\addr[7]~1_combout  & (!\addr[4]~4_combout  & (\mem1|mem_reg~4263_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4263_combout ),
	.datad(\mem1|mem_reg~4261_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4264_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4264 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~4267 (
// Equation(s):
// \mem1|mem_reg~4267_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4264_combout  & (\mem1|mem_reg~4266_combout )) # (!\mem1|mem_reg~4264_combout  & ((\mem1|mem_reg~4259_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4264_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4266_combout ),
	.datac(\mem1|mem_reg~4259_combout ),
	.datad(\mem1|mem_reg~4264_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4267_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4267 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~4268 (
// Equation(s):
// \mem1|mem_reg~4268_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4257_combout  & ((\mem1|mem_reg~4267_combout ))) # (!\mem1|mem_reg~4257_combout  & (\mem1|mem_reg~4236_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4257_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4236_combout ),
	.datac(\mem1|mem_reg~4257_combout ),
	.datad(\mem1|mem_reg~4267_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4268_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4268 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~4268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~4269 (
// Equation(s):
// \mem1|mem_reg~4269_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~4226_combout  & ((\mem1|mem_reg~4268_combout ))) # (!\mem1|mem_reg~4226_combout  & (\mem1|mem_reg~4141_combout )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~4226_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~4141_combout ),
	.datac(\mem1|mem_reg~4226_combout ),
	.datad(\mem1|mem_reg~4268_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4269_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4269 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~4269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \IR|out[0]~feeder (
// Equation(s):
// \IR|out[0]~feeder_combout  = \mem1|mem_reg~4269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|mem_reg~4269_combout ),
	.cin(gnd),
	.combout(\IR|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|out[0]~feeder .lut_mask = 16'hFF00;
defparam \IR|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \IR|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[0] .is_wysiwyg = "true";
defparam \IR|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \contr|T2write (
// Equation(s):
// \contr|T2write~combout  = (\contr|state.S19~q ) # (\contr|state.S46~q )

	.dataa(\contr|state.S19~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\contr|state.S46~q ),
	.cin(gnd),
	.combout(\contr|T2write~combout ),
	.cout());
// synopsys translate_off
defparam \contr|T2write .lut_mask = 16'hFFAA;
defparam \contr|T2write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \T2|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc[0]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\contr|T2write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \T2|out[0] .is_wysiwyg = "true";
defparam \T2|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \addr[0]~15 (
// Equation(s):
// \addr[0]~15_combout  = (\contr|WideOr11~0_combout  & ((\contr|WideOr12~combout  & (\IR|out [0])) # (!\contr|WideOr12~combout  & ((\T2|out [0]))))) # (!\contr|WideOr11~0_combout  & (((\contr|WideOr12~combout ))))

	.dataa(\IR|out [0]),
	.datab(\contr|WideOr11~0_combout ),
	.datac(\T2|out [0]),
	.datad(\contr|WideOr12~combout ),
	.cin(gnd),
	.combout(\addr[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \addr[0]~15 .lut_mask = 16'hBBC0;
defparam \addr[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \addr[0]~16 (
// Equation(s):
// \addr[0]~16_combout  = (\addr[0]~15_combout  & ((\T1|out [0]) # ((\contr|WideOr11~0_combout )))) # (!\addr[0]~15_combout  & (((!\contr|WideOr11~0_combout  & pc[0]))))

	.dataa(\addr[0]~15_combout ),
	.datab(\T1|out [0]),
	.datac(\contr|WideOr11~0_combout ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\addr[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \addr[0]~16 .lut_mask = 16'hADA8;
defparam \addr[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N24
cycloneive_lcell_comb \mem1|mem_reg~78feeder (
// Equation(s):
// \mem1|mem_reg~78feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~78feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y13_N25
dffeas \mem1|mem_reg~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~78 .is_wysiwyg = "true";
defparam \mem1|mem_reg~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N26
cycloneive_lcell_comb \mem1|mem_reg~5487 (
// Equation(s):
// \mem1|mem_reg~5487_combout  = (!\addr[3]~10_combout  & (!\addr[0]~16_combout  & (\addr[2]~12_combout  & !\mem1|mem_reg~78_q )))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~78_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5487_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5487 .lut_mask = 16'h0010;
defparam \mem1|mem_reg~5487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~158feeder (
// Equation(s):
// \mem1|mem_reg~158feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~158feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~158feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~158feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \mem1|mem_reg~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~158 .is_wysiwyg = "true";
defparam \mem1|mem_reg~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~5488 (
// Equation(s):
// \mem1|mem_reg~5488_combout  = (!\mem1|mem_reg~158_q  & (!\addr[2]~12_combout  & (\addr[3]~10_combout  & \addr[0]~16_combout )))

	.dataa(\mem1|mem_reg~158_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5488_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5488 .lut_mask = 16'h1000;
defparam \mem1|mem_reg~5488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~5489 (
// Equation(s):
// \mem1|mem_reg~5489_combout  = (\mem1|mem_reg~5460_combout  & (!\addr[1]~14_combout  & ((\mem1|mem_reg~5487_combout ) # (\mem1|mem_reg~5488_combout ))))

	.dataa(\mem1|mem_reg~5460_combout ),
	.datab(\mem1|mem_reg~5487_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5488_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5489_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5489 .lut_mask = 16'h0A08;
defparam \mem1|mem_reg~5489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \IR|out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5489_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[14] .is_wysiwyg = "true";
defparam \IR|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_lcell_comb \ac1|Equal18~14 (
// Equation(s):
// \ac1|Equal18~14_combout  = (!\IR|out [13] & (\IR|out [15] & (\IR|out [14] & !\IR|out [12])))

	.dataa(\IR|out [13]),
	.datab(\IR|out [15]),
	.datac(\IR|out [14]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\ac1|Equal18~14_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~14 .lut_mask = 16'h0040;
defparam \ac1|Equal18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \contr|next_state.S52~0 (
// Equation(s):
// \contr|next_state.S52~0_combout  = (\ac1|Equal18~14_combout  & (\IR|out [11] & \contr|next_state.S51~0_combout ))

	.dataa(gnd),
	.datab(\ac1|Equal18~14_combout ),
	.datac(\IR|out [11]),
	.datad(\contr|next_state.S51~0_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S52~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S52~0 .lut_mask = 16'hC000;
defparam \contr|next_state.S52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N15
dffeas \contr|state.S52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S52~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S52 .is_wysiwyg = "true";
defparam \contr|state.S52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \contr|Accsrc[1] (
// Equation(s):
// \contr|Accsrc [1] = (\contr|state.S52~q ) # (\contr|state.S55~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\contr|state.S52~q ),
	.datad(\contr|state.S55~q ),
	.cin(gnd),
	.combout(\contr|Accsrc [1]),
	.cout());
// synopsys translate_off
defparam \contr|Accsrc[1] .lut_mask = 16'hFFF0;
defparam \contr|Accsrc[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \Accin[7]~14 (
// Equation(s):
// \Accin[7]~14_combout  = (\contr|WideOr25~0_combout  & (\pc[7]~1_combout  & ((\contr|Accsrc [1])))) # (!\contr|WideOr25~0_combout  & (((\IR|out [7]) # (!\contr|Accsrc [1]))))

	.dataa(\contr|WideOr25~0_combout ),
	.datab(\pc[7]~1_combout ),
	.datac(\IR|out [7]),
	.datad(\contr|Accsrc [1]),
	.cin(gnd),
	.combout(\Accin[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[7]~14 .lut_mask = 16'hD855;
defparam \Accin[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \Accin[7]~15 (
// Equation(s):
// \Accin[7]~15_combout  = (\contr|Accsrc [1] & (((\Accin[7]~14_combout )))) # (!\contr|Accsrc [1] & ((\Accin[7]~14_combout  & (\mem1|mem_reg~5459_combout )) # (!\Accin[7]~14_combout  & ((\alu1|Mux0~1_combout )))))

	.dataa(\contr|Accsrc [1]),
	.datab(\mem1|mem_reg~5459_combout ),
	.datac(\alu1|Mux0~1_combout ),
	.datad(\Accin[7]~14_combout ),
	.cin(gnd),
	.combout(\Accin[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Accin[7]~15 .lut_mask = 16'hEE50;
defparam \Accin[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \Acc|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Accin[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|Selector31~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|out[7] .is_wysiwyg = "true";
defparam \Acc|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneive_lcell_comb \RF_d2[7]~14 (
// Equation(s):
// \RF_d2[7]~14_combout  = (\contr|RFsrcd2[1]~0_combout  & (((\T1|out [7] & \contr|WideOr19~0_combout )))) # (!\contr|RFsrcd2[1]~0_combout  & ((pc[7]) # ((!\contr|WideOr19~0_combout ))))

	.dataa(pc[7]),
	.datab(\T1|out [7]),
	.datac(\contr|RFsrcd2[1]~0_combout ),
	.datad(\contr|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\RF_d2[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[7]~14 .lut_mask = 16'hCA0F;
defparam \RF_d2[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneive_lcell_comb \RF_d2[7]~15 (
// Equation(s):
// \RF_d2[7]~15_combout  = (\contr|WideOr19~0_combout  & (((\RF_d2[7]~14_combout )))) # (!\contr|WideOr19~0_combout  & ((\RF_d2[7]~14_combout  & (\Acc|out [7])) # (!\RF_d2[7]~14_combout  & ((\IR|out [7])))))

	.dataa(\Acc|out [7]),
	.datab(\IR|out [7]),
	.datac(\contr|WideOr19~0_combout ),
	.datad(\RF_d2[7]~14_combout ),
	.cin(gnd),
	.combout(\RF_d2[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[7]~15 .lut_mask = 16'hFA0C;
defparam \RF_d2[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneive_lcell_comb \rf1_1|reg_file~15feeder (
// Equation(s):
// \rf1_1|reg_file~15feeder_combout  = \RF_d2[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~15feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N21
dffeas \rf1_1|reg_file~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~15 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N7
dffeas \rf1_1|reg_file~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~7 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneive_lcell_comb \rf1_1|reg_file~92 (
// Equation(s):
// \rf1_1|reg_file~92_combout  = (\RF_a1[1]~0_combout  & (((\RF_a1[0]~1_combout )))) # (!\RF_a1[1]~0_combout  & ((\RF_a1[0]~1_combout  & (\rf1_1|reg_file~15_q )) # (!\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~7_q )))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~15_q ),
	.datac(\rf1_1|reg_file~7_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~92_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~92 .lut_mask = 16'hEE50;
defparam \rf1_1|reg_file~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cycloneive_lcell_comb \rf1_1|reg_file~23feeder (
// Equation(s):
// \rf1_1|reg_file~23feeder_combout  = \RF_d2[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~23feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N5
dffeas \rf1_1|reg_file~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~23 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N31
dffeas \rf1_1|reg_file~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~31 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
cycloneive_lcell_comb \rf1_1|reg_file~93 (
// Equation(s):
// \rf1_1|reg_file~93_combout  = (\rf1_1|reg_file~92_combout  & (((\rf1_1|reg_file~31_q ) # (!\RF_a1[1]~0_combout )))) # (!\rf1_1|reg_file~92_combout  & (\rf1_1|reg_file~23_q  & ((\RF_a1[1]~0_combout ))))

	.dataa(\rf1_1|reg_file~92_combout ),
	.datab(\rf1_1|reg_file~23_q ),
	.datac(\rf1_1|reg_file~31_q ),
	.datad(\RF_a1[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~93_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~93 .lut_mask = 16'hE4AA;
defparam \rf1_1|reg_file~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \rf1_1|reg_file~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~39 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneive_lcell_comb \rf1_1|reg_file~55feeder (
// Equation(s):
// \rf1_1|reg_file~55feeder_combout  = \RF_d2[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF_d2[7]~15_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~55feeder .lut_mask = 16'hFF00;
defparam \rf1_1|reg_file~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \rf1_1|reg_file~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~55 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneive_lcell_comb \rf1_1|reg_file~94 (
// Equation(s):
// \rf1_1|reg_file~94_combout  = (\RF_a1[0]~1_combout  & (\RF_a1[1]~0_combout )) # (!\RF_a1[0]~1_combout  & ((\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~55_q ))) # (!\RF_a1[1]~0_combout  & (\rf1_1|reg_file~39_q ))))

	.dataa(\RF_a1[0]~1_combout ),
	.datab(\RF_a1[1]~0_combout ),
	.datac(\rf1_1|reg_file~39_q ),
	.datad(\rf1_1|reg_file~55_q ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~94_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~94 .lut_mask = 16'hDC98;
defparam \rf1_1|reg_file~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \rf1_1|reg_file~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~47 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneive_lcell_comb \rf1_1|reg_file~63feeder (
// Equation(s):
// \rf1_1|reg_file~63feeder_combout  = \RF_d2[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF_d2[7]~15_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~63feeder .lut_mask = 16'hFF00;
defparam \rf1_1|reg_file~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N3
dffeas \rf1_1|reg_file~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~63 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \rf1_1|reg_file~95 (
// Equation(s):
// \rf1_1|reg_file~95_combout  = (\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~94_combout  & ((\rf1_1|reg_file~63_q ))) # (!\rf1_1|reg_file~94_combout  & (\rf1_1|reg_file~47_q )))) # (!\RF_a1[0]~1_combout  & (\rf1_1|reg_file~94_combout ))

	.dataa(\RF_a1[0]~1_combout ),
	.datab(\rf1_1|reg_file~94_combout ),
	.datac(\rf1_1|reg_file~47_q ),
	.datad(\rf1_1|reg_file~63_q ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~95_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~95 .lut_mask = 16'hEC64;
defparam \rf1_1|reg_file~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \pc[7]~1 (
// Equation(s):
// \pc[7]~1_combout  = (\RF_a1[2]~2_combout  & ((\rf1_1|reg_file~95_combout ))) # (!\RF_a1[2]~2_combout  & (\rf1_1|reg_file~93_combout ))

	.dataa(\RF_a1[2]~2_combout ),
	.datab(gnd),
	.datac(\rf1_1|reg_file~93_combout ),
	.datad(\rf1_1|reg_file~95_combout ),
	.cin(gnd),
	.combout(\pc[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc[7]~1 .lut_mask = 16'hFA50;
defparam \pc[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \T2|out[7]~feeder (
// Equation(s):
// \T2|out[7]~feeder_combout  = \pc[7]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc[7]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\T2|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \T2|out[7]~feeder .lut_mask = 16'hF0F0;
defparam \T2|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \T2|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T2|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|T2write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T2|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \T2|out[7] .is_wysiwyg = "true";
defparam \T2|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \addr[7]~0 (
// Equation(s):
// \addr[7]~0_combout  = (\contr|WideOr11~0_combout  & (((\contr|WideOr12~combout )))) # (!\contr|WideOr11~0_combout  & ((\contr|WideOr12~combout  & (\T1|out [7])) # (!\contr|WideOr12~combout  & ((pc[7])))))

	.dataa(\T1|out [7]),
	.datab(pc[7]),
	.datac(\contr|WideOr11~0_combout ),
	.datad(\contr|WideOr12~combout ),
	.cin(gnd),
	.combout(\addr[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr[7]~0 .lut_mask = 16'hFA0C;
defparam \addr[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \addr[7]~1 (
// Equation(s):
// \addr[7]~1_combout  = (\contr|WideOr11~0_combout  & ((\addr[7]~0_combout  & ((\IR|out [7]))) # (!\addr[7]~0_combout  & (\T2|out [7])))) # (!\contr|WideOr11~0_combout  & (((\addr[7]~0_combout ))))

	.dataa(\T2|out [7]),
	.datab(\IR|out [7]),
	.datac(\contr|WideOr11~0_combout ),
	.datad(\addr[7]~0_combout ),
	.cin(gnd),
	.combout(\addr[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr[7]~1 .lut_mask = 16'hCFA0;
defparam \addr[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \mem1|mem_reg~217feeder (
// Equation(s):
// \mem1|mem_reg~217feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~217feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N25
dffeas \mem1|mem_reg~217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~217 .is_wysiwyg = "true";
defparam \mem1|mem_reg~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \mem1|mem_reg~5892 (
// Equation(s):
// \mem1|mem_reg~5892_combout  = (!\addr[4]~4_combout  & (!\mem1|mem_reg~217_q  & (\addr[2]~12_combout  & \addr[3]~10_combout )))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~217_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5892_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5892 .lut_mask = 16'h1000;
defparam \mem1|mem_reg~5892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \mem1|mem_reg~5891 (
// Equation(s):
// \mem1|mem_reg~5891_combout  = (!\addr[1]~14_combout  & (!\addr[7]~1_combout  & (!\addr[5]~6_combout  & \addr[0]~16_combout )))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5891_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5891 .lut_mask = 16'h0100;
defparam \mem1|mem_reg~5891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~2921feeder (
// Equation(s):
// \mem1|mem_reg~2921feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2921feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2921feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2921feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \mem1|mem_reg~2921 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2921feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2921 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \mem1|mem_reg~2889feeder (
// Equation(s):
// \mem1|mem_reg~2889feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2889feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2889feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2889feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \mem1|mem_reg~2889 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2889feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2889 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~2905feeder (
// Equation(s):
// \mem1|mem_reg~2905feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2905feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2905feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2905feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N7
dffeas \mem1|mem_reg~2905 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2905feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2905 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~5888 (
// Equation(s):
// \mem1|mem_reg~5888_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~2905_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~2889_q  & (!\addr[1]~14_combout )))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2889_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~2905_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5888_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5888 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~5888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~2937feeder (
// Equation(s):
// \mem1|mem_reg~2937feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2937feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2937feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2937feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \mem1|mem_reg~2937 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2937 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~5889 (
// Equation(s):
// \mem1|mem_reg~5889_combout  = (\mem1|mem_reg~5888_combout  & (((!\mem1|mem_reg~2937_q ) # (!\addr[1]~14_combout )))) # (!\mem1|mem_reg~5888_combout  & (!\mem1|mem_reg~2921_q  & (\addr[1]~14_combout )))

	.dataa(\mem1|mem_reg~2921_q ),
	.datab(\mem1|mem_reg~5888_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~2937_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5889_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5889 .lut_mask = 16'h1CDC;
defparam \mem1|mem_reg~5889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~2985feeder (
// Equation(s):
// \mem1|mem_reg~2985feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2985feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2985feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2985feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \mem1|mem_reg~2985 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2985feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2985 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~3001feeder (
// Equation(s):
// \mem1|mem_reg~3001feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3001feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3001feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3001feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \mem1|mem_reg~3001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3001feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3001 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~2953feeder (
// Equation(s):
// \mem1|mem_reg~2953feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2953feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2953feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2953feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \mem1|mem_reg~2953 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2953 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2953 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~2969feeder (
// Equation(s):
// \mem1|mem_reg~2969feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2969feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2969feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2969feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \mem1|mem_reg~2969 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2969feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2969 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~5885 (
// Equation(s):
// \mem1|mem_reg~5885_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~2969_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~2953_q ))))

	.dataa(\mem1|mem_reg~2953_q ),
	.datab(\mem1|mem_reg~2969_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5885_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5885 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~5886 (
// Equation(s):
// \mem1|mem_reg~5886_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5885_combout  & ((!\mem1|mem_reg~3001_q ))) # (!\mem1|mem_reg~5885_combout  & (!\mem1|mem_reg~2985_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5885_combout ))))

	.dataa(\mem1|mem_reg~2985_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3001_q ),
	.datad(\mem1|mem_reg~5885_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5886_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5886 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~3065feeder (
// Equation(s):
// \mem1|mem_reg~3065feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3065feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3065feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3065feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N29
dffeas \mem1|mem_reg~3065 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3065feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3065 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3065 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N4
cycloneive_lcell_comb \mem1|mem_reg~3049feeder (
// Equation(s):
// \mem1|mem_reg~3049feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3049feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3049feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3049feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N5
dffeas \mem1|mem_reg~3049 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3049feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3049 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3049 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~3033feeder (
// Equation(s):
// \mem1|mem_reg~3033feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3033feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3033feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3033feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N31
dffeas \mem1|mem_reg~3033 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3033feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3033 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3033 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~3017feeder (
// Equation(s):
// \mem1|mem_reg~3017feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3017feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3017feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3017feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \mem1|mem_reg~3017 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3017 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3017 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~5883 (
// Equation(s):
// \mem1|mem_reg~5883_combout  = (\addr[0]~16_combout  & ((\addr[1]~14_combout ) # ((!\mem1|mem_reg~3033_q )))) # (!\addr[0]~16_combout  & (!\addr[1]~14_combout  & ((!\mem1|mem_reg~3017_q ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3033_q ),
	.datad(\mem1|mem_reg~3017_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5883_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5883 .lut_mask = 16'h8A9B;
defparam \mem1|mem_reg~5883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~5884 (
// Equation(s):
// \mem1|mem_reg~5884_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5883_combout  & (!\mem1|mem_reg~3065_q )) # (!\mem1|mem_reg~5883_combout  & ((!\mem1|mem_reg~3049_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5883_combout ))))

	.dataa(\mem1|mem_reg~3065_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3049_q ),
	.datad(\mem1|mem_reg~5883_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5884_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5884 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~5887 (
// Equation(s):
// \mem1|mem_reg~5887_combout  = (\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~5884_combout ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~5886_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~5886_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~5884_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5887_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5887 .lut_mask = 16'hA808;
defparam \mem1|mem_reg~5887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~5890 (
// Equation(s):
// \mem1|mem_reg~5890_combout  = (\mem1|mem_reg~5887_combout ) # ((\addr[2]~12_combout  & (\mem1|mem_reg~5889_combout  & !\addr[3]~10_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~5889_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5887_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5890_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5890 .lut_mask = 16'hFF08;
defparam \mem1|mem_reg~5890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~5893 (
// Equation(s):
// \mem1|mem_reg~5893_combout  = (\addr[5]~6_combout  & (\addr[7]~1_combout  & \addr[4]~4_combout ))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(gnd),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5893_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5893 .lut_mask = 16'h8800;
defparam \mem1|mem_reg~5893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \mem1|mem_reg~5894 (
// Equation(s):
// \mem1|mem_reg~5894_combout  = (\mem1|mem_reg~5892_combout  & ((\mem1|mem_reg~5891_combout ) # ((\mem1|mem_reg~5890_combout  & \mem1|mem_reg~5893_combout )))) # (!\mem1|mem_reg~5892_combout  & (((\mem1|mem_reg~5890_combout  & \mem1|mem_reg~5893_combout 
// ))))

	.dataa(\mem1|mem_reg~5892_combout ),
	.datab(\mem1|mem_reg~5891_combout ),
	.datac(\mem1|mem_reg~5890_combout ),
	.datad(\mem1|mem_reg~5893_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5894_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5894 .lut_mask = 16'hF888;
defparam \mem1|mem_reg~5894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~3433feeder (
// Equation(s):
// \mem1|mem_reg~3433feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3433feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3433feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3433feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N27
dffeas \mem1|mem_reg~3433 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3433 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3433 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~3369feeder (
// Equation(s):
// \mem1|mem_reg~3369feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3369feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3369feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3369feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N7
dffeas \mem1|mem_reg~3369 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3369 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~5872 (
// Equation(s):
// \mem1|mem_reg~5872_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3433_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~3369_q  & !\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3433_q ),
	.datac(\mem1|mem_reg~3369_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5872_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5872 .lut_mask = 16'hAA27;
defparam \mem1|mem_reg~5872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~3561feeder (
// Equation(s):
// \mem1|mem_reg~3561feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3561feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3561feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3561feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \mem1|mem_reg~3561 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3561feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3561 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~3497feeder (
// Equation(s):
// \mem1|mem_reg~3497feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3497feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3497feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3497feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N7
dffeas \mem1|mem_reg~3497 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3497feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3497 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3497 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~5873 (
// Equation(s):
// \mem1|mem_reg~5873_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5872_combout  & (!\mem1|mem_reg~3561_q )) # (!\mem1|mem_reg~5872_combout  & ((!\mem1|mem_reg~3497_q ))))) # (!\addr[3]~10_combout  & (\mem1|mem_reg~5872_combout ))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~5872_combout ),
	.datac(\mem1|mem_reg~3561_q ),
	.datad(\mem1|mem_reg~3497_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5873_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5873 .lut_mask = 16'h4C6E;
defparam \mem1|mem_reg~5873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~3481feeder (
// Equation(s):
// \mem1|mem_reg~3481feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3481feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3481feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3481feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N15
dffeas \mem1|mem_reg~3481 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3481feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3481 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~3545feeder (
// Equation(s):
// \mem1|mem_reg~3545feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3545feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3545feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3545feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N11
dffeas \mem1|mem_reg~3545 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3545 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~3353feeder (
// Equation(s):
// \mem1|mem_reg~3353feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3353feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3353feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3353feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N23
dffeas \mem1|mem_reg~3353 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3353 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~3417feeder (
// Equation(s):
// \mem1|mem_reg~3417feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3417feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3417feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3417feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N29
dffeas \mem1|mem_reg~3417 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3417 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~5874 (
// Equation(s):
// \mem1|mem_reg~5874_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~3417_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3353_q ))))

	.dataa(\mem1|mem_reg~3353_q ),
	.datab(\mem1|mem_reg~3417_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5874_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5874 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~5875 (
// Equation(s):
// \mem1|mem_reg~5875_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5874_combout  & ((!\mem1|mem_reg~3545_q ))) # (!\mem1|mem_reg~5874_combout  & (!\mem1|mem_reg~3481_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5874_combout ))))

	.dataa(\mem1|mem_reg~3481_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3545_q ),
	.datad(\mem1|mem_reg~5874_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5875_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5875 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~3465feeder (
// Equation(s):
// \mem1|mem_reg~3465feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3465feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3465feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3465feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \mem1|mem_reg~3465 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3465 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~3529feeder (
// Equation(s):
// \mem1|mem_reg~3529feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3529feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3529feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3529feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \mem1|mem_reg~3529 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3529feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3529 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~3401feeder (
// Equation(s):
// \mem1|mem_reg~3401feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3401feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3401feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3401feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N13
dffeas \mem1|mem_reg~3401 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3401feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3401 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~3337feeder (
// Equation(s):
// \mem1|mem_reg~3337feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3337feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3337feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3337feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \mem1|mem_reg~3337 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3337 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~5876 (
// Equation(s):
// \mem1|mem_reg~5876_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~3401_q )) # (!\addr[2]~12_combout  & ((!\mem1|mem_reg~3337_q )))))

	.dataa(\mem1|mem_reg~3401_q ),
	.datab(\mem1|mem_reg~3337_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5876_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5876 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~5876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~5877 (
// Equation(s):
// \mem1|mem_reg~5877_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5876_combout  & ((!\mem1|mem_reg~3529_q ))) # (!\mem1|mem_reg~5876_combout  & (!\mem1|mem_reg~3465_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5876_combout ))))

	.dataa(\mem1|mem_reg~3465_q ),
	.datab(\mem1|mem_reg~3529_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5876_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5877_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5877 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~5878 (
// Equation(s):
// \mem1|mem_reg~5878_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~5875_combout ) # ((\addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (((!\addr[1]~14_combout  & \mem1|mem_reg~5877_combout ))))

	.dataa(\mem1|mem_reg~5875_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5877_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5878_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5878 .lut_mask = 16'hCBC8;
defparam \mem1|mem_reg~5878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~3513feeder (
// Equation(s):
// \mem1|mem_reg~3513feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3513feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3513feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3513feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N1
dffeas \mem1|mem_reg~3513 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3513feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3513 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~3577feeder (
// Equation(s):
// \mem1|mem_reg~3577feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3577feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3577feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3577feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N21
dffeas \mem1|mem_reg~3577 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3577feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3577 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~3385feeder (
// Equation(s):
// \mem1|mem_reg~3385feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3385feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3385feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3385feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \mem1|mem_reg~3385 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3385feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3385 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~3449feeder (
// Equation(s):
// \mem1|mem_reg~3449feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3449feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3449feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3449feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \mem1|mem_reg~3449 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3449feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3449 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~5879 (
// Equation(s):
// \mem1|mem_reg~5879_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~3449_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3385_q ))))

	.dataa(\mem1|mem_reg~3385_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~3449_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5879_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5879 .lut_mask = 16'hC1F1;
defparam \mem1|mem_reg~5879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~5880 (
// Equation(s):
// \mem1|mem_reg~5880_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5879_combout  & ((!\mem1|mem_reg~3577_q ))) # (!\mem1|mem_reg~5879_combout  & (!\mem1|mem_reg~3513_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5879_combout ))))

	.dataa(\mem1|mem_reg~3513_q ),
	.datab(\mem1|mem_reg~3577_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5879_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5880_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5880 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~5881 (
// Equation(s):
// \mem1|mem_reg~5881_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5878_combout  & ((\mem1|mem_reg~5880_combout ))) # (!\mem1|mem_reg~5878_combout  & (\mem1|mem_reg~5873_combout )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5878_combout ))))

	.dataa(\mem1|mem_reg~5873_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~5878_combout ),
	.datad(\mem1|mem_reg~5880_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5881_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5881 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~5881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~3241feeder (
// Equation(s):
// \mem1|mem_reg~3241feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3241feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N13
dffeas \mem1|mem_reg~3241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3241 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~3305feeder (
// Equation(s):
// \mem1|mem_reg~3305feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3305feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \mem1|mem_reg~3305 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3305 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~3177feeder (
// Equation(s):
// \mem1|mem_reg~3177feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3177feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N5
dffeas \mem1|mem_reg~3177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3177 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~3113feeder (
// Equation(s):
// \mem1|mem_reg~3113feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3113feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N25
dffeas \mem1|mem_reg~3113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3113 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~5856 (
// Equation(s):
// \mem1|mem_reg~5856_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3177_q ))) # (!\addr[2]~12_combout  & (((!\addr[3]~10_combout  & !\mem1|mem_reg~3113_q ))))

	.dataa(\mem1|mem_reg~3177_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~3113_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5856_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5856 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~5856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~5857 (
// Equation(s):
// \mem1|mem_reg~5857_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5856_combout  & ((!\mem1|mem_reg~3305_q ))) # (!\mem1|mem_reg~5856_combout  & (!\mem1|mem_reg~3241_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5856_combout ))))

	.dataa(\mem1|mem_reg~3241_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3305_q ),
	.datad(\mem1|mem_reg~5856_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5857_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5857 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~3257feeder (
// Equation(s):
// \mem1|mem_reg~3257feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3257feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3257feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3257feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N11
dffeas \mem1|mem_reg~3257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3257feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3257 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~3321feeder (
// Equation(s):
// \mem1|mem_reg~3321feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3321feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3321feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3321feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N17
dffeas \mem1|mem_reg~3321 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3321feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3321 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~3129feeder (
// Equation(s):
// \mem1|mem_reg~3129feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3129feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N15
dffeas \mem1|mem_reg~3129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3129 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~3193feeder (
// Equation(s):
// \mem1|mem_reg~3193feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3193feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3193feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3193feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N1
dffeas \mem1|mem_reg~3193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3193 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~5863 (
// Equation(s):
// \mem1|mem_reg~5863_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~3193_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3129_q  & (!\addr[3]~10_combout )))

	.dataa(\mem1|mem_reg~3129_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~3193_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5863_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5863 .lut_mask = 16'hC1CD;
defparam \mem1|mem_reg~5863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~5864 (
// Equation(s):
// \mem1|mem_reg~5864_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5863_combout  & ((!\mem1|mem_reg~3321_q ))) # (!\mem1|mem_reg~5863_combout  & (!\mem1|mem_reg~3257_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5863_combout ))))

	.dataa(\mem1|mem_reg~3257_q ),
	.datab(\mem1|mem_reg~3321_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5863_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5864_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5864 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~3273feeder (
// Equation(s):
// \mem1|mem_reg~3273feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3273feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3273feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3273feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \mem1|mem_reg~3273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3273 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~3209feeder (
// Equation(s):
// \mem1|mem_reg~3209feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3209feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N9
dffeas \mem1|mem_reg~3209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3209 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~3145feeder (
// Equation(s):
// \mem1|mem_reg~3145feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3145feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3145feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3145feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \mem1|mem_reg~3145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3145 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~3081feeder (
// Equation(s):
// \mem1|mem_reg~3081feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3081feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3081feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3081feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \mem1|mem_reg~3081 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3081feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3081 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3081 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~5860 (
// Equation(s):
// \mem1|mem_reg~5860_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3145_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~3081_q  & !\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3145_q ),
	.datac(\mem1|mem_reg~3081_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5860_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5860 .lut_mask = 16'hAA27;
defparam \mem1|mem_reg~5860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~5861 (
// Equation(s):
// \mem1|mem_reg~5861_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5860_combout  & (!\mem1|mem_reg~3273_q )) # (!\mem1|mem_reg~5860_combout  & ((!\mem1|mem_reg~3209_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5860_combout ))))

	.dataa(\mem1|mem_reg~3273_q ),
	.datab(\mem1|mem_reg~3209_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5860_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5861_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5861 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N10
cycloneive_lcell_comb \mem1|mem_reg~3289feeder (
// Equation(s):
// \mem1|mem_reg~3289feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3289feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N11
dffeas \mem1|mem_reg~3289 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3289 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~3225feeder (
// Equation(s):
// \mem1|mem_reg~3225feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3225feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N9
dffeas \mem1|mem_reg~3225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3225 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~3097feeder (
// Equation(s):
// \mem1|mem_reg~3097feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3097feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3097feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3097feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N19
dffeas \mem1|mem_reg~3097 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3097feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3097_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3097 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3097 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~3161feeder (
// Equation(s):
// \mem1|mem_reg~3161feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3161feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N9
dffeas \mem1|mem_reg~3161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3161 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~5858 (
// Equation(s):
// \mem1|mem_reg~5858_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~3161_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3097_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3097_q ),
	.datab(\mem1|mem_reg~3161_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5858_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5858 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~5859 (
// Equation(s):
// \mem1|mem_reg~5859_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5858_combout  & (!\mem1|mem_reg~3289_q )) # (!\mem1|mem_reg~5858_combout  & ((!\mem1|mem_reg~3225_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5858_combout ))))

	.dataa(\mem1|mem_reg~3289_q ),
	.datab(\mem1|mem_reg~3225_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5858_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5859_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5859 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~5862 (
// Equation(s):
// \mem1|mem_reg~5862_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((\mem1|mem_reg~5859_combout ))) # (!\addr[0]~16_combout  & (\mem1|mem_reg~5861_combout ))))

	.dataa(\mem1|mem_reg~5861_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~5859_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5862_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5862 .lut_mask = 16'hF2C2;
defparam \mem1|mem_reg~5862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneive_lcell_comb \mem1|mem_reg~5865 (
// Equation(s):
// \mem1|mem_reg~5865_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5862_combout  & ((\mem1|mem_reg~5864_combout ))) # (!\mem1|mem_reg~5862_combout  & (\mem1|mem_reg~5857_combout )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5862_combout ))))

	.dataa(\mem1|mem_reg~5857_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~5864_combout ),
	.datad(\mem1|mem_reg~5862_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5865_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5865 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~3689feeder (
// Equation(s):
// \mem1|mem_reg~3689feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3689feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3689feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3689feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N29
dffeas \mem1|mem_reg~3689 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3689 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~3657feeder (
// Equation(s):
// \mem1|mem_reg~3657feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3657feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3657feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3657feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \mem1|mem_reg~3657 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3657 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~5869 (
// Equation(s):
// \mem1|mem_reg~5869_combout  = (!\addr[0]~16_combout  & ((\addr[1]~14_combout  & (!\mem1|mem_reg~3689_q )) # (!\addr[1]~14_combout  & ((!\mem1|mem_reg~3657_q )))))

	.dataa(\mem1|mem_reg~3689_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~3657_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5869_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5869 .lut_mask = 16'h0047;
defparam \mem1|mem_reg~5869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~3641feeder (
// Equation(s):
// \mem1|mem_reg~3641feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3641feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3641feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3641feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N19
dffeas \mem1|mem_reg~3641 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3641 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~3625feeder (
// Equation(s):
// \mem1|mem_reg~3625feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3625feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3625feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3625feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N3
dffeas \mem1|mem_reg~3625 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3625 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~3593feeder (
// Equation(s):
// \mem1|mem_reg~3593feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3593feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3593feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3593feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \mem1|mem_reg~3593 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3593 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~3609feeder (
// Equation(s):
// \mem1|mem_reg~3609feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3609feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3609feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3609feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N29
dffeas \mem1|mem_reg~3609 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3609 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~5866 (
// Equation(s):
// \mem1|mem_reg~5866_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~3609_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~3593_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3593_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~3609_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5866_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5866 .lut_mask = 16'hA1F1;
defparam \mem1|mem_reg~5866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~5867 (
// Equation(s):
// \mem1|mem_reg~5867_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5866_combout  & (!\mem1|mem_reg~3641_q )) # (!\mem1|mem_reg~5866_combout  & ((!\mem1|mem_reg~3625_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5866_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~3641_q ),
	.datac(\mem1|mem_reg~3625_q ),
	.datad(\mem1|mem_reg~5866_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5867_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5867 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~3673feeder (
// Equation(s):
// \mem1|mem_reg~3673feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3673feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3673feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~3673feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N9
dffeas \mem1|mem_reg~3673 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3673 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~5868 (
// Equation(s):
// \mem1|mem_reg~5868_combout  = (!\mem1|mem_reg~3673_q  & (!\addr[1]~14_combout  & \addr[0]~16_combout ))

	.dataa(gnd),
	.datab(\mem1|mem_reg~3673_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5868_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5868 .lut_mask = 16'h0300;
defparam \mem1|mem_reg~5868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~5870 (
// Equation(s):
// \mem1|mem_reg~5870_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5869_combout ) # ((\mem1|mem_reg~5868_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5867_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~5869_combout ),
	.datac(\mem1|mem_reg~5867_combout ),
	.datad(\mem1|mem_reg~5868_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5870_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5870 .lut_mask = 16'hFAD8;
defparam \mem1|mem_reg~5870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneive_lcell_comb \mem1|mem_reg~5871 (
// Equation(s):
// \mem1|mem_reg~5871_combout  = (\addr[5]~6_combout  & (!\addr[3]~10_combout  & ((\mem1|mem_reg~5870_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~5865_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5865_combout ),
	.datad(\mem1|mem_reg~5870_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5871_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5871 .lut_mask = 16'h7430;
defparam \mem1|mem_reg~5871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~5882 (
// Equation(s):
// \mem1|mem_reg~5882_combout  = (\addr[4]~4_combout  & (\mem1|mem_reg~5881_combout  & (!\addr[5]~6_combout ))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5871_combout ))))

	.dataa(\mem1|mem_reg~5881_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5871_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5882_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5882 .lut_mask = 16'h3B08;
defparam \mem1|mem_reg~5882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~5895 (
// Equation(s):
// \mem1|mem_reg~5895_combout  = (\addr[6]~8_combout  & (\addr[7]~1_combout  & ((\mem1|mem_reg~5882_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5894_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5894_combout ),
	.datad(\mem1|mem_reg~5882_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5895_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5895 .lut_mask = 16'hB830;
defparam \mem1|mem_reg~5895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \IR|out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5895_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[9] .is_wysiwyg = "true";
defparam \IR|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneive_lcell_comb \RF_a1[1]~0 (
// Equation(s):
// \RF_a1[1]~0_combout  = (\contr|state.S41~q  & (((\IR|out [1])))) # (!\contr|state.S41~q  & ((\contr|state.S34~q ) # ((\IR|out [9]))))

	.dataa(\contr|state.S41~q ),
	.datab(\contr|state.S34~q ),
	.datac(\IR|out [9]),
	.datad(\IR|out [1]),
	.cin(gnd),
	.combout(\RF_a1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF_a1[1]~0 .lut_mask = 16'hFE54;
defparam \RF_a1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \RF_d2[2]~4 (
// Equation(s):
// \RF_d2[2]~4_combout  = (\contr|WideOr19~0_combout  & (((\contr|RFsrcd2[1]~0_combout  & \T1|out [2])))) # (!\contr|WideOr19~0_combout  & ((\IR|out [2]) # ((!\contr|RFsrcd2[1]~0_combout ))))

	.dataa(\IR|out [2]),
	.datab(\contr|WideOr19~0_combout ),
	.datac(\contr|RFsrcd2[1]~0_combout ),
	.datad(\T1|out [2]),
	.cin(gnd),
	.combout(\RF_d2[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[2]~4 .lut_mask = 16'hE323;
defparam \RF_d2[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \RF_d2[2]~5 (
// Equation(s):
// \RF_d2[2]~5_combout  = (\RF_d2[2]~4_combout  & (((\contr|RFsrcd2[1]~0_combout ) # (\Acc|out [2])))) # (!\RF_d2[2]~4_combout  & (pc[2] & (!\contr|RFsrcd2[1]~0_combout )))

	.dataa(pc[2]),
	.datab(\RF_d2[2]~4_combout ),
	.datac(\contr|RFsrcd2[1]~0_combout ),
	.datad(\Acc|out [2]),
	.cin(gnd),
	.combout(\RF_d2[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[2]~5 .lut_mask = 16'hCEC2;
defparam \RF_d2[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneive_lcell_comb \rf1_1|reg_file~10feeder (
// Equation(s):
// \rf1_1|reg_file~10feeder_combout  = \RF_d2[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~10feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \rf1_1|reg_file~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~10 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N27
dffeas \rf1_1|reg_file~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~2 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneive_lcell_comb \rf1_1|reg_file~72 (
// Equation(s):
// \rf1_1|reg_file~72_combout  = (\RF_a1[1]~0_combout  & (((\RF_a1[0]~1_combout )))) # (!\RF_a1[1]~0_combout  & ((\RF_a1[0]~1_combout  & (\rf1_1|reg_file~10_q )) # (!\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~2_q )))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~10_q ),
	.datac(\rf1_1|reg_file~2_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~72_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~72 .lut_mask = 16'hEE50;
defparam \rf1_1|reg_file~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneive_lcell_comb \rf1_1|reg_file~26feeder (
// Equation(s):
// \rf1_1|reg_file~26feeder_combout  = \RF_d2[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~26feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N3
dffeas \rf1_1|reg_file~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~26 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N9
dffeas \rf1_1|reg_file~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~18 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneive_lcell_comb \rf1_1|reg_file~73 (
// Equation(s):
// \rf1_1|reg_file~73_combout  = (\rf1_1|reg_file~72_combout  & ((\rf1_1|reg_file~26_q ) # ((!\RF_a1[1]~0_combout )))) # (!\rf1_1|reg_file~72_combout  & (((\rf1_1|reg_file~18_q  & \RF_a1[1]~0_combout ))))

	.dataa(\rf1_1|reg_file~72_combout ),
	.datab(\rf1_1|reg_file~26_q ),
	.datac(\rf1_1|reg_file~18_q ),
	.datad(\RF_a1[1]~0_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~73_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~73 .lut_mask = 16'hD8AA;
defparam \rf1_1|reg_file~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N3
dffeas \rf1_1|reg_file~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF_d2[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~58 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \rf1_1|reg_file~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~42 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneive_lcell_comb \rf1_1|reg_file~50feeder (
// Equation(s):
// \rf1_1|reg_file~50feeder_combout  = \RF_d2[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF_d2[2]~5_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~50feeder .lut_mask = 16'hFF00;
defparam \rf1_1|reg_file~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \rf1_1|reg_file~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~50 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \rf1_1|reg_file~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~34 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \rf1_1|reg_file~74 (
// Equation(s):
// \rf1_1|reg_file~74_combout  = (\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~50_q ) # ((\RF_a1[0]~1_combout )))) # (!\RF_a1[1]~0_combout  & (((\rf1_1|reg_file~34_q  & !\RF_a1[0]~1_combout ))))

	.dataa(\rf1_1|reg_file~50_q ),
	.datab(\RF_a1[1]~0_combout ),
	.datac(\rf1_1|reg_file~34_q ),
	.datad(\RF_a1[0]~1_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~74_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~74 .lut_mask = 16'hCCB8;
defparam \rf1_1|reg_file~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \rf1_1|reg_file~75 (
// Equation(s):
// \rf1_1|reg_file~75_combout  = (\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~74_combout  & (\rf1_1|reg_file~58_q )) # (!\rf1_1|reg_file~74_combout  & ((\rf1_1|reg_file~42_q ))))) # (!\RF_a1[0]~1_combout  & (((\rf1_1|reg_file~74_combout ))))

	.dataa(\RF_a1[0]~1_combout ),
	.datab(\rf1_1|reg_file~58_q ),
	.datac(\rf1_1|reg_file~42_q ),
	.datad(\rf1_1|reg_file~74_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~75_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~75 .lut_mask = 16'hDDA0;
defparam \rf1_1|reg_file~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \pc[2]~2 (
// Equation(s):
// \pc[2]~2_combout  = (\RF_a1[2]~2_combout  & ((\rf1_1|reg_file~75_combout ))) # (!\RF_a1[2]~2_combout  & (\rf1_1|reg_file~73_combout ))

	.dataa(\RF_a1[2]~2_combout ),
	.datab(\rf1_1|reg_file~73_combout ),
	.datac(gnd),
	.datad(\rf1_1|reg_file~75_combout ),
	.cin(gnd),
	.combout(\pc[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc[2]~2 .lut_mask = 16'hEE44;
defparam \pc[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \T1|out[2]~2 (
// Equation(s):
// \T1|out[2]~2_combout  = (\contr|state.S10~q  & ((\mem1|mem_reg~4609_combout ))) # (!\contr|state.S10~q  & (\pc[2]~2_combout ))

	.dataa(\contr|state.S10~q ),
	.datab(\pc[2]~2_combout ),
	.datac(gnd),
	.datad(\mem1|mem_reg~4609_combout ),
	.cin(gnd),
	.combout(\T1|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \T1|out[2]~2 .lut_mask = 16'hEE44;
defparam \T1|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \T1|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T1|out[2]~2_combout ),
	.asdata(\alu1|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\contr|state.S6~q ),
	.ena(\contr|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \T1|out[2] .is_wysiwyg = "true";
defparam \T1|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \T2|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\contr|T2write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \T2|out[2] .is_wysiwyg = "true";
defparam \T2|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \addr[2]~11 (
// Equation(s):
// \addr[2]~11_combout  = (\contr|WideOr11~0_combout  & ((\contr|WideOr12~combout  & (\IR|out [2])) # (!\contr|WideOr12~combout  & ((\T2|out [2]))))) # (!\contr|WideOr11~0_combout  & (((\contr|WideOr12~combout ))))

	.dataa(\IR|out [2]),
	.datab(\contr|WideOr11~0_combout ),
	.datac(\T2|out [2]),
	.datad(\contr|WideOr12~combout ),
	.cin(gnd),
	.combout(\addr[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr[2]~11 .lut_mask = 16'hBBC0;
defparam \addr[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \addr[2]~12 (
// Equation(s):
// \addr[2]~12_combout  = (\contr|WideOr11~0_combout  & (((\addr[2]~11_combout )))) # (!\contr|WideOr11~0_combout  & ((\addr[2]~11_combout  & (\T1|out [2])) # (!\addr[2]~11_combout  & ((pc[2])))))

	.dataa(\T1|out [2]),
	.datab(\contr|WideOr11~0_combout ),
	.datac(pc[2]),
	.datad(\addr[2]~11_combout ),
	.cin(gnd),
	.combout(\addr[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \addr[2]~12 .lut_mask = 16'hEE30;
defparam \addr[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \dataw[4]~8 (
// Equation(s):
// \dataw[4]~8_combout  = (!\contr|state.S22~q  & ((\contr|state.S50~q  & ((\IR|out [4]))) # (!\contr|state.S50~q  & (\Acc|out [4]))))

	.dataa(\contr|state.S50~q ),
	.datab(\Acc|out [4]),
	.datac(\contr|state.S22~q ),
	.datad(\IR|out [4]),
	.cin(gnd),
	.combout(\dataw[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[4]~8 .lut_mask = 16'h0E04;
defparam \dataw[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneive_lcell_comb \dataw[4]~9 (
// Equation(s):
// \dataw[4]~9_combout  = (\dataw[4]~8_combout ) # ((\T1|out [4] & \contr|state.S22~q ))

	.dataa(\T1|out [4]),
	.datab(gnd),
	.datac(\contr|state.S22~q ),
	.datad(\dataw[4]~8_combout ),
	.cin(gnd),
	.combout(\dataw[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[4]~9 .lut_mask = 16'hFFA0;
defparam \dataw[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~6318 (
// Equation(s):
// \mem1|mem_reg~6318_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6318_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6318 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \mem1|mem_reg~2356 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6318_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2356 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~6315 (
// Equation(s):
// \mem1|mem_reg~6315_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6315_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6315 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N31
dffeas \mem1|mem_reg~2100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2100 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~6317 (
// Equation(s):
// \mem1|mem_reg~6317_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6317_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6317 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \mem1|mem_reg~2084 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6317_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2084_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2084 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2084 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
cycloneive_lcell_comb \mem1|mem_reg~6316 (
// Equation(s):
// \mem1|mem_reg~6316_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6316_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6316 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N29
dffeas \mem1|mem_reg~2340 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6316_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2340 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~4802 (
// Equation(s):
// \mem1|mem_reg~4802_combout  = (\addr[0]~16_combout  & (((\addr[4]~4_combout )))) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~2340_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~2084_q ))))

	.dataa(\mem1|mem_reg~2084_q ),
	.datab(\mem1|mem_reg~2340_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4802_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4802 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~4803 (
// Equation(s):
// \mem1|mem_reg~4803_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4802_combout  & (!\mem1|mem_reg~2356_q )) # (!\mem1|mem_reg~4802_combout  & ((!\mem1|mem_reg~2100_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4802_combout ))))

	.dataa(\mem1|mem_reg~2356_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2100_q ),
	.datad(\mem1|mem_reg~4802_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4803_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4803 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~6320 (
// Equation(s):
// \mem1|mem_reg~6320_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6320_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6320 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N1
dffeas \mem1|mem_reg~308 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~308 .is_wysiwyg = "true";
defparam \mem1|mem_reg~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N5
dffeas \mem1|mem_reg~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~52 .is_wysiwyg = "true";
defparam \mem1|mem_reg~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~6319 (
// Equation(s):
// \mem1|mem_reg~6319_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6319_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6319 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N29
dffeas \mem1|mem_reg~292 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6319_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~292 .is_wysiwyg = "true";
defparam \mem1|mem_reg~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N7
dffeas \mem1|mem_reg~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~36 .is_wysiwyg = "true";
defparam \mem1|mem_reg~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~4804 (
// Equation(s):
// \mem1|mem_reg~4804_combout  = (\addr[0]~16_combout  & (((\addr[4]~4_combout )))) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~292_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~36_q )))))

	.dataa(\mem1|mem_reg~292_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~36_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4804_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4804 .lut_mask = 16'hDD30;
defparam \mem1|mem_reg~4804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cycloneive_lcell_comb \mem1|mem_reg~4805 (
// Equation(s):
// \mem1|mem_reg~4805_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4804_combout  & (!\mem1|mem_reg~308_q )) # (!\mem1|mem_reg~4804_combout  & ((\mem1|mem_reg~52_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4804_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~308_q ),
	.datac(\mem1|mem_reg~52_q ),
	.datad(\mem1|mem_reg~4804_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4805_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4805 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneive_lcell_comb \mem1|mem_reg~4806 (
// Equation(s):
// \mem1|mem_reg~4806_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4803_combout ) # ((\addr[5]~6_combout )))) # (!\addr[7]~1_combout  & (((!\addr[5]~6_combout  & \mem1|mem_reg~4805_combout ))))

	.dataa(\mem1|mem_reg~4803_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4805_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4806_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4806 .lut_mask = 16'hCBC8;
defparam \mem1|mem_reg~4806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~6314 (
// Equation(s):
// \mem1|mem_reg~6314_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6314_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6314 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N23
dffeas \mem1|mem_reg~820 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6314_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~820 .is_wysiwyg = "true";
defparam \mem1|mem_reg~820 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~6311 (
// Equation(s):
// \mem1|mem_reg~6311_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6311_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6311 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N29
dffeas \mem1|mem_reg~564 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6311_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~564 .is_wysiwyg = "true";
defparam \mem1|mem_reg~564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~6313 (
// Equation(s):
// \mem1|mem_reg~6313_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6313_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6313 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N11
dffeas \mem1|mem_reg~548 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~548 .is_wysiwyg = "true";
defparam \mem1|mem_reg~548 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~6312 (
// Equation(s):
// \mem1|mem_reg~6312_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6312_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6312 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \mem1|mem_reg~804 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6312_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~804 .is_wysiwyg = "true";
defparam \mem1|mem_reg~804 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~4800 (
// Equation(s):
// \mem1|mem_reg~4800_combout  = (\addr[4]~4_combout  & (((\addr[0]~16_combout ) # (!\mem1|mem_reg~804_q )))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~548_q  & ((!\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~548_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~804_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4800_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4800 .lut_mask = 16'hCC1D;
defparam \mem1|mem_reg~4800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~4801 (
// Equation(s):
// \mem1|mem_reg~4801_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4800_combout  & (!\mem1|mem_reg~820_q )) # (!\mem1|mem_reg~4800_combout  & ((!\mem1|mem_reg~564_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4800_combout ))))

	.dataa(\mem1|mem_reg~820_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~564_q ),
	.datad(\mem1|mem_reg~4800_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4801_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4801 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~6321 (
// Equation(s):
// \mem1|mem_reg~6321_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6321_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6321 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \mem1|mem_reg~2612 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6321_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2612 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~6324 (
// Equation(s):
// \mem1|mem_reg~6324_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6324_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6324 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N9
dffeas \mem1|mem_reg~2868 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6324_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2868 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2868 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~6322 (
// Equation(s):
// \mem1|mem_reg~6322_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6322_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6322 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N15
dffeas \mem1|mem_reg~2852 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6322_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2852 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2852 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N24
cycloneive_lcell_comb \mem1|mem_reg~6323 (
// Equation(s):
// \mem1|mem_reg~6323_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6323_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6323 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N25
dffeas \mem1|mem_reg~2596 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2596 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~4807 (
// Equation(s):
// \mem1|mem_reg~4807_combout  = (\addr[4]~4_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~2852_q ))) # (!\addr[4]~4_combout  & (((!\addr[0]~16_combout  & !\mem1|mem_reg~2596_q ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2852_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~2596_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4807_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4807 .lut_mask = 16'hA2A7;
defparam \mem1|mem_reg~4807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~4808 (
// Equation(s):
// \mem1|mem_reg~4808_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4807_combout  & ((!\mem1|mem_reg~2868_q ))) # (!\mem1|mem_reg~4807_combout  & (!\mem1|mem_reg~2612_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4807_combout ))))

	.dataa(\mem1|mem_reg~2612_q ),
	.datab(\mem1|mem_reg~2868_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4807_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4808_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4808 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~4809 (
// Equation(s):
// \mem1|mem_reg~4809_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4806_combout  & ((\mem1|mem_reg~4808_combout ))) # (!\mem1|mem_reg~4806_combout  & (\mem1|mem_reg~4801_combout )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~4806_combout ))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4806_combout ),
	.datac(\mem1|mem_reg~4801_combout ),
	.datad(\mem1|mem_reg~4808_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4809_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4809 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~4809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N10
cycloneive_lcell_comb \mem1|mem_reg~6303 (
// Equation(s):
// \mem1|mem_reg~6303_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6303_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6303 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N11
dffeas \mem1|mem_reg~612 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~612 .is_wysiwyg = "true";
defparam \mem1|mem_reg~612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~6302 (
// Equation(s):
// \mem1|mem_reg~6302_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6302_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6302 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \mem1|mem_reg~868 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6302_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~868 .is_wysiwyg = "true";
defparam \mem1|mem_reg~868 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneive_lcell_comb \mem1|mem_reg~4790 (
// Equation(s):
// \mem1|mem_reg~4790_combout  = (\addr[4]~4_combout  & (((\addr[0]~16_combout ) # (!\mem1|mem_reg~868_q )))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~612_q  & (!\addr[0]~16_combout )))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~612_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~868_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4790_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4790 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~4790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~6301 (
// Equation(s):
// \mem1|mem_reg~6301_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6301_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6301 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N21
dffeas \mem1|mem_reg~628 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~628 .is_wysiwyg = "true";
defparam \mem1|mem_reg~628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~6304 (
// Equation(s):
// \mem1|mem_reg~6304_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6304_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6304 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N15
dffeas \mem1|mem_reg~884 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6304_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~884 .is_wysiwyg = "true";
defparam \mem1|mem_reg~884 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneive_lcell_comb \mem1|mem_reg~4791 (
// Equation(s):
// \mem1|mem_reg~4791_combout  = (\mem1|mem_reg~4790_combout  & (((!\mem1|mem_reg~884_q ) # (!\addr[0]~16_combout )))) # (!\mem1|mem_reg~4790_combout  & (!\mem1|mem_reg~628_q  & (\addr[0]~16_combout )))

	.dataa(\mem1|mem_reg~4790_combout ),
	.datab(\mem1|mem_reg~628_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~884_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4791_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4791 .lut_mask = 16'h1ABA;
defparam \mem1|mem_reg~4791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~2676feeder (
// Equation(s):
// \mem1|mem_reg~2676feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2676feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2676feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2676feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N31
dffeas \mem1|mem_reg~2676 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2676 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2676 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N1
dffeas \mem1|mem_reg~2932 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2932 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~6309 (
// Equation(s):
// \mem1|mem_reg~6309_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6309_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6309 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N29
dffeas \mem1|mem_reg~2916 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6309_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2916 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~6310 (
// Equation(s):
// \mem1|mem_reg~6310_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6310_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6310 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \mem1|mem_reg~2660 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2660 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2660 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~4797 (
// Equation(s):
// \mem1|mem_reg~4797_combout  = (\addr[0]~16_combout  & (((\addr[4]~4_combout )))) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~2916_q )) # (!\addr[4]~4_combout  & ((!\mem1|mem_reg~2660_q )))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2916_q ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~2660_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4797_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4797 .lut_mask = 16'hB0B5;
defparam \mem1|mem_reg~4797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~4798 (
// Equation(s):
// \mem1|mem_reg~4798_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4797_combout  & ((\mem1|mem_reg~2932_q ))) # (!\mem1|mem_reg~4797_combout  & (\mem1|mem_reg~2676_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4797_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2676_q ),
	.datac(\mem1|mem_reg~2932_q ),
	.datad(\mem1|mem_reg~4797_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4798_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4798 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~6308 (
// Equation(s):
// \mem1|mem_reg~6308_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6308_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6308 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N13
dffeas \mem1|mem_reg~372 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~372 .is_wysiwyg = "true";
defparam \mem1|mem_reg~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N25
dffeas \mem1|mem_reg~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~116 .is_wysiwyg = "true";
defparam \mem1|mem_reg~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N2
cycloneive_lcell_comb \mem1|mem_reg~6307 (
// Equation(s):
// \mem1|mem_reg~6307_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6307_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6307 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N3
dffeas \mem1|mem_reg~356 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~356 .is_wysiwyg = "true";
defparam \mem1|mem_reg~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \mem1|mem_reg~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~100 .is_wysiwyg = "true";
defparam \mem1|mem_reg~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cycloneive_lcell_comb \mem1|mem_reg~4794 (
// Equation(s):
// \mem1|mem_reg~4794_combout  = (\addr[4]~4_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~356_q ))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~100_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~356_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~100_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4794_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4794 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~4794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~4795 (
// Equation(s):
// \mem1|mem_reg~4795_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4794_combout  & (!\mem1|mem_reg~372_q )) # (!\mem1|mem_reg~4794_combout  & ((\mem1|mem_reg~116_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4794_combout ))))

	.dataa(\mem1|mem_reg~372_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~116_q ),
	.datad(\mem1|mem_reg~4794_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4795_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4795 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~2164feeder (
// Equation(s):
// \mem1|mem_reg~2164feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2164feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2164feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2164feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \mem1|mem_reg~2164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2164 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2164 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \mem1|mem_reg~2420 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2420 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~6306 (
// Equation(s):
// \mem1|mem_reg~6306_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6306_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6306 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N23
dffeas \mem1|mem_reg~2148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6306_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2148 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~6305 (
// Equation(s):
// \mem1|mem_reg~6305_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6305_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6305 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N19
dffeas \mem1|mem_reg~2404 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2404 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~4792 (
// Equation(s):
// \mem1|mem_reg~4792_combout  = (\addr[0]~16_combout  & (((\addr[4]~4_combout )))) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~2404_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~2148_q ))))

	.dataa(\mem1|mem_reg~2148_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2404_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4792_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4792 .lut_mask = 16'hCF11;
defparam \mem1|mem_reg~4792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~4793 (
// Equation(s):
// \mem1|mem_reg~4793_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4792_combout  & ((\mem1|mem_reg~2420_q ))) # (!\mem1|mem_reg~4792_combout  & (\mem1|mem_reg~2164_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4792_combout ))))

	.dataa(\mem1|mem_reg~2164_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2420_q ),
	.datad(\mem1|mem_reg~4792_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4793_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4793 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneive_lcell_comb \mem1|mem_reg~4796 (
// Equation(s):
// \mem1|mem_reg~4796_combout  = (\addr[5]~6_combout  & (((\addr[7]~1_combout )))) # (!\addr[5]~6_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~4793_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4795_combout ))))

	.dataa(\mem1|mem_reg~4795_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4793_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4796_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4796 .lut_mask = 16'hF2C2;
defparam \mem1|mem_reg~4796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneive_lcell_comb \mem1|mem_reg~4799 (
// Equation(s):
// \mem1|mem_reg~4799_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4796_combout  & ((\mem1|mem_reg~4798_combout ))) # (!\mem1|mem_reg~4796_combout  & (\mem1|mem_reg~4791_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4796_combout ))))

	.dataa(\mem1|mem_reg~4791_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4798_combout ),
	.datad(\mem1|mem_reg~4796_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4799_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4799 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~4810 (
// Equation(s):
// \mem1|mem_reg~4810_combout  = (\addr[2]~12_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~4799_combout )))) # (!\addr[2]~12_combout  & (!\addr[6]~8_combout  & (\mem1|mem_reg~4809_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4809_combout ),
	.datad(\mem1|mem_reg~4799_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4810_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4810 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~6332 (
// Equation(s):
// \mem1|mem_reg~6332_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6332_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6332 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N7
dffeas \mem1|mem_reg~1380 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6332_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1380 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~6333 (
// Equation(s):
// \mem1|mem_reg~6333_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6333_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6333 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N21
dffeas \mem1|mem_reg~1124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1124 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~4815 (
// Equation(s):
// \mem1|mem_reg~4815_combout  = (\addr[0]~16_combout  & (((\addr[4]~4_combout )))) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~1380_q )) # (!\addr[4]~4_combout  & ((!\mem1|mem_reg~1124_q )))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1380_q ),
	.datac(\mem1|mem_reg~1124_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4815_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4815 .lut_mask = 16'hBB05;
defparam \mem1|mem_reg~4815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~6334 (
// Equation(s):
// \mem1|mem_reg~6334_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6334_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6334 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N25
dffeas \mem1|mem_reg~1396 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6334_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1396 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~6331 (
// Equation(s):
// \mem1|mem_reg~6331_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6331_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6331 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N31
dffeas \mem1|mem_reg~1140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6331_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1140 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~4816 (
// Equation(s):
// \mem1|mem_reg~4816_combout  = (\mem1|mem_reg~4815_combout  & (((!\addr[0]~16_combout )) # (!\mem1|mem_reg~1396_q ))) # (!\mem1|mem_reg~4815_combout  & (((\addr[0]~16_combout  & !\mem1|mem_reg~1140_q ))))

	.dataa(\mem1|mem_reg~4815_combout ),
	.datab(\mem1|mem_reg~1396_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1140_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4816_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4816 .lut_mask = 16'h2A7A;
defparam \mem1|mem_reg~4816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~3188feeder (
// Equation(s):
// \mem1|mem_reg~3188feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3188feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N3
dffeas \mem1|mem_reg~3188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3188 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3188 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N21
dffeas \mem1|mem_reg~3444 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3444 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~6329 (
// Equation(s):
// \mem1|mem_reg~6329_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6329_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6329 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N3
dffeas \mem1|mem_reg~3428 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3428 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3428 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~6330 (
// Equation(s):
// \mem1|mem_reg~6330_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6330_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6330 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N27
dffeas \mem1|mem_reg~3172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3172 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~4813 (
// Equation(s):
// \mem1|mem_reg~4813_combout  = (\addr[0]~16_combout  & (((\addr[4]~4_combout )))) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~3428_q )) # (!\addr[4]~4_combout  & ((!\mem1|mem_reg~3172_q )))))

	.dataa(\mem1|mem_reg~3428_q ),
	.datab(\mem1|mem_reg~3172_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4813_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4813 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~4813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~4814 (
// Equation(s):
// \mem1|mem_reg~4814_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4813_combout  & ((\mem1|mem_reg~3444_q ))) # (!\mem1|mem_reg~4813_combout  & (\mem1|mem_reg~3188_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4813_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3188_q ),
	.datac(\mem1|mem_reg~3444_q ),
	.datad(\mem1|mem_reg~4813_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4814_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4814 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~4817 (
// Equation(s):
// \mem1|mem_reg~4817_combout  = (\addr[7]~1_combout  & (((\addr[5]~6_combout ) # (\mem1|mem_reg~4814_combout )))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4816_combout  & (!\addr[5]~6_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4816_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4814_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4817_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4817 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~6328 (
// Equation(s):
// \mem1|mem_reg~6328_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6328_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6328 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N7
dffeas \mem1|mem_reg~1908 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6328_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1908 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1908 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~6327 (
// Equation(s):
// \mem1|mem_reg~6327_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6327_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6327 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N27
dffeas \mem1|mem_reg~1636 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6327_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1636 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N18
cycloneive_lcell_comb \mem1|mem_reg~6326 (
// Equation(s):
// \mem1|mem_reg~6326_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6326_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6326 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N19
dffeas \mem1|mem_reg~1892 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6326_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1892 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1892 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~4811 (
// Equation(s):
// \mem1|mem_reg~4811_combout  = (\addr[0]~16_combout  & (((\addr[4]~4_combout )))) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~1892_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~1636_q ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1636_q ),
	.datac(\mem1|mem_reg~1892_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4811_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4811 .lut_mask = 16'hAF11;
defparam \mem1|mem_reg~4811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~6325 (
// Equation(s):
// \mem1|mem_reg~6325_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6325_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6325 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N23
dffeas \mem1|mem_reg~1652 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1652 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1652 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~4812 (
// Equation(s):
// \mem1|mem_reg~4812_combout  = (\mem1|mem_reg~4811_combout  & (((!\addr[0]~16_combout )) # (!\mem1|mem_reg~1908_q ))) # (!\mem1|mem_reg~4811_combout  & (((\addr[0]~16_combout  & !\mem1|mem_reg~1652_q ))))

	.dataa(\mem1|mem_reg~1908_q ),
	.datab(\mem1|mem_reg~4811_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1652_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4812_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4812 .lut_mask = 16'h4C7C;
defparam \mem1|mem_reg~4812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~3700feeder (
// Equation(s):
// \mem1|mem_reg~3700feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3700feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3700feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3700feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N3
dffeas \mem1|mem_reg~3700 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3700 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3700 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \mem1|mem_reg~3956 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3956 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3956 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~6336 (
// Equation(s):
// \mem1|mem_reg~6336_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6336_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6336 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N23
dffeas \mem1|mem_reg~3684 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3684 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N2
cycloneive_lcell_comb \mem1|mem_reg~6335 (
// Equation(s):
// \mem1|mem_reg~6335_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6335_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6335 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N3
dffeas \mem1|mem_reg~3940 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3940 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N12
cycloneive_lcell_comb \mem1|mem_reg~4818 (
// Equation(s):
// \mem1|mem_reg~4818_combout  = (\addr[0]~16_combout  & (((\addr[4]~4_combout )))) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~3940_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~3684_q ))))

	.dataa(\mem1|mem_reg~3684_q ),
	.datab(\mem1|mem_reg~3940_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4818_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4818 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~4819 (
// Equation(s):
// \mem1|mem_reg~4819_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4818_combout  & ((\mem1|mem_reg~3956_q ))) # (!\mem1|mem_reg~4818_combout  & (\mem1|mem_reg~3700_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4818_combout ))))

	.dataa(\mem1|mem_reg~3700_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~3956_q ),
	.datad(\mem1|mem_reg~4818_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4819_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4819 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~4820 (
// Equation(s):
// \mem1|mem_reg~4820_combout  = (\mem1|mem_reg~4817_combout  & (((\mem1|mem_reg~4819_combout ) # (!\addr[5]~6_combout )))) # (!\mem1|mem_reg~4817_combout  & (\mem1|mem_reg~4812_combout  & (\addr[5]~6_combout )))

	.dataa(\mem1|mem_reg~4817_combout ),
	.datab(\mem1|mem_reg~4812_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~4819_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4820_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4820 .lut_mask = 16'hEA4A;
defparam \mem1|mem_reg~4820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
cycloneive_lcell_comb \mem1|mem_reg~6300 (
// Equation(s):
// \mem1|mem_reg~6300_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6300_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6300 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N31
dffeas \mem1|mem_reg~3892 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3892 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3892 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~6299 (
// Equation(s):
// \mem1|mem_reg~6299_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6299_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6299 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N31
dffeas \mem1|mem_reg~3620 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3620 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~6298 (
// Equation(s):
// \mem1|mem_reg~6298_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6298_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6298 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N15
dffeas \mem1|mem_reg~3876 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3876 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \mem1|mem_reg~4787 (
// Equation(s):
// \mem1|mem_reg~4787_combout  = (\addr[0]~16_combout  & (\addr[4]~4_combout )) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~3876_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~3620_q ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~3620_q ),
	.datad(\mem1|mem_reg~3876_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4787_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4787 .lut_mask = 16'h89CD;
defparam \mem1|mem_reg~4787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N26
cycloneive_lcell_comb \mem1|mem_reg~6297 (
// Equation(s):
// \mem1|mem_reg~6297_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6297_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6297 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N27
dffeas \mem1|mem_reg~3636 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3636 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~4788 (
// Equation(s):
// \mem1|mem_reg~4788_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4787_combout  & (!\mem1|mem_reg~3892_q )) # (!\mem1|mem_reg~4787_combout  & ((!\mem1|mem_reg~3636_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4787_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3892_q ),
	.datac(\mem1|mem_reg~4787_combout ),
	.datad(\mem1|mem_reg~3636_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4788_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4788 .lut_mask = 16'h707A;
defparam \mem1|mem_reg~4788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~6288 (
// Equation(s):
// \mem1|mem_reg~6288_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6288_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6288 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N27
dffeas \mem1|mem_reg~1844 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1844 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~6285 (
// Equation(s):
// \mem1|mem_reg~6285_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6285_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6285 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N19
dffeas \mem1|mem_reg~1588 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1588 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N26
cycloneive_lcell_comb \mem1|mem_reg~6286 (
// Equation(s):
// \mem1|mem_reg~6286_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6286_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6286 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N27
dffeas \mem1|mem_reg~1828 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1828 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1828 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \mem1|mem_reg~6287 (
// Equation(s):
// \mem1|mem_reg~6287_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6287_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6287 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N15
dffeas \mem1|mem_reg~1572 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1572 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1572 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~4780 (
// Equation(s):
// \mem1|mem_reg~4780_combout  = (\addr[0]~16_combout  & (((\addr[4]~4_combout )))) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~1828_q )) # (!\addr[4]~4_combout  & ((!\mem1|mem_reg~1572_q )))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1828_q ),
	.datac(\mem1|mem_reg~1572_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4780_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4780 .lut_mask = 16'hBB05;
defparam \mem1|mem_reg~4780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~4781 (
// Equation(s):
// \mem1|mem_reg~4781_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4780_combout  & (!\mem1|mem_reg~1844_q )) # (!\mem1|mem_reg~4780_combout  & ((!\mem1|mem_reg~1588_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4780_combout ))))

	.dataa(\mem1|mem_reg~1844_q ),
	.datab(\mem1|mem_reg~1588_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4780_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4781_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4781 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~6293 (
// Equation(s):
// \mem1|mem_reg~6293_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6293_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6293 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N27
dffeas \mem1|mem_reg~1076 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1076_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1076 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1076 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~6296 (
// Equation(s):
// \mem1|mem_reg~6296_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6296_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6296 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N23
dffeas \mem1|mem_reg~1332 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1332 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~6294 (
// Equation(s):
// \mem1|mem_reg~6294_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6294_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6294 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N5
dffeas \mem1|mem_reg~1316 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6294_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1316 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~6295 (
// Equation(s):
// \mem1|mem_reg~6295_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6295_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6295 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N3
dffeas \mem1|mem_reg~1060 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1060 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1060 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~4784 (
// Equation(s):
// \mem1|mem_reg~4784_combout  = (\addr[4]~4_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~1316_q ))) # (!\addr[4]~4_combout  & (((!\addr[0]~16_combout  & !\mem1|mem_reg~1060_q ))))

	.dataa(\mem1|mem_reg~1316_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1060_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4784_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4784 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~4784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~4785 (
// Equation(s):
// \mem1|mem_reg~4785_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4784_combout  & ((!\mem1|mem_reg~1332_q ))) # (!\mem1|mem_reg~4784_combout  & (!\mem1|mem_reg~1076_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4784_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1076_q ),
	.datac(\mem1|mem_reg~1332_q ),
	.datad(\mem1|mem_reg~4784_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4785_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4785 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~6289 (
// Equation(s):
// \mem1|mem_reg~6289_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6289_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6289 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N21
dffeas \mem1|mem_reg~3124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3124 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~6292 (
// Equation(s):
// \mem1|mem_reg~6292_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6292_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6292 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \mem1|mem_reg~3380 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6292_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3380 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~6290 (
// Equation(s):
// \mem1|mem_reg~6290_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6290_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6290 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N19
dffeas \mem1|mem_reg~3364 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3364 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneive_lcell_comb \mem1|mem_reg~6291 (
// Equation(s):
// \mem1|mem_reg~6291_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6291_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6291 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N21
dffeas \mem1|mem_reg~3108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6291_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3108 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~4782 (
// Equation(s):
// \mem1|mem_reg~4782_combout  = (\addr[0]~16_combout  & (((\addr[4]~4_combout )))) # (!\addr[0]~16_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~3364_q )) # (!\addr[4]~4_combout  & ((!\mem1|mem_reg~3108_q )))))

	.dataa(\mem1|mem_reg~3364_q ),
	.datab(\mem1|mem_reg~3108_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4782_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4782 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~4782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~4783 (
// Equation(s):
// \mem1|mem_reg~4783_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4782_combout  & ((!\mem1|mem_reg~3380_q ))) # (!\mem1|mem_reg~4782_combout  & (!\mem1|mem_reg~3124_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4782_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3124_q ),
	.datac(\mem1|mem_reg~3380_q ),
	.datad(\mem1|mem_reg~4782_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4783_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4783 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~4786 (
// Equation(s):
// \mem1|mem_reg~4786_combout  = (\addr[7]~1_combout  & ((\addr[5]~6_combout ) # ((\mem1|mem_reg~4783_combout )))) # (!\addr[7]~1_combout  & (!\addr[5]~6_combout  & (\mem1|mem_reg~4785_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4785_combout ),
	.datad(\mem1|mem_reg~4783_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4786_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4786 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~4789 (
// Equation(s):
// \mem1|mem_reg~4789_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4786_combout  & (\mem1|mem_reg~4788_combout )) # (!\mem1|mem_reg~4786_combout  & ((\mem1|mem_reg~4781_combout ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4786_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4788_combout ),
	.datac(\mem1|mem_reg~4781_combout ),
	.datad(\mem1|mem_reg~4786_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4789_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4789 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneive_lcell_comb \mem1|mem_reg~4821 (
// Equation(s):
// \mem1|mem_reg~4821_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4810_combout  & (\mem1|mem_reg~4820_combout )) # (!\mem1|mem_reg~4810_combout  & ((\mem1|mem_reg~4789_combout ))))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4810_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4810_combout ),
	.datac(\mem1|mem_reg~4820_combout ),
	.datad(\mem1|mem_reg~4789_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4821_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4821 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~6382 (
// Equation(s):
// \mem1|mem_reg~6382_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6382_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6382 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N27
dffeas \mem1|mem_reg~2500 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6382_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2500 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~6381 (
// Equation(s):
// \mem1|mem_reg~6381_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6381_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6381 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \mem1|mem_reg~3524 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6381_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3524 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3524 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~4855 (
// Equation(s):
// \mem1|mem_reg~4855_combout  = (\addr[6]~8_combout  & (((\addr[0]~16_combout ) # (!\mem1|mem_reg~3524_q )))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~2500_q  & ((!\addr[0]~16_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~2500_q ),
	.datac(\mem1|mem_reg~3524_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4855_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4855 .lut_mask = 16'hAA1B;
defparam \mem1|mem_reg~4855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~2516feeder (
// Equation(s):
// \mem1|mem_reg~2516feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2516feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2516feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2516feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N5
dffeas \mem1|mem_reg~2516 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2516feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2516 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2516 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \mem1|mem_reg~3540 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3540 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~4856 (
// Equation(s):
// \mem1|mem_reg~4856_combout  = (\mem1|mem_reg~4855_combout  & (((\mem1|mem_reg~3540_q ) # (!\addr[0]~16_combout )))) # (!\mem1|mem_reg~4855_combout  & (\mem1|mem_reg~2516_q  & ((\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~4855_combout ),
	.datab(\mem1|mem_reg~2516_q ),
	.datac(\mem1|mem_reg~3540_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4856_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4856 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~4856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~6384 (
// Equation(s):
// \mem1|mem_reg~6384_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6384_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6384 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N27
dffeas \mem1|mem_reg~1476 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6384_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1476 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~6385 (
// Equation(s):
// \mem1|mem_reg~6385_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6385_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6385 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N21
dffeas \mem1|mem_reg~452 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~452 .is_wysiwyg = "true";
defparam \mem1|mem_reg~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~4857 (
// Equation(s):
// \mem1|mem_reg~4857_combout  = (\addr[0]~16_combout  & (((\addr[6]~8_combout )))) # (!\addr[0]~16_combout  & ((\addr[6]~8_combout  & (!\mem1|mem_reg~1476_q )) # (!\addr[6]~8_combout  & ((!\mem1|mem_reg~452_q )))))

	.dataa(\mem1|mem_reg~1476_q ),
	.datab(\mem1|mem_reg~452_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4857_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4857 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~4857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~6383 (
// Equation(s):
// \mem1|mem_reg~6383_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6383_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6383 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \mem1|mem_reg~468 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~468 .is_wysiwyg = "true";
defparam \mem1|mem_reg~468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N12
cycloneive_lcell_comb \mem1|mem_reg~6386 (
// Equation(s):
// \mem1|mem_reg~6386_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6386_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6386 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N13
dffeas \mem1|mem_reg~1492 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6386_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1492 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~4858 (
// Equation(s):
// \mem1|mem_reg~4858_combout  = (\mem1|mem_reg~4857_combout  & (((!\mem1|mem_reg~1492_q ) # (!\addr[0]~16_combout )))) # (!\mem1|mem_reg~4857_combout  & (!\mem1|mem_reg~468_q  & (\addr[0]~16_combout )))

	.dataa(\mem1|mem_reg~4857_combout ),
	.datab(\mem1|mem_reg~468_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1492_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4858_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4858 .lut_mask = 16'h1ABA;
defparam \mem1|mem_reg~4858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~4859 (
// Equation(s):
// \mem1|mem_reg~4859_combout  = (\addr[7]~1_combout  & ((\addr[5]~6_combout ) # ((\mem1|mem_reg~4856_combout )))) # (!\addr[7]~1_combout  & (!\addr[5]~6_combout  & ((\mem1|mem_reg~4858_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4856_combout ),
	.datad(\mem1|mem_reg~4858_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4859_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4859 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~3028feeder (
// Equation(s):
// \mem1|mem_reg~3028feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3028feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3028feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3028feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N19
dffeas \mem1|mem_reg~3028 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3028feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3028 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3028 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \mem1|mem_reg~4052 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4052 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4052 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \mem1|mem_reg~6388 (
// Equation(s):
// \mem1|mem_reg~6388_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6388_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6388 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \mem1|mem_reg~3012 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6388_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3012 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \mem1|mem_reg~6387 (
// Equation(s):
// \mem1|mem_reg~6387_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6387_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6387 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \mem1|mem_reg~4036 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6387_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4036 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4036 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~4860 (
// Equation(s):
// \mem1|mem_reg~4860_combout  = (\addr[6]~8_combout  & (((\addr[0]~16_combout ) # (!\mem1|mem_reg~4036_q )))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~3012_q  & ((!\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~3012_q ),
	.datab(\mem1|mem_reg~4036_q ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4860_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4860 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~4861 (
// Equation(s):
// \mem1|mem_reg~4861_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4860_combout  & ((\mem1|mem_reg~4052_q ))) # (!\mem1|mem_reg~4860_combout  & (\mem1|mem_reg~3028_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4860_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3028_q ),
	.datac(\mem1|mem_reg~4052_q ),
	.datad(\mem1|mem_reg~4860_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4861_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4861 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~6377 (
// Equation(s):
// \mem1|mem_reg~6377_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6377_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6377 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N29
dffeas \mem1|mem_reg~980 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6377_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~980 .is_wysiwyg = "true";
defparam \mem1|mem_reg~980 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N6
cycloneive_lcell_comb \mem1|mem_reg~6380 (
// Equation(s):
// \mem1|mem_reg~6380_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6380_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6380 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N7
dffeas \mem1|mem_reg~2004 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2004 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2004 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~6379 (
// Equation(s):
// \mem1|mem_reg~6379_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6379_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6379 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N5
dffeas \mem1|mem_reg~964 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6379_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~964 .is_wysiwyg = "true";
defparam \mem1|mem_reg~964 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~6378 (
// Equation(s):
// \mem1|mem_reg~6378_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6378_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6378 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N17
dffeas \mem1|mem_reg~1988 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6378_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1988 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1988 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~4853 (
// Equation(s):
// \mem1|mem_reg~4853_combout  = (\addr[0]~16_combout  & (((\addr[6]~8_combout )))) # (!\addr[0]~16_combout  & ((\addr[6]~8_combout  & ((!\mem1|mem_reg~1988_q ))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~964_q ))))

	.dataa(\mem1|mem_reg~964_q ),
	.datab(\mem1|mem_reg~1988_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4853_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4853 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~4854 (
// Equation(s):
// \mem1|mem_reg~4854_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4853_combout  & ((!\mem1|mem_reg~2004_q ))) # (!\mem1|mem_reg~4853_combout  & (!\mem1|mem_reg~980_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4853_combout ))))

	.dataa(\mem1|mem_reg~980_q ),
	.datab(\mem1|mem_reg~2004_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4853_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4854_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4854 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~4862 (
// Equation(s):
// \mem1|mem_reg~4862_combout  = (\mem1|mem_reg~4859_combout  & (((\mem1|mem_reg~4861_combout )) # (!\addr[5]~6_combout ))) # (!\mem1|mem_reg~4859_combout  & (\addr[5]~6_combout  & ((\mem1|mem_reg~4854_combout ))))

	.dataa(\mem1|mem_reg~4859_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4861_combout ),
	.datad(\mem1|mem_reg~4854_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4862_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4862 .lut_mask = 16'hE6A2;
defparam \mem1|mem_reg~4862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~6352 (
// Equation(s):
// \mem1|mem_reg~6352_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6352_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6352 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \mem1|mem_reg~3988 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6352_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3988 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3988 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~6349 (
// Equation(s):
// \mem1|mem_reg~6349_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6349_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6349 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N9
dffeas \mem1|mem_reg~3476 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6349_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3476 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~6351 (
// Equation(s):
// \mem1|mem_reg~6351_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6351_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6351 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \mem1|mem_reg~3460 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6351_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3460 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3460 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~6350 (
// Equation(s):
// \mem1|mem_reg~6350_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6350_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6350 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \mem1|mem_reg~3972 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6350_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3972 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3972 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cycloneive_lcell_comb \mem1|mem_reg~4829 (
// Equation(s):
// \mem1|mem_reg~4829_combout  = (\addr[0]~16_combout  & (((\addr[5]~6_combout )))) # (!\addr[0]~16_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~3972_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~3460_q ))))

	.dataa(\mem1|mem_reg~3460_q ),
	.datab(\mem1|mem_reg~3972_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4829_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4829 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cycloneive_lcell_comb \mem1|mem_reg~4830 (
// Equation(s):
// \mem1|mem_reg~4830_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4829_combout  & (!\mem1|mem_reg~3988_q )) # (!\mem1|mem_reg~4829_combout  & ((!\mem1|mem_reg~3476_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4829_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3988_q ),
	.datac(\mem1|mem_reg~3476_q ),
	.datad(\mem1|mem_reg~4829_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4830_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4830 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~4830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~6345 (
// Equation(s):
// \mem1|mem_reg~6345_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6345_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6345 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \mem1|mem_reg~404 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~404 .is_wysiwyg = "true";
defparam \mem1|mem_reg~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~6348 (
// Equation(s):
// \mem1|mem_reg~6348_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6348_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6348 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N31
dffeas \mem1|mem_reg~916 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6348_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~916 .is_wysiwyg = "true";
defparam \mem1|mem_reg~916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~6347 (
// Equation(s):
// \mem1|mem_reg~6347_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6347_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6347 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \mem1|mem_reg~388 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6347_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~388 .is_wysiwyg = "true";
defparam \mem1|mem_reg~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~6346 (
// Equation(s):
// \mem1|mem_reg~6346_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6346_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6346 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \mem1|mem_reg~900 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6346_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~900 .is_wysiwyg = "true";
defparam \mem1|mem_reg~900 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \mem1|mem_reg~4826 (
// Equation(s):
// \mem1|mem_reg~4826_combout  = (\addr[5]~6_combout  & (((\addr[0]~16_combout ) # (!\mem1|mem_reg~900_q )))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~388_q  & ((!\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~388_q ),
	.datab(\mem1|mem_reg~900_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4826_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4826 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~4827 (
// Equation(s):
// \mem1|mem_reg~4827_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4826_combout  & ((!\mem1|mem_reg~916_q ))) # (!\mem1|mem_reg~4826_combout  & (!\mem1|mem_reg~404_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4826_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~404_q ),
	.datac(\mem1|mem_reg~916_q ),
	.datad(\mem1|mem_reg~4826_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4827_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4827 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~6341 (
// Equation(s):
// \mem1|mem_reg~6341_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6341_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6341 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N21
dffeas \mem1|mem_reg~1428 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1428 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1428 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N6
cycloneive_lcell_comb \mem1|mem_reg~6344 (
// Equation(s):
// \mem1|mem_reg~6344_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6344_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6344 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N7
dffeas \mem1|mem_reg~1940 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6344_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1940 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \mem1|mem_reg~6342 (
// Equation(s):
// \mem1|mem_reg~6342_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6342_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6342 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \mem1|mem_reg~1924 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6342_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1924 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1924 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \mem1|mem_reg~6343 (
// Equation(s):
// \mem1|mem_reg~6343_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6343_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6343 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \mem1|mem_reg~1412 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6343_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1412 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~4824 (
// Equation(s):
// \mem1|mem_reg~4824_combout  = (\addr[5]~6_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~1924_q ))) # (!\addr[5]~6_combout  & (((!\mem1|mem_reg~1412_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~1924_q ),
	.datab(\mem1|mem_reg~1412_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4824_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4824 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~4824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~4825 (
// Equation(s):
// \mem1|mem_reg~4825_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4824_combout  & ((!\mem1|mem_reg~1940_q ))) # (!\mem1|mem_reg~4824_combout  & (!\mem1|mem_reg~1428_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4824_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1428_q ),
	.datac(\mem1|mem_reg~1940_q ),
	.datad(\mem1|mem_reg~4824_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4825_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4825 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~4828 (
// Equation(s):
// \mem1|mem_reg~4828_combout  = (\addr[6]~8_combout  & (((\addr[7]~1_combout ) # (\mem1|mem_reg~4825_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4827_combout  & (!\addr[7]~1_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4827_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4825_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4828_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4828 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cycloneive_lcell_comb \mem1|mem_reg~6337 (
// Equation(s):
// \mem1|mem_reg~6337_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6337_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6337 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N21
dffeas \mem1|mem_reg~2452 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6337_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2452 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~6340 (
// Equation(s):
// \mem1|mem_reg~6340_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6340_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6340 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N17
dffeas \mem1|mem_reg~2964 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2964 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2964 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~6338 (
// Equation(s):
// \mem1|mem_reg~6338_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6338_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6338 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \mem1|mem_reg~2948 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2948 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \mem1|mem_reg~6339 (
// Equation(s):
// \mem1|mem_reg~6339_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6339_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6339 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N1
dffeas \mem1|mem_reg~2436 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6339_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2436 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
cycloneive_lcell_comb \mem1|mem_reg~4822 (
// Equation(s):
// \mem1|mem_reg~4822_combout  = (\addr[0]~16_combout  & (((\addr[5]~6_combout )))) # (!\addr[0]~16_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~2948_q )) # (!\addr[5]~6_combout  & ((!\mem1|mem_reg~2436_q )))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2948_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~2436_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4822_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4822 .lut_mask = 16'hB0B5;
defparam \mem1|mem_reg~4822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cycloneive_lcell_comb \mem1|mem_reg~4823 (
// Equation(s):
// \mem1|mem_reg~4823_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4822_combout  & ((!\mem1|mem_reg~2964_q ))) # (!\mem1|mem_reg~4822_combout  & (!\mem1|mem_reg~2452_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4822_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2452_q ),
	.datac(\mem1|mem_reg~2964_q ),
	.datad(\mem1|mem_reg~4822_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4823_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4823 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
cycloneive_lcell_comb \mem1|mem_reg~4831 (
// Equation(s):
// \mem1|mem_reg~4831_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4828_combout  & (\mem1|mem_reg~4830_combout )) # (!\mem1|mem_reg~4828_combout  & ((\mem1|mem_reg~4823_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4828_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4830_combout ),
	.datac(\mem1|mem_reg~4828_combout ),
	.datad(\mem1|mem_reg~4823_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4831_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4831 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~4831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneive_lcell_comb \mem1|mem_reg~3284feeder (
// Equation(s):
// \mem1|mem_reg~3284feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3284feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3284feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3284feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N27
dffeas \mem1|mem_reg~3284 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3284 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3284 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N21
dffeas \mem1|mem_reg~3796 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3796 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3796 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~6362 (
// Equation(s):
// \mem1|mem_reg~6362_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6362_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6362 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \mem1|mem_reg~3268 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3268 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N22
cycloneive_lcell_comb \mem1|mem_reg~6361 (
// Equation(s):
// \mem1|mem_reg~6361_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6361_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6361 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \mem1|mem_reg~3780 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6361_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3780 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneive_lcell_comb \mem1|mem_reg~4839 (
// Equation(s):
// \mem1|mem_reg~4839_combout  = (\addr[0]~16_combout  & (((\addr[5]~6_combout )))) # (!\addr[0]~16_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~3780_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~3268_q ))))

	.dataa(\mem1|mem_reg~3268_q ),
	.datab(\mem1|mem_reg~3780_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4839_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4839 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneive_lcell_comb \mem1|mem_reg~4840 (
// Equation(s):
// \mem1|mem_reg~4840_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4839_combout  & ((\mem1|mem_reg~3796_q ))) # (!\mem1|mem_reg~4839_combout  & (\mem1|mem_reg~3284_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4839_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3284_q ),
	.datac(\mem1|mem_reg~3796_q ),
	.datad(\mem1|mem_reg~4839_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4840_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4840 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~6356 (
// Equation(s):
// \mem1|mem_reg~6356_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6356_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6356 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N29
dffeas \mem1|mem_reg~1748 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6356_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1748 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1748 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~6353 (
// Equation(s):
// \mem1|mem_reg~6353_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6353_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6353 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N21
dffeas \mem1|mem_reg~1236 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1236 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N26
cycloneive_lcell_comb \mem1|mem_reg~6355 (
// Equation(s):
// \mem1|mem_reg~6355_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6355_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6355 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N27
dffeas \mem1|mem_reg~1220 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1220 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \mem1|mem_reg~6354 (
// Equation(s):
// \mem1|mem_reg~6354_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6354_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6354 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N15
dffeas \mem1|mem_reg~1732 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6354_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1732 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \mem1|mem_reg~4832 (
// Equation(s):
// \mem1|mem_reg~4832_combout  = (\addr[0]~16_combout  & (((\addr[5]~6_combout )))) # (!\addr[0]~16_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~1732_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~1220_q ))))

	.dataa(\mem1|mem_reg~1220_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~1732_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4832_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4832 .lut_mask = 16'hCF11;
defparam \mem1|mem_reg~4832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
cycloneive_lcell_comb \mem1|mem_reg~4833 (
// Equation(s):
// \mem1|mem_reg~4833_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4832_combout  & (!\mem1|mem_reg~1748_q )) # (!\mem1|mem_reg~4832_combout  & ((!\mem1|mem_reg~1236_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4832_combout ))))

	.dataa(\mem1|mem_reg~1748_q ),
	.datab(\mem1|mem_reg~1236_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4832_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4833_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4833 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~6360 (
// Equation(s):
// \mem1|mem_reg~6360_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6360_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6360 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \mem1|mem_reg~724 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~724 .is_wysiwyg = "true";
defparam \mem1|mem_reg~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N1
dffeas \mem1|mem_reg~212 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~212 .is_wysiwyg = "true";
defparam \mem1|mem_reg~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~6359 (
// Equation(s):
// \mem1|mem_reg~6359_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6359_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6359 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N17
dffeas \mem1|mem_reg~708 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~708 .is_wysiwyg = "true";
defparam \mem1|mem_reg~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \mem1|mem_reg~196 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~196 .is_wysiwyg = "true";
defparam \mem1|mem_reg~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~4836 (
// Equation(s):
// \mem1|mem_reg~4836_combout  = (\addr[0]~16_combout  & (((\addr[5]~6_combout )))) # (!\addr[0]~16_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~708_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~196_q )))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~708_q ),
	.datac(\mem1|mem_reg~196_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4836_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4836 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~4836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~4837 (
// Equation(s):
// \mem1|mem_reg~4837_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4836_combout  & (!\mem1|mem_reg~724_q )) # (!\mem1|mem_reg~4836_combout  & ((\mem1|mem_reg~212_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4836_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~724_q ),
	.datac(\mem1|mem_reg~212_q ),
	.datad(\mem1|mem_reg~4836_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4837_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4837 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~2260feeder (
// Equation(s):
// \mem1|mem_reg~2260feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2260feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N29
dffeas \mem1|mem_reg~2260 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2260 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2260 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N9
dffeas \mem1|mem_reg~2772 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2772 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~6357 (
// Equation(s):
// \mem1|mem_reg~6357_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6357_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6357 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N13
dffeas \mem1|mem_reg~2756 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2756 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2756 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~6358 (
// Equation(s):
// \mem1|mem_reg~6358_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6358_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6358 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \mem1|mem_reg~2244 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6358_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2244 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~4834 (
// Equation(s):
// \mem1|mem_reg~4834_combout  = (\addr[0]~16_combout  & (((\addr[5]~6_combout )))) # (!\addr[0]~16_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~2756_q )) # (!\addr[5]~6_combout  & ((!\mem1|mem_reg~2244_q )))))

	.dataa(\mem1|mem_reg~2756_q ),
	.datab(\mem1|mem_reg~2244_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4834_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4834 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~4834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~4835 (
// Equation(s):
// \mem1|mem_reg~4835_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4834_combout  & ((\mem1|mem_reg~2772_q ))) # (!\mem1|mem_reg~4834_combout  & (\mem1|mem_reg~2260_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4834_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2260_q ),
	.datac(\mem1|mem_reg~2772_q ),
	.datad(\mem1|mem_reg~4834_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4835_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4835 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~4838 (
// Equation(s):
// \mem1|mem_reg~4838_combout  = (\addr[6]~8_combout  & (\addr[7]~1_combout )) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~4835_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4837_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4837_combout ),
	.datad(\mem1|mem_reg~4835_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4838_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4838 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~4841 (
// Equation(s):
// \mem1|mem_reg~4841_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4838_combout  & (\mem1|mem_reg~4840_combout )) # (!\mem1|mem_reg~4838_combout  & ((\mem1|mem_reg~4833_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4838_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4840_combout ),
	.datac(\mem1|mem_reg~4833_combout ),
	.datad(\mem1|mem_reg~4838_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4841_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4841 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~6373 (
// Equation(s):
// \mem1|mem_reg~6373_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6373_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6373 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \mem1|mem_reg~3220 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6373_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3220 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~6376 (
// Equation(s):
// \mem1|mem_reg~6376_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6376_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6376 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N15
dffeas \mem1|mem_reg~3732 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6376_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3732 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~6374 (
// Equation(s):
// \mem1|mem_reg~6374_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6374_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6374 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \mem1|mem_reg~3716 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6374_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3716 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~6375 (
// Equation(s):
// \mem1|mem_reg~6375_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6375_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6375 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \mem1|mem_reg~3204 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3204 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~4849 (
// Equation(s):
// \mem1|mem_reg~4849_combout  = (\addr[5]~6_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~3716_q ))) # (!\addr[5]~6_combout  & (((!\addr[0]~16_combout  & !\mem1|mem_reg~3204_q ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3716_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~3204_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4849_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4849 .lut_mask = 16'hA2A7;
defparam \mem1|mem_reg~4849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~4850 (
// Equation(s):
// \mem1|mem_reg~4850_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4849_combout  & ((!\mem1|mem_reg~3732_q ))) # (!\mem1|mem_reg~4849_combout  & (!\mem1|mem_reg~3220_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4849_combout ))))

	.dataa(\mem1|mem_reg~3220_q ),
	.datab(\mem1|mem_reg~3732_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4849_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4850_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4850 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~6366 (
// Equation(s):
// \mem1|mem_reg~6366_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6366_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6366 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y15_N11
dffeas \mem1|mem_reg~1684 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1684 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~6363 (
// Equation(s):
// \mem1|mem_reg~6363_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6363_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6363 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N27
dffeas \mem1|mem_reg~1172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1172 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~6365 (
// Equation(s):
// \mem1|mem_reg~6365_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6365_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6365 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N31
dffeas \mem1|mem_reg~1156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1156 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~6364 (
// Equation(s):
// \mem1|mem_reg~6364_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6364_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6364 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N5
dffeas \mem1|mem_reg~1668 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6364_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1668 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1668 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~4842 (
// Equation(s):
// \mem1|mem_reg~4842_combout  = (\addr[0]~16_combout  & (((\addr[5]~6_combout )))) # (!\addr[0]~16_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~1668_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~1156_q ))))

	.dataa(\mem1|mem_reg~1156_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~1668_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4842_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4842 .lut_mask = 16'hCF11;
defparam \mem1|mem_reg~4842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~4843 (
// Equation(s):
// \mem1|mem_reg~4843_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4842_combout  & (!\mem1|mem_reg~1684_q )) # (!\mem1|mem_reg~4842_combout  & ((!\mem1|mem_reg~1172_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4842_combout ))))

	.dataa(\mem1|mem_reg~1684_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~1172_q ),
	.datad(\mem1|mem_reg~4842_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4843_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4843 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~6371 (
// Equation(s):
// \mem1|mem_reg~6371_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6371_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6371 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \mem1|mem_reg~644 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6371_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~644 .is_wysiwyg = "true";
defparam \mem1|mem_reg~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \mem1|mem_reg~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~132 .is_wysiwyg = "true";
defparam \mem1|mem_reg~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~4846 (
// Equation(s):
// \mem1|mem_reg~4846_combout  = (\addr[5]~6_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~644_q ))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~132_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~644_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~132_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4846_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4846 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~4846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~6372 (
// Equation(s):
// \mem1|mem_reg~6372_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6372_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6372 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \mem1|mem_reg~660 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6372_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~660 .is_wysiwyg = "true";
defparam \mem1|mem_reg~660 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \mem1|mem_reg~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~148 .is_wysiwyg = "true";
defparam \mem1|mem_reg~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~4847 (
// Equation(s):
// \mem1|mem_reg~4847_combout  = (\mem1|mem_reg~4846_combout  & (((!\addr[0]~16_combout )) # (!\mem1|mem_reg~660_q ))) # (!\mem1|mem_reg~4846_combout  & (((\mem1|mem_reg~148_q  & \addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~4846_combout ),
	.datab(\mem1|mem_reg~660_q ),
	.datac(\mem1|mem_reg~148_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4847_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4847 .lut_mask = 16'h72AA;
defparam \mem1|mem_reg~4847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~6370 (
// Equation(s):
// \mem1|mem_reg~6370_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6370_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6370 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \mem1|mem_reg~2708 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6370_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2708 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2708 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~6367 (
// Equation(s):
// \mem1|mem_reg~6367_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6367_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6367 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N1
dffeas \mem1|mem_reg~2196 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6367_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2196 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~6369 (
// Equation(s):
// \mem1|mem_reg~6369_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6369_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6369 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \mem1|mem_reg~2180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6369_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2180 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~6368 (
// Equation(s):
// \mem1|mem_reg~6368_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6368_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6368 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \mem1|mem_reg~2692 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6368_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2692 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2692 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~4844 (
// Equation(s):
// \mem1|mem_reg~4844_combout  = (\addr[5]~6_combout  & (((\addr[0]~16_combout ) # (!\mem1|mem_reg~2692_q )))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~2180_q  & ((!\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~2180_q ),
	.datab(\mem1|mem_reg~2692_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4844_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4844 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~4845 (
// Equation(s):
// \mem1|mem_reg~4845_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4844_combout  & (!\mem1|mem_reg~2708_q )) # (!\mem1|mem_reg~4844_combout  & ((!\mem1|mem_reg~2196_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4844_combout ))))

	.dataa(\mem1|mem_reg~2708_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2196_q ),
	.datad(\mem1|mem_reg~4844_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4845_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4845 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~4848 (
// Equation(s):
// \mem1|mem_reg~4848_combout  = (\addr[6]~8_combout  & (\addr[7]~1_combout )) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~4845_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4847_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4847_combout ),
	.datad(\mem1|mem_reg~4845_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4848_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4848 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~4851 (
// Equation(s):
// \mem1|mem_reg~4851_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4848_combout  & (\mem1|mem_reg~4850_combout )) # (!\mem1|mem_reg~4848_combout  & ((\mem1|mem_reg~4843_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4848_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4850_combout ),
	.datac(\mem1|mem_reg~4843_combout ),
	.datad(\mem1|mem_reg~4848_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4851_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4851 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~4852 (
// Equation(s):
// \mem1|mem_reg~4852_combout  = (\addr[4]~4_combout  & (((\addr[2]~12_combout )))) # (!\addr[4]~4_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~4841_combout )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~4851_combout )))))

	.dataa(\mem1|mem_reg~4841_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4851_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4852_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4852 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~4863 (
// Equation(s):
// \mem1|mem_reg~4863_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4852_combout  & (\mem1|mem_reg~4862_combout )) # (!\mem1|mem_reg~4852_combout  & ((\mem1|mem_reg~4831_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4852_combout ))))

	.dataa(\mem1|mem_reg~4862_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4831_combout ),
	.datad(\mem1|mem_reg~4852_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4863_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4863 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~6415 (
// Equation(s):
// \mem1|mem_reg~6415_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6415_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6415 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N25
dffeas \mem1|mem_reg~2900 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2900 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2900 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \mem1|mem_reg~2836 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2836 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2836 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~2884feeder (
// Equation(s):
// \mem1|mem_reg~2884feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2884feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2884feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2884feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \mem1|mem_reg~2884 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2884feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2884 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2884 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \mem1|mem_reg~2820 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2820 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2820 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~4895 (
// Equation(s):
// \mem1|mem_reg~4895_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~2884_q ) # ((\addr[0]~16_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~2820_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~2884_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2820_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4895_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4895 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~4896 (
// Equation(s):
// \mem1|mem_reg~4896_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4895_combout  & (!\mem1|mem_reg~2900_q )) # (!\mem1|mem_reg~4895_combout  & ((\mem1|mem_reg~2836_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4895_combout ))))

	.dataa(\mem1|mem_reg~2900_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2836_q ),
	.datad(\mem1|mem_reg~4895_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4896_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4896 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~6424 (
// Equation(s):
// \mem1|mem_reg~6424_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6424_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6424 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N5
dffeas \mem1|mem_reg~3924 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6424_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3924 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3924 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N3
dffeas \mem1|mem_reg~3860 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3860 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~3908feeder (
// Equation(s):
// \mem1|mem_reg~3908feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3908feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3908feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3908feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \mem1|mem_reg~3908 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3908feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3908 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3908 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \mem1|mem_reg~3844 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3844 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~4902 (
// Equation(s):
// \mem1|mem_reg~4902_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~3908_q ) # ((\addr[0]~16_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~3844_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~3908_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3844_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4902_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4902 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~4903 (
// Equation(s):
// \mem1|mem_reg~4903_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4902_combout  & (!\mem1|mem_reg~3924_q )) # (!\mem1|mem_reg~4902_combout  & ((\mem1|mem_reg~3860_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4902_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3924_q ),
	.datac(\mem1|mem_reg~3860_q ),
	.datad(\mem1|mem_reg~4902_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4903_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4903 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~6416 (
// Equation(s):
// \mem1|mem_reg~6416_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6416_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6416 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N15
dffeas \mem1|mem_reg~1812 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6416_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1812 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1812 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~6419 (
// Equation(s):
// \mem1|mem_reg~6419_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6419_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6419 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N7
dffeas \mem1|mem_reg~1876 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6419_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1876 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~6418 (
// Equation(s):
// \mem1|mem_reg~6418_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6418_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6418 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N27
dffeas \mem1|mem_reg~1796 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6418_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1796 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1796 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~6417 (
// Equation(s):
// \mem1|mem_reg~6417_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6417_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6417 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N23
dffeas \mem1|mem_reg~1860 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6417_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1860 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~4897 (
// Equation(s):
// \mem1|mem_reg~4897_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout ) # (!\mem1|mem_reg~1860_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~1796_q  & ((!\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~1796_q ),
	.datab(\mem1|mem_reg~1860_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4897_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4897 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~4898 (
// Equation(s):
// \mem1|mem_reg~4898_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4897_combout  & ((!\mem1|mem_reg~1876_q ))) # (!\mem1|mem_reg~4897_combout  & (!\mem1|mem_reg~1812_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4897_combout ))))

	.dataa(\mem1|mem_reg~1812_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~1876_q ),
	.datad(\mem1|mem_reg~4897_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4898_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4898 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~4898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~6423 (
// Equation(s):
// \mem1|mem_reg~6423_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6423_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6423 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N13
dffeas \mem1|mem_reg~852 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6423_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~852 .is_wysiwyg = "true";
defparam \mem1|mem_reg~852 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~6420 (
// Equation(s):
// \mem1|mem_reg~6420_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6420_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6420 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N1
dffeas \mem1|mem_reg~788 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6420_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~788 .is_wysiwyg = "true";
defparam \mem1|mem_reg~788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~6421 (
// Equation(s):
// \mem1|mem_reg~6421_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6421_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6421 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \mem1|mem_reg~836 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6421_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~836 .is_wysiwyg = "true";
defparam \mem1|mem_reg~836 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~6422 (
// Equation(s):
// \mem1|mem_reg~6422_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6422_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6422 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \mem1|mem_reg~772 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6422_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~772 .is_wysiwyg = "true";
defparam \mem1|mem_reg~772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~4899 (
// Equation(s):
// \mem1|mem_reg~4899_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~836_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~772_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~836_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~772_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4899_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4899 .lut_mask = 16'hCC47;
defparam \mem1|mem_reg~4899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~4900 (
// Equation(s):
// \mem1|mem_reg~4900_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4899_combout  & (!\mem1|mem_reg~852_q )) # (!\mem1|mem_reg~4899_combout  & ((!\mem1|mem_reg~788_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4899_combout ))))

	.dataa(\mem1|mem_reg~852_q ),
	.datab(\mem1|mem_reg~788_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4899_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4900_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4900 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~4901 (
// Equation(s):
// \mem1|mem_reg~4901_combout  = (\addr[7]~1_combout  & (((\addr[6]~8_combout )))) # (!\addr[7]~1_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~4898_combout )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~4900_combout )))))

	.dataa(\mem1|mem_reg~4898_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4900_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4901_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4901 .lut_mask = 16'hE3E0;
defparam \mem1|mem_reg~4901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~4904 (
// Equation(s):
// \mem1|mem_reg~4904_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4901_combout  & ((\mem1|mem_reg~4903_combout ))) # (!\mem1|mem_reg~4901_combout  & (\mem1|mem_reg~4896_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4901_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4896_combout ),
	.datac(\mem1|mem_reg~4903_combout ),
	.datad(\mem1|mem_reg~4901_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4904_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4904 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~6399 (
// Equation(s):
// \mem1|mem_reg~6399_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6399_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6399 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N9
dffeas \mem1|mem_reg~2644 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6399_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2644 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2644 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N17
dffeas \mem1|mem_reg~2580 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2580 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~2628feeder (
// Equation(s):
// \mem1|mem_reg~2628feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2628feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2628feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2628feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \mem1|mem_reg~2628 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2628feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2628 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2628 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \mem1|mem_reg~2564 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2564 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \mem1|mem_reg~4874 (
// Equation(s):
// \mem1|mem_reg~4874_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~2628_q ) # ((\addr[0]~16_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~2564_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~2628_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2564_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4874_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4874 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~4875 (
// Equation(s):
// \mem1|mem_reg~4875_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4874_combout  & (!\mem1|mem_reg~2644_q )) # (!\mem1|mem_reg~4874_combout  & ((\mem1|mem_reg~2580_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4874_combout ))))

	.dataa(\mem1|mem_reg~2644_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2580_q ),
	.datad(\mem1|mem_reg~4874_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4875_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4875 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~6408 (
// Equation(s):
// \mem1|mem_reg~6408_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6408_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6408 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N5
dffeas \mem1|mem_reg~3668 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6408_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3668 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3668 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N19
dffeas \mem1|mem_reg~3604 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3604 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~3652feeder (
// Equation(s):
// \mem1|mem_reg~3652feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3652feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3652feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3652feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \mem1|mem_reg~3652 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3652feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3652 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3652 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \mem1|mem_reg~3588 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3588 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~4881 (
// Equation(s):
// \mem1|mem_reg~4881_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~3652_q ) # ((\addr[0]~16_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~3588_q  & !\addr[0]~16_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3652_q ),
	.datac(\mem1|mem_reg~3588_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4881_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4881 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~4882 (
// Equation(s):
// \mem1|mem_reg~4882_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4881_combout  & (!\mem1|mem_reg~3668_q )) # (!\mem1|mem_reg~4881_combout  & ((\mem1|mem_reg~3604_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4881_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3668_q ),
	.datac(\mem1|mem_reg~3604_q ),
	.datad(\mem1|mem_reg~4881_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4882_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4882 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~6407 (
// Equation(s):
// \mem1|mem_reg~6407_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6407_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6407 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \mem1|mem_reg~596 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6407_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~596 .is_wysiwyg = "true";
defparam \mem1|mem_reg~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~6404 (
// Equation(s):
// \mem1|mem_reg~6404_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6404_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6404 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N9
dffeas \mem1|mem_reg~532 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6404_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~532 .is_wysiwyg = "true";
defparam \mem1|mem_reg~532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~6406 (
// Equation(s):
// \mem1|mem_reg~6406_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6406_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6406 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \mem1|mem_reg~516 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6406_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5761_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~516 .is_wysiwyg = "true";
defparam \mem1|mem_reg~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~6405 (
// Equation(s):
// \mem1|mem_reg~6405_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6405_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6405 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \mem1|mem_reg~580 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~580 .is_wysiwyg = "true";
defparam \mem1|mem_reg~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~4878 (
// Equation(s):
// \mem1|mem_reg~4878_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout ) # (!\mem1|mem_reg~580_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~516_q  & ((!\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~516_q ),
	.datab(\mem1|mem_reg~580_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4878_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4878 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~4879 (
// Equation(s):
// \mem1|mem_reg~4879_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4878_combout  & (!\mem1|mem_reg~596_q )) # (!\mem1|mem_reg~4878_combout  & ((!\mem1|mem_reg~532_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4878_combout ))))

	.dataa(\mem1|mem_reg~596_q ),
	.datab(\mem1|mem_reg~532_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4878_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4879_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4879 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~6401 (
// Equation(s):
// \mem1|mem_reg~6401_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6401_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6401 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \mem1|mem_reg~1604 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6401_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1604 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~6402 (
// Equation(s):
// \mem1|mem_reg~6402_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6402_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6402 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N11
dffeas \mem1|mem_reg~1540 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6402_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1540 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~4876 (
// Equation(s):
// \mem1|mem_reg~4876_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~1604_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~1540_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~1604_q ),
	.datab(\mem1|mem_reg~1540_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4876_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4876 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~4876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~6403 (
// Equation(s):
// \mem1|mem_reg~6403_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6403_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6403 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N9
dffeas \mem1|mem_reg~1620 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6403_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1620 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~6400 (
// Equation(s):
// \mem1|mem_reg~6400_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6400_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6400 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N5
dffeas \mem1|mem_reg~1556 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1556 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~4877 (
// Equation(s):
// \mem1|mem_reg~4877_combout  = (\mem1|mem_reg~4876_combout  & (((!\addr[0]~16_combout )) # (!\mem1|mem_reg~1620_q ))) # (!\mem1|mem_reg~4876_combout  & (((!\mem1|mem_reg~1556_q  & \addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~4876_combout ),
	.datab(\mem1|mem_reg~1620_q ),
	.datac(\mem1|mem_reg~1556_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4877_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4877 .lut_mask = 16'h27AA;
defparam \mem1|mem_reg~4877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~4880 (
// Equation(s):
// \mem1|mem_reg~4880_combout  = (\addr[6]~8_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~4877_combout )))) # (!\addr[6]~8_combout  & (!\addr[7]~1_combout  & (\mem1|mem_reg~4879_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4879_combout ),
	.datad(\mem1|mem_reg~4877_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4880_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4880 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~4883 (
// Equation(s):
// \mem1|mem_reg~4883_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4880_combout  & ((\mem1|mem_reg~4882_combout ))) # (!\mem1|mem_reg~4880_combout  & (\mem1|mem_reg~4875_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4880_combout ))))

	.dataa(\mem1|mem_reg~4875_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4882_combout ),
	.datad(\mem1|mem_reg~4880_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4883_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4883 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~6409 (
// Equation(s):
// \mem1|mem_reg~6409_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6409_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6409 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N11
dffeas \mem1|mem_reg~1044 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6409_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1044 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1044 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~6412 (
// Equation(s):
// \mem1|mem_reg~6412_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6412_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6412 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N3
dffeas \mem1|mem_reg~1108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6412_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1108 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N12
cycloneive_lcell_comb \mem1|mem_reg~6411 (
// Equation(s):
// \mem1|mem_reg~6411_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6411_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6411 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N13
dffeas \mem1|mem_reg~1028 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6411_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1028 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1028 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~6410 (
// Equation(s):
// \mem1|mem_reg~6410_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6410_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6410 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N3
dffeas \mem1|mem_reg~1092 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6410_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1092_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1092 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1092 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~4884 (
// Equation(s):
// \mem1|mem_reg~4884_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout ) # (!\mem1|mem_reg~1092_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~1028_q  & ((!\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~1028_q ),
	.datab(\mem1|mem_reg~1092_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4884_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4884 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~4885 (
// Equation(s):
// \mem1|mem_reg~4885_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4884_combout  & ((!\mem1|mem_reg~1108_q ))) # (!\mem1|mem_reg~4884_combout  & (!\mem1|mem_reg~1044_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4884_combout ))))

	.dataa(\mem1|mem_reg~1044_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~1108_q ),
	.datad(\mem1|mem_reg~4884_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4885_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4885 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~4885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~3140feeder (
// Equation(s):
// \mem1|mem_reg~3140feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3140feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \mem1|mem_reg~3140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3140 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3140 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N23
dffeas \mem1|mem_reg~3076 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3076_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3076 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3076 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~4891 (
// Equation(s):
// \mem1|mem_reg~4891_combout  = (\addr[0]~16_combout  & (((\addr[2]~12_combout )))) # (!\addr[0]~16_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~3140_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~3076_q )))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3140_q ),
	.datac(\mem1|mem_reg~3076_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4891_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4891 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~6414 (
// Equation(s):
// \mem1|mem_reg~6414_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6414_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6414 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N21
dffeas \mem1|mem_reg~3156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6414_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3156 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3156 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y16_N11
dffeas \mem1|mem_reg~3092 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3092_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3092 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3092 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~4892 (
// Equation(s):
// \mem1|mem_reg~4892_combout  = (\mem1|mem_reg~4891_combout  & (((!\addr[0]~16_combout )) # (!\mem1|mem_reg~3156_q ))) # (!\mem1|mem_reg~4891_combout  & (((\mem1|mem_reg~3092_q  & \addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~4891_combout ),
	.datab(\mem1|mem_reg~3156_q ),
	.datac(\mem1|mem_reg~3092_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4892_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4892 .lut_mask = 16'h72AA;
defparam \mem1|mem_reg~4892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~6413 (
// Equation(s):
// \mem1|mem_reg~6413_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6413_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6413 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \mem1|mem_reg~2132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6413_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2132 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2132 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \mem1|mem_reg~2068 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2068_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2068 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2068 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~2116feeder (
// Equation(s):
// \mem1|mem_reg~2116feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2116feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \mem1|mem_reg~2116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2116 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2116 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \mem1|mem_reg~2052 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2052 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2052 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~4886 (
// Equation(s):
// \mem1|mem_reg~4886_combout  = (\addr[0]~16_combout  & (((\addr[2]~12_combout )))) # (!\addr[0]~16_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~2116_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~2052_q )))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2116_q ),
	.datac(\mem1|mem_reg~2052_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4886_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4886 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~4887 (
// Equation(s):
// \mem1|mem_reg~4887_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4886_combout  & (!\mem1|mem_reg~2132_q )) # (!\mem1|mem_reg~4886_combout  & ((\mem1|mem_reg~2068_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4886_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2132_q ),
	.datac(\mem1|mem_reg~2068_q ),
	.datad(\mem1|mem_reg~4886_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4887_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4887 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~20feeder (
// Equation(s):
// \mem1|mem_reg~20feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~20feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N11
dffeas \mem1|mem_reg~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~20 .is_wysiwyg = "true";
defparam \mem1|mem_reg~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \mem1|mem_reg~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~84 .is_wysiwyg = "true";
defparam \mem1|mem_reg~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \mem1|mem_reg~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~68feeder (
// Equation(s):
// \mem1|mem_reg~68feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~68feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~68feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~68feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \mem1|mem_reg~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~68 .is_wysiwyg = "true";
defparam \mem1|mem_reg~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~4888 (
// Equation(s):
// \mem1|mem_reg~4888_combout  = (\addr[0]~16_combout  & (\addr[2]~12_combout )) # (!\addr[0]~16_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~68_q ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~4_q ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~4_q ),
	.datad(\mem1|mem_reg~68_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4888_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4888 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~4889 (
// Equation(s):
// \mem1|mem_reg~4889_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4888_combout  & ((\mem1|mem_reg~84_q ))) # (!\mem1|mem_reg~4888_combout  & (\mem1|mem_reg~20_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4888_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~20_q ),
	.datac(\mem1|mem_reg~84_q ),
	.datad(\mem1|mem_reg~4888_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4889_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4889 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~4890 (
// Equation(s):
// \mem1|mem_reg~4890_combout  = (\addr[6]~8_combout  & (\addr[7]~1_combout )) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~4887_combout )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~4889_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4887_combout ),
	.datad(\mem1|mem_reg~4889_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4890_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4890 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~4893 (
// Equation(s):
// \mem1|mem_reg~4893_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4890_combout  & ((\mem1|mem_reg~4892_combout ))) # (!\mem1|mem_reg~4890_combout  & (\mem1|mem_reg~4885_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4890_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4885_combout ),
	.datac(\mem1|mem_reg~4892_combout ),
	.datad(\mem1|mem_reg~4890_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4893_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4893 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~4894 (
// Equation(s):
// \mem1|mem_reg~4894_combout  = (\addr[5]~6_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~4883_combout )))) # (!\addr[5]~6_combout  & (!\addr[4]~4_combout  & ((\mem1|mem_reg~4893_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4883_combout ),
	.datad(\mem1|mem_reg~4893_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4894_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4894 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N6
cycloneive_lcell_comb \mem1|mem_reg~6389 (
// Equation(s):
// \mem1|mem_reg~6389_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6389_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6389 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N7
dffeas \mem1|mem_reg~1300 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6389_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1300 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~6392 (
// Equation(s):
// \mem1|mem_reg~6392_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6392_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6392 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N25
dffeas \mem1|mem_reg~1364 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6392_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1364 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~6390 (
// Equation(s):
// \mem1|mem_reg~6390_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6390_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6390 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N9
dffeas \mem1|mem_reg~1348 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1348 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~6391 (
// Equation(s):
// \mem1|mem_reg~6391_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6391_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6391 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N21
dffeas \mem1|mem_reg~1284 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6391_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1284 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~4864 (
// Equation(s):
// \mem1|mem_reg~4864_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~1348_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~1284_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~1348_q ),
	.datab(\mem1|mem_reg~1284_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4864_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4864 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~4864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~4865 (
// Equation(s):
// \mem1|mem_reg~4865_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4864_combout  & ((!\mem1|mem_reg~1364_q ))) # (!\mem1|mem_reg~4864_combout  & (!\mem1|mem_reg~1300_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4864_combout ))))

	.dataa(\mem1|mem_reg~1300_q ),
	.datab(\mem1|mem_reg~1364_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4864_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4865_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4865 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~6398 (
// Equation(s):
// \mem1|mem_reg~6398_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6398_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6398 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \mem1|mem_reg~3412 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3412 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3412 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N1
dffeas \mem1|mem_reg~3348 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3348 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~3396feeder (
// Equation(s):
// \mem1|mem_reg~3396feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3396feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3396feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3396feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N1
dffeas \mem1|mem_reg~3396 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3396 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3396 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \mem1|mem_reg~3332 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3332 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~4871 (
// Equation(s):
// \mem1|mem_reg~4871_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~3396_q ) # ((\addr[0]~16_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~3332_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~3396_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3332_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4871_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4871 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~4872 (
// Equation(s):
// \mem1|mem_reg~4872_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4871_combout  & (!\mem1|mem_reg~3412_q )) # (!\mem1|mem_reg~4871_combout  & ((\mem1|mem_reg~3348_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4871_combout ))))

	.dataa(\mem1|mem_reg~3412_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~3348_q ),
	.datad(\mem1|mem_reg~4871_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4872_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4872 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~6394 (
// Equation(s):
// \mem1|mem_reg~6394_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6394_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6394 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \mem1|mem_reg~276 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6394_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~276 .is_wysiwyg = "true";
defparam \mem1|mem_reg~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~6397 (
// Equation(s):
// \mem1|mem_reg~6397_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6397_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6397 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N27
dffeas \mem1|mem_reg~340 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6397_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~340 .is_wysiwyg = "true";
defparam \mem1|mem_reg~340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \mem1|mem_reg~6395 (
// Equation(s):
// \mem1|mem_reg~6395_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6395_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6395 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \mem1|mem_reg~324 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~324 .is_wysiwyg = "true";
defparam \mem1|mem_reg~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~6396 (
// Equation(s):
// \mem1|mem_reg~6396_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6396_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6396 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \mem1|mem_reg~260 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6396_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~260 .is_wysiwyg = "true";
defparam \mem1|mem_reg~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~4868 (
// Equation(s):
// \mem1|mem_reg~4868_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~324_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~260_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~324_q ),
	.datab(\mem1|mem_reg~260_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4868_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4868 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~4868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~4869 (
// Equation(s):
// \mem1|mem_reg~4869_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4868_combout  & ((!\mem1|mem_reg~340_q ))) # (!\mem1|mem_reg~4868_combout  & (!\mem1|mem_reg~276_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4868_combout ))))

	.dataa(\mem1|mem_reg~276_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~340_q ),
	.datad(\mem1|mem_reg~4868_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4869_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4869 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~4869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~6393 (
// Equation(s):
// \mem1|mem_reg~6393_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6393_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6393 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \mem1|mem_reg~2388 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2388 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2388 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N5
dffeas \mem1|mem_reg~2324 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2324 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \mem1|mem_reg~2372feeder (
// Equation(s):
// \mem1|mem_reg~2372feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2372feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2372feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2372feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \mem1|mem_reg~2372 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2372 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2372 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \mem1|mem_reg~2308 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2308 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~4866 (
// Equation(s):
// \mem1|mem_reg~4866_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~2372_q ) # ((\addr[0]~16_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~2308_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~2372_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2308_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4866_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4866 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~4867 (
// Equation(s):
// \mem1|mem_reg~4867_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4866_combout  & (!\mem1|mem_reg~2388_q )) # (!\mem1|mem_reg~4866_combout  & ((\mem1|mem_reg~2324_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4866_combout ))))

	.dataa(\mem1|mem_reg~2388_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2324_q ),
	.datad(\mem1|mem_reg~4866_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4867_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4867 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~4870 (
// Equation(s):
// \mem1|mem_reg~4870_combout  = (\addr[7]~1_combout  & (((\addr[6]~8_combout ) # (\mem1|mem_reg~4867_combout )))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4869_combout  & (!\addr[6]~8_combout )))

	.dataa(\mem1|mem_reg~4869_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4867_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4870_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4870 .lut_mask = 16'hCEC2;
defparam \mem1|mem_reg~4870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~4873 (
// Equation(s):
// \mem1|mem_reg~4873_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4870_combout  & ((\mem1|mem_reg~4872_combout ))) # (!\mem1|mem_reg~4870_combout  & (\mem1|mem_reg~4865_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4870_combout ))))

	.dataa(\mem1|mem_reg~4865_combout ),
	.datab(\mem1|mem_reg~4872_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4870_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4873_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4873 .lut_mask = 16'hCFA0;
defparam \mem1|mem_reg~4873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~4905 (
// Equation(s):
// \mem1|mem_reg~4905_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4894_combout  & (\mem1|mem_reg~4904_combout )) # (!\mem1|mem_reg~4894_combout  & ((\mem1|mem_reg~4873_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4894_combout ))))

	.dataa(\mem1|mem_reg~4904_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4894_combout ),
	.datad(\mem1|mem_reg~4873_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4905_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4905 .lut_mask = 16'hBCB0;
defparam \mem1|mem_reg~4905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~4906 (
// Equation(s):
// \mem1|mem_reg~4906_combout  = (\addr[1]~14_combout  & (((\addr[3]~10_combout )))) # (!\addr[1]~14_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~4863_combout )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~4905_combout )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~4863_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~4905_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4906_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4906 .lut_mask = 16'hE5E0;
defparam \mem1|mem_reg~4906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~6455 (
// Equation(s):
// \mem1|mem_reg~6455_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6455_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6455 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N7
dffeas \mem1|mem_reg~1508 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6455_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1508 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1508 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~6456 (
// Equation(s):
// \mem1|mem_reg~6456_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6456_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6456 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N1
dffeas \mem1|mem_reg~1444 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6456_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1444 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~4934 (
// Equation(s):
// \mem1|mem_reg~4934_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~1508_q ))) # (!\addr[2]~12_combout  & (((!\addr[0]~16_combout  & !\mem1|mem_reg~1444_q ))))

	.dataa(\mem1|mem_reg~1508_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1444_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4934_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4934 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~4934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~6457 (
// Equation(s):
// \mem1|mem_reg~6457_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6457_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6457 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N17
dffeas \mem1|mem_reg~1524 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6457_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1524 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1524 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~6454 (
// Equation(s):
// \mem1|mem_reg~6454_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6454_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6454 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N9
dffeas \mem1|mem_reg~1460 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6454_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1460 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1460 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~4935 (
// Equation(s):
// \mem1|mem_reg~4935_combout  = (\mem1|mem_reg~4934_combout  & (((!\addr[0]~16_combout )) # (!\mem1|mem_reg~1524_q ))) # (!\mem1|mem_reg~4934_combout  & (((\addr[0]~16_combout  & !\mem1|mem_reg~1460_q ))))

	.dataa(\mem1|mem_reg~4934_combout ),
	.datab(\mem1|mem_reg~1524_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1460_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4935_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4935 .lut_mask = 16'h2A7A;
defparam \mem1|mem_reg~4935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~180feeder (
// Equation(s):
// \mem1|mem_reg~180feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~180feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \mem1|mem_reg~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~180 .is_wysiwyg = "true";
defparam \mem1|mem_reg~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \mem1|mem_reg~244 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~244 .is_wysiwyg = "true";
defparam \mem1|mem_reg~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~6453 (
// Equation(s):
// \mem1|mem_reg~6453_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6453_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6453 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \mem1|mem_reg~228 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6453_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~228 .is_wysiwyg = "true";
defparam \mem1|mem_reg~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \mem1|mem_reg~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~164 .is_wysiwyg = "true";
defparam \mem1|mem_reg~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~4931 (
// Equation(s):
// \mem1|mem_reg~4931_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~228_q ))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~164_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~228_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~164_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4931_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4931 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~4931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~4932 (
// Equation(s):
// \mem1|mem_reg~4932_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4931_combout  & ((\mem1|mem_reg~244_q ))) # (!\mem1|mem_reg~4931_combout  & (\mem1|mem_reg~180_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4931_combout ))))

	.dataa(\mem1|mem_reg~180_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~244_q ),
	.datad(\mem1|mem_reg~4931_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4932_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4932 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~6452 (
// Equation(s):
// \mem1|mem_reg~6452_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6452_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6452 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N27
dffeas \mem1|mem_reg~1268 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6452_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1268 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~6449 (
// Equation(s):
// \mem1|mem_reg~6449_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6449_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6449 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N9
dffeas \mem1|mem_reg~1204 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6449_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1204 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~6450 (
// Equation(s):
// \mem1|mem_reg~6450_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6450_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6450 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N3
dffeas \mem1|mem_reg~1252 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6450_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1252 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~6451 (
// Equation(s):
// \mem1|mem_reg~6451_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6451_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6451 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N19
dffeas \mem1|mem_reg~1188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6451_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1188 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~4929 (
// Equation(s):
// \mem1|mem_reg~4929_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~1252_q ))) # (!\addr[2]~12_combout  & (((!\addr[0]~16_combout  & !\mem1|mem_reg~1188_q ))))

	.dataa(\mem1|mem_reg~1252_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1188_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4929_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4929 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~4929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~4930 (
// Equation(s):
// \mem1|mem_reg~4930_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4929_combout  & (!\mem1|mem_reg~1268_q )) # (!\mem1|mem_reg~4929_combout  & ((!\mem1|mem_reg~1204_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4929_combout ))))

	.dataa(\mem1|mem_reg~1268_q ),
	.datab(\mem1|mem_reg~1204_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4929_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4930_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4930 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~4933 (
// Equation(s):
// \mem1|mem_reg~4933_combout  = (\addr[4]~4_combout  & (((\addr[6]~8_combout )))) # (!\addr[4]~4_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~4930_combout ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4932_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4932_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4930_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4933_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4933 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~4933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneive_lcell_comb \mem1|mem_reg~6448 (
// Equation(s):
// \mem1|mem_reg~6448_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6448_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6448 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N31
dffeas \mem1|mem_reg~500 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6448_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~500 .is_wysiwyg = "true";
defparam \mem1|mem_reg~500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~6445 (
// Equation(s):
// \mem1|mem_reg~6445_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6445_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6445 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N19
dffeas \mem1|mem_reg~436 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6445_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~436 .is_wysiwyg = "true";
defparam \mem1|mem_reg~436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~6447 (
// Equation(s):
// \mem1|mem_reg~6447_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6447_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6447 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \mem1|mem_reg~420 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6447_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~420 .is_wysiwyg = "true";
defparam \mem1|mem_reg~420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cycloneive_lcell_comb \mem1|mem_reg~6446 (
// Equation(s):
// \mem1|mem_reg~6446_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6446_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6446 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N31
dffeas \mem1|mem_reg~484 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~484 .is_wysiwyg = "true";
defparam \mem1|mem_reg~484 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneive_lcell_comb \mem1|mem_reg~4927 (
// Equation(s):
// \mem1|mem_reg~4927_combout  = (\addr[0]~16_combout  & (\addr[2]~12_combout )) # (!\addr[0]~16_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~484_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~420_q ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~420_q ),
	.datad(\mem1|mem_reg~484_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4927_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4927 .lut_mask = 16'h89CD;
defparam \mem1|mem_reg~4927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneive_lcell_comb \mem1|mem_reg~4928 (
// Equation(s):
// \mem1|mem_reg~4928_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4927_combout  & (!\mem1|mem_reg~500_q )) # (!\mem1|mem_reg~4927_combout  & ((!\mem1|mem_reg~436_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4927_combout ))))

	.dataa(\mem1|mem_reg~500_q ),
	.datab(\mem1|mem_reg~436_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4927_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4928_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4928 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneive_lcell_comb \mem1|mem_reg~4936 (
// Equation(s):
// \mem1|mem_reg~4936_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4933_combout  & (\mem1|mem_reg~4935_combout )) # (!\mem1|mem_reg~4933_combout  & ((\mem1|mem_reg~4928_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4933_combout ))))

	.dataa(\mem1|mem_reg~4935_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4933_combout ),
	.datad(\mem1|mem_reg~4928_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4936_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4936 .lut_mask = 16'hBCB0;
defparam \mem1|mem_reg~4936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneive_lcell_comb \mem1|mem_reg~6432 (
// Equation(s):
// \mem1|mem_reg~6432_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6432_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6432 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N11
dffeas \mem1|mem_reg~1012 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6432_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1012 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~6430 (
// Equation(s):
// \mem1|mem_reg~6430_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6430_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6430 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N1
dffeas \mem1|mem_reg~996 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6430_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~996 .is_wysiwyg = "true";
defparam \mem1|mem_reg~996 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~6431 (
// Equation(s):
// \mem1|mem_reg~6431_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6431_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6431 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \mem1|mem_reg~932 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6431_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~932 .is_wysiwyg = "true";
defparam \mem1|mem_reg~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneive_lcell_comb \mem1|mem_reg~4917 (
// Equation(s):
// \mem1|mem_reg~4917_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~996_q ))) # (!\addr[2]~12_combout  & (((!\addr[0]~16_combout  & !\mem1|mem_reg~932_q ))))

	.dataa(\mem1|mem_reg~996_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~932_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4917_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4917 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~4917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneive_lcell_comb \mem1|mem_reg~6429 (
// Equation(s):
// \mem1|mem_reg~6429_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6429_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6429 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N1
dffeas \mem1|mem_reg~948 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6429_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~948 .is_wysiwyg = "true";
defparam \mem1|mem_reg~948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneive_lcell_comb \mem1|mem_reg~4918 (
// Equation(s):
// \mem1|mem_reg~4918_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4917_combout  & (!\mem1|mem_reg~1012_q )) # (!\mem1|mem_reg~4917_combout  & ((!\mem1|mem_reg~948_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4917_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1012_q ),
	.datac(\mem1|mem_reg~4917_combout ),
	.datad(\mem1|mem_reg~948_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4918_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4918 .lut_mask = 16'h707A;
defparam \mem1|mem_reg~4918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~6444 (
// Equation(s):
// \mem1|mem_reg~6444_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6444_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6444 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N3
dffeas \mem1|mem_reg~2036 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6444_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2036 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2036 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneive_lcell_comb \mem1|mem_reg~6441 (
// Equation(s):
// \mem1|mem_reg~6441_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6441_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6441 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \mem1|mem_reg~1972 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6441_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1972 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1972 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~6443 (
// Equation(s):
// \mem1|mem_reg~6443_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6443_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6443 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N1
dffeas \mem1|mem_reg~1956 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6443_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1956 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1956 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N28
cycloneive_lcell_comb \mem1|mem_reg~6442 (
// Equation(s):
// \mem1|mem_reg~6442_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6442_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6442 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N29
dffeas \mem1|mem_reg~2020 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6442_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2020 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2020 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneive_lcell_comb \mem1|mem_reg~4924 (
// Equation(s):
// \mem1|mem_reg~4924_combout  = (\addr[0]~16_combout  & (((\addr[2]~12_combout )))) # (!\addr[0]~16_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~2020_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~1956_q ))))

	.dataa(\mem1|mem_reg~1956_q ),
	.datab(\mem1|mem_reg~2020_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4924_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4924 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cycloneive_lcell_comb \mem1|mem_reg~4925 (
// Equation(s):
// \mem1|mem_reg~4925_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4924_combout  & (!\mem1|mem_reg~2036_q )) # (!\mem1|mem_reg~4924_combout  & ((!\mem1|mem_reg~1972_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4924_combout ))))

	.dataa(\mem1|mem_reg~2036_q ),
	.datab(\mem1|mem_reg~1972_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4924_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4925_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4925 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~6433 (
// Equation(s):
// \mem1|mem_reg~6433_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6433_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6433 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \mem1|mem_reg~1716 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6433_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1716 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~6436 (
// Equation(s):
// \mem1|mem_reg~6436_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6436_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6436 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \mem1|mem_reg~1780 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6436_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1780 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~6434 (
// Equation(s):
// \mem1|mem_reg~6434_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6434_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6434 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N9
dffeas \mem1|mem_reg~1764 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6434_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1764 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1764 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~6435 (
// Equation(s):
// \mem1|mem_reg~6435_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6435_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6435 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N7
dffeas \mem1|mem_reg~1700 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6435_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1700 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1700 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~4919 (
// Equation(s):
// \mem1|mem_reg~4919_combout  = (\addr[2]~12_combout  & (((\addr[0]~16_combout )) # (!\mem1|mem_reg~1764_q ))) # (!\addr[2]~12_combout  & (((!\addr[0]~16_combout  & !\mem1|mem_reg~1700_q ))))

	.dataa(\mem1|mem_reg~1764_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1700_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4919_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4919 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~4919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneive_lcell_comb \mem1|mem_reg~4920 (
// Equation(s):
// \mem1|mem_reg~4920_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4919_combout  & ((!\mem1|mem_reg~1780_q ))) # (!\mem1|mem_reg~4919_combout  & (!\mem1|mem_reg~1716_q )))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4919_combout ))))

	.dataa(\mem1|mem_reg~1716_q ),
	.datab(\mem1|mem_reg~1780_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~4919_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4920_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4920 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneive_lcell_comb \mem1|mem_reg~6440 (
// Equation(s):
// \mem1|mem_reg~6440_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6440_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6440 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N13
dffeas \mem1|mem_reg~756 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6440_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~756 .is_wysiwyg = "true";
defparam \mem1|mem_reg~756 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~6439 (
// Equation(s):
// \mem1|mem_reg~6439_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6439_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6439 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N29
dffeas \mem1|mem_reg~676 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6439_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~676 .is_wysiwyg = "true";
defparam \mem1|mem_reg~676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneive_lcell_comb \mem1|mem_reg~6438 (
// Equation(s):
// \mem1|mem_reg~6438_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6438_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6438 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N11
dffeas \mem1|mem_reg~740 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6438_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~740 .is_wysiwyg = "true";
defparam \mem1|mem_reg~740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneive_lcell_comb \mem1|mem_reg~4921 (
// Equation(s):
// \mem1|mem_reg~4921_combout  = (\addr[0]~16_combout  & (((\addr[2]~12_combout )))) # (!\addr[0]~16_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~740_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~676_q ))))

	.dataa(\mem1|mem_reg~676_q ),
	.datab(\mem1|mem_reg~740_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4921_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4921 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneive_lcell_comb \mem1|mem_reg~6437 (
// Equation(s):
// \mem1|mem_reg~6437_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6437_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6437 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N17
dffeas \mem1|mem_reg~692 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6437_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~692 .is_wysiwyg = "true";
defparam \mem1|mem_reg~692 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneive_lcell_comb \mem1|mem_reg~4922 (
// Equation(s):
// \mem1|mem_reg~4922_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4921_combout  & (!\mem1|mem_reg~756_q )) # (!\mem1|mem_reg~4921_combout  & ((!\mem1|mem_reg~692_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4921_combout ))))

	.dataa(\mem1|mem_reg~756_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~4921_combout ),
	.datad(\mem1|mem_reg~692_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4922_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4922 .lut_mask = 16'h707C;
defparam \mem1|mem_reg~4922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~4923 (
// Equation(s):
// \mem1|mem_reg~4923_combout  = (\addr[4]~4_combout  & (((\addr[6]~8_combout )))) # (!\addr[4]~4_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~4920_combout )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~4922_combout )))))

	.dataa(\mem1|mem_reg~4920_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4922_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4923_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4923 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneive_lcell_comb \mem1|mem_reg~4926 (
// Equation(s):
// \mem1|mem_reg~4926_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4923_combout  & ((\mem1|mem_reg~4925_combout ))) # (!\mem1|mem_reg~4923_combout  & (\mem1|mem_reg~4918_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4923_combout ))))

	.dataa(\mem1|mem_reg~4918_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4925_combout ),
	.datad(\mem1|mem_reg~4923_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4926_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4926 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneive_lcell_comb \mem1|mem_reg~4937 (
// Equation(s):
// \mem1|mem_reg~4937_combout  = (\addr[5]~6_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~4926_combout )))) # (!\addr[5]~6_combout  & (!\addr[7]~1_combout  & (\mem1|mem_reg~4936_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4936_combout ),
	.datad(\mem1|mem_reg~4926_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4937_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4937 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~2980feeder (
// Equation(s):
// \mem1|mem_reg~2980feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2980feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2980feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2980feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \mem1|mem_reg~2980 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2980feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2980 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2980 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cycloneive_lcell_comb \mem1|mem_reg~3044feeder (
// Equation(s):
// \mem1|mem_reg~3044feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3044feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3044feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3044feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N15
dffeas \mem1|mem_reg~3044 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3044feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3044 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3044 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~4938 (
// Equation(s):
// \mem1|mem_reg~4938_combout  = (\addr[0]~16_combout  & (((\addr[2]~12_combout )))) # (!\addr[0]~16_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~3044_q ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~2980_q ))))

	.dataa(\mem1|mem_reg~2980_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~3044_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4938_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4938 .lut_mask = 16'hF2C2;
defparam \mem1|mem_reg~4938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N21
dffeas \mem1|mem_reg~2996 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2996 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2996 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~6458 (
// Equation(s):
// \mem1|mem_reg~6458_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6458_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6458 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N9
dffeas \mem1|mem_reg~3060 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3060 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3060 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~4939 (
// Equation(s):
// \mem1|mem_reg~4939_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4938_combout  & ((!\mem1|mem_reg~3060_q ))) # (!\mem1|mem_reg~4938_combout  & (\mem1|mem_reg~2996_q )))) # (!\addr[0]~16_combout  & (\mem1|mem_reg~4938_combout ))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~4938_combout ),
	.datac(\mem1|mem_reg~2996_q ),
	.datad(\mem1|mem_reg~3060_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4939_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4939 .lut_mask = 16'h64EC;
defparam \mem1|mem_reg~4939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~6460 (
// Equation(s):
// \mem1|mem_reg~6460_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6460_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6460 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N11
dffeas \mem1|mem_reg~2804 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6460_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2804 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2804 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \mem1|mem_reg~2740 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2740 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~2788feeder (
// Equation(s):
// \mem1|mem_reg~2788feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2788feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2788feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2788feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \mem1|mem_reg~2788 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2788feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2788 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2788 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \mem1|mem_reg~2724 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2724 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneive_lcell_comb \mem1|mem_reg~4942 (
// Equation(s):
// \mem1|mem_reg~4942_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~2788_q ) # ((\addr[0]~16_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~2724_q  & !\addr[0]~16_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2788_q ),
	.datac(\mem1|mem_reg~2724_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4942_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4942 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~4943 (
// Equation(s):
// \mem1|mem_reg~4943_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4942_combout  & (!\mem1|mem_reg~2804_q )) # (!\mem1|mem_reg~4942_combout  & ((\mem1|mem_reg~2740_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4942_combout ))))

	.dataa(\mem1|mem_reg~2804_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2740_q ),
	.datad(\mem1|mem_reg~4942_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4943_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4943 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cycloneive_lcell_comb \mem1|mem_reg~3812feeder (
// Equation(s):
// \mem1|mem_reg~3812feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3812feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3812feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3812feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N15
dffeas \mem1|mem_reg~3812 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3812 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3812 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N15
dffeas \mem1|mem_reg~3748 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3748 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3748 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cycloneive_lcell_comb \mem1|mem_reg~4940 (
// Equation(s):
// \mem1|mem_reg~4940_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~3812_q ) # ((\addr[0]~16_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~3748_q  & !\addr[0]~16_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3812_q ),
	.datac(\mem1|mem_reg~3748_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4940_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4940 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N13
dffeas \mem1|mem_reg~3764 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3764 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3764 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~6459 (
// Equation(s):
// \mem1|mem_reg~6459_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6459_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6459 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N23
dffeas \mem1|mem_reg~3828 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6459_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3828 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3828 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~4941 (
// Equation(s):
// \mem1|mem_reg~4941_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4940_combout  & ((!\mem1|mem_reg~3828_q ))) # (!\mem1|mem_reg~4940_combout  & (\mem1|mem_reg~3764_q )))) # (!\addr[0]~16_combout  & (\mem1|mem_reg~4940_combout ))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~4940_combout ),
	.datac(\mem1|mem_reg~3764_q ),
	.datad(\mem1|mem_reg~3828_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4941_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4941 .lut_mask = 16'h64EC;
defparam \mem1|mem_reg~4941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneive_lcell_comb \mem1|mem_reg~4944 (
// Equation(s):
// \mem1|mem_reg~4944_combout  = (\addr[6]~8_combout  & (((\addr[4]~4_combout ) # (\mem1|mem_reg~4941_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4943_combout  & (!\addr[4]~4_combout )))

	.dataa(\mem1|mem_reg~4943_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4941_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4944_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4944 .lut_mask = 16'hCEC2;
defparam \mem1|mem_reg~4944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~6461 (
// Equation(s):
// \mem1|mem_reg~6461_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6461_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6461 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N5
dffeas \mem1|mem_reg~4084 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6461_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4084_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4084 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4084 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N15
dffeas \mem1|mem_reg~4020 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4020 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4020 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N17
dffeas \mem1|mem_reg~4004 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dataw[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4004 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4004 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N25
dffeas \mem1|mem_reg~4068 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4068_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4068 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4068 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~4945 (
// Equation(s):
// \mem1|mem_reg~4945_combout  = (\addr[0]~16_combout  & (((\addr[2]~12_combout )))) # (!\addr[0]~16_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~4068_q ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~4004_q ))))

	.dataa(\mem1|mem_reg~4004_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~4068_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4945_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4945 .lut_mask = 16'hFC22;
defparam \mem1|mem_reg~4945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~4946 (
// Equation(s):
// \mem1|mem_reg~4946_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4945_combout  & (!\mem1|mem_reg~4084_q )) # (!\mem1|mem_reg~4945_combout  & ((\mem1|mem_reg~4020_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4945_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~4084_q ),
	.datac(\mem1|mem_reg~4020_q ),
	.datad(\mem1|mem_reg~4945_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4946_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4946 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~4947 (
// Equation(s):
// \mem1|mem_reg~4947_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4944_combout  & ((\mem1|mem_reg~4946_combout ))) # (!\mem1|mem_reg~4944_combout  & (\mem1|mem_reg~4939_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4944_combout ))))

	.dataa(\mem1|mem_reg~4939_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4944_combout ),
	.datad(\mem1|mem_reg~4946_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4947_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4947 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~4947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \mem1|mem_reg~3492 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3492 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~3556feeder (
// Equation(s):
// \mem1|mem_reg~3556feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3556feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3556feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3556feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \mem1|mem_reg~3556 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3556feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3556 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~4914 (
// Equation(s):
// \mem1|mem_reg~4914_combout  = (\addr[2]~12_combout  & ((\addr[0]~16_combout ) # ((\mem1|mem_reg~3556_q )))) # (!\addr[2]~12_combout  & (!\addr[0]~16_combout  & (\mem1|mem_reg~3492_q )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~3492_q ),
	.datad(\mem1|mem_reg~3556_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4914_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4914 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N23
dffeas \mem1|mem_reg~3508 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3508 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3508 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~6428 (
// Equation(s):
// \mem1|mem_reg~6428_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6428_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6428 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N27
dffeas \mem1|mem_reg~3572 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6428_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3572 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3572 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~4915 (
// Equation(s):
// \mem1|mem_reg~4915_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4914_combout  & ((!\mem1|mem_reg~3572_q ))) # (!\mem1|mem_reg~4914_combout  & (\mem1|mem_reg~3508_q )))) # (!\addr[0]~16_combout  & (\mem1|mem_reg~4914_combout ))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~4914_combout ),
	.datac(\mem1|mem_reg~3508_q ),
	.datad(\mem1|mem_reg~3572_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4915_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4915 .lut_mask = 16'h64EC;
defparam \mem1|mem_reg~4915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~6425 (
// Equation(s):
// \mem1|mem_reg~6425_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6425_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6425 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \mem1|mem_reg~2548 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2548 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2548 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \mem1|mem_reg~2484 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2484 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2484 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~2532feeder (
// Equation(s):
// \mem1|mem_reg~2532feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2532feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2532feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2532feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N23
dffeas \mem1|mem_reg~2532 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2532feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5650_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2532 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2532 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \mem1|mem_reg~2468 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2468 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~4907 (
// Equation(s):
// \mem1|mem_reg~4907_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~2532_q ) # ((\addr[0]~16_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~2468_q  & !\addr[0]~16_combout ))))

	.dataa(\mem1|mem_reg~2532_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2468_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4907_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4907 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~4908 (
// Equation(s):
// \mem1|mem_reg~4908_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4907_combout  & (!\mem1|mem_reg~2548_q )) # (!\mem1|mem_reg~4907_combout  & ((\mem1|mem_reg~2484_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4907_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2548_q ),
	.datac(\mem1|mem_reg~2484_q ),
	.datad(\mem1|mem_reg~4907_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4908_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4908 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~6426 (
// Equation(s):
// \mem1|mem_reg~6426_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[4]~9_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6426_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6426 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N13
dffeas \mem1|mem_reg~3316 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6426_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3316 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3316 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N31
dffeas \mem1|mem_reg~3252 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3252 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~3300feeder (
// Equation(s):
// \mem1|mem_reg~3300feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3300feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N7
dffeas \mem1|mem_reg~3300 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3300 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3300 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N1
dffeas \mem1|mem_reg~3236 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3236 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~4909 (
// Equation(s):
// \mem1|mem_reg~4909_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~3300_q ) # ((\addr[0]~16_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~3236_q  & !\addr[0]~16_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3300_q ),
	.datac(\mem1|mem_reg~3236_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4909_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4909 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~4910 (
// Equation(s):
// \mem1|mem_reg~4910_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4909_combout  & (!\mem1|mem_reg~3316_q )) # (!\mem1|mem_reg~4909_combout  & ((\mem1|mem_reg~3252_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4909_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~3316_q ),
	.datac(\mem1|mem_reg~3252_q ),
	.datad(\mem1|mem_reg~4909_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4910_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4910 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~6427 (
// Equation(s):
// \mem1|mem_reg~6427_combout  = !\dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6427_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6427 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N23
dffeas \mem1|mem_reg~2292 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6427_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2292 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2292 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N7
dffeas \mem1|mem_reg~2228 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2228 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneive_lcell_comb \mem1|mem_reg~2276feeder (
// Equation(s):
// \mem1|mem_reg~2276feeder_combout  = \dataw[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2276feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2276feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2276feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N7
dffeas \mem1|mem_reg~2276 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2276 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2276 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N9
dffeas \mem1|mem_reg~2212 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2212 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \mem1|mem_reg~4911 (
// Equation(s):
// \mem1|mem_reg~4911_combout  = (\addr[0]~16_combout  & (((\addr[2]~12_combout )))) # (!\addr[0]~16_combout  & ((\addr[2]~12_combout  & (\mem1|mem_reg~2276_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~2212_q )))))

	.dataa(\mem1|mem_reg~2276_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~2212_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4911_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4911 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~4912 (
// Equation(s):
// \mem1|mem_reg~4912_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~4911_combout  & (!\mem1|mem_reg~2292_q )) # (!\mem1|mem_reg~4911_combout  & ((\mem1|mem_reg~2228_q ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~4911_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~2292_q ),
	.datac(\mem1|mem_reg~2228_q ),
	.datad(\mem1|mem_reg~4911_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4912_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4912 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~4913 (
// Equation(s):
// \mem1|mem_reg~4913_combout  = (\addr[4]~4_combout  & (\addr[6]~8_combout )) # (!\addr[4]~4_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~4910_combout )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~4912_combout )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4910_combout ),
	.datad(\mem1|mem_reg~4912_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4913_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4913 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~4916 (
// Equation(s):
// \mem1|mem_reg~4916_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4913_combout  & (\mem1|mem_reg~4915_combout )) # (!\mem1|mem_reg~4913_combout  & ((\mem1|mem_reg~4908_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4913_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4915_combout ),
	.datac(\mem1|mem_reg~4908_combout ),
	.datad(\mem1|mem_reg~4913_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4916_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4916 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneive_lcell_comb \mem1|mem_reg~4948 (
// Equation(s):
// \mem1|mem_reg~4948_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4937_combout  & (\mem1|mem_reg~4947_combout )) # (!\mem1|mem_reg~4937_combout  & ((\mem1|mem_reg~4916_combout ))))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4937_combout ))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4937_combout ),
	.datac(\mem1|mem_reg~4947_combout ),
	.datad(\mem1|mem_reg~4916_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4948_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4948 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneive_lcell_comb \mem1|mem_reg~4949 (
// Equation(s):
// \mem1|mem_reg~4949_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~4906_combout  & ((\mem1|mem_reg~4948_combout ))) # (!\mem1|mem_reg~4906_combout  & (\mem1|mem_reg~4821_combout )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~4906_combout ))))

	.dataa(\mem1|mem_reg~4821_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~4906_combout ),
	.datad(\mem1|mem_reg~4948_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4949_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4949 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~4949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneive_lcell_comb \IR|out[4]~feeder (
// Equation(s):
// \IR|out[4]~feeder_combout  = \mem1|mem_reg~4949_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|mem_reg~4949_combout ),
	.cin(gnd),
	.combout(\IR|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|out[4]~feeder .lut_mask = 16'hFF00;
defparam \IR|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N27
dffeas \IR|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[4] .is_wysiwyg = "true";
defparam \IR|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \addr[4]~2 (
// Equation(s):
// \addr[4]~2_combout  = (!\contr|state.S15~q  & (!\contr|state.S53~q  & (!\contr|state.S10~q  & \contr|WideOr12~0_combout )))

	.dataa(\contr|state.S15~q ),
	.datab(\contr|state.S53~q ),
	.datac(\contr|state.S10~q ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\addr[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr[4]~2 .lut_mask = 16'h0100;
defparam \addr[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \T2|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\contr|T2write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \T2|out[4] .is_wysiwyg = "true";
defparam \T2|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \addr[4]~3 (
// Equation(s):
// \addr[4]~3_combout  = (\addr[4]~2_combout  & ((\contr|WideOr11~0_combout  & ((\T2|out [4]))) # (!\contr|WideOr11~0_combout  & (pc[4])))) # (!\addr[4]~2_combout  & (((\contr|WideOr11~0_combout ))))

	.dataa(\addr[4]~2_combout ),
	.datab(pc[4]),
	.datac(\T2|out [4]),
	.datad(\contr|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\addr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr[4]~3 .lut_mask = 16'hF588;
defparam \addr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \addr[4]~4 (
// Equation(s):
// \addr[4]~4_combout  = (\contr|WideOr12~combout  & ((\addr[4]~3_combout  & (\IR|out [4])) # (!\addr[4]~3_combout  & ((\T1|out [4]))))) # (!\contr|WideOr12~combout  & (((\addr[4]~3_combout ))))

	.dataa(\contr|WideOr12~combout ),
	.datab(\IR|out [4]),
	.datac(\T1|out [4]),
	.datad(\addr[4]~3_combout ),
	.cin(gnd),
	.combout(\addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr[4]~4 .lut_mask = 16'hDDA0;
defparam \addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \mem1|mem_reg~5589 (
// Equation(s):
// \mem1|mem_reg~5589_combout  = (!\addr[6]~8_combout  & (!\addr[4]~4_combout  & (!\addr[7]~1_combout  & !\addr[5]~6_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5589_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5589 .lut_mask = 16'h0001;
defparam \mem1|mem_reg~5589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~5680 (
// Equation(s):
// \mem1|mem_reg~5680_combout  = (\mem1|mem_reg~5589_combout  & (\mem1|mem_reg~5669_combout  & ((\contr|state.S22~q ) # (!\contr|WideOr12~0_combout ))))

	.dataa(\mem1|mem_reg~5589_combout ),
	.datab(\mem1|mem_reg~5669_combout ),
	.datac(\contr|state.S22~q ),
	.datad(\contr|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5680_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5680 .lut_mask = 16'h8088;
defparam \mem1|mem_reg~5680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N15
dffeas \mem1|mem_reg~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~91 .is_wysiwyg = "true";
defparam \mem1|mem_reg~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneive_lcell_comb \mem1|mem_reg~219feeder (
// Equation(s):
// \mem1|mem_reg~219feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~219feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~219feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~219feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N19
dffeas \mem1|mem_reg~219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~219 .is_wysiwyg = "true";
defparam \mem1|mem_reg~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~5466 (
// Equation(s):
// \mem1|mem_reg~5466_combout  = (\addr[3]~10_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~219_q )))) # (!\addr[3]~10_combout  & (!\mem1|mem_reg~91_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~91_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~219_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5466_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5466 .lut_mask = 16'hCC1D;
defparam \mem1|mem_reg~5466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~123feeder (
// Equation(s):
// \mem1|mem_reg~123feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~123feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~123feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~123feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N9
dffeas \mem1|mem_reg~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~123 .is_wysiwyg = "true";
defparam \mem1|mem_reg~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \mem1|mem_reg~251feeder (
// Equation(s):
// \mem1|mem_reg~251feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~251feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \mem1|mem_reg~251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~251 .is_wysiwyg = "true";
defparam \mem1|mem_reg~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~5467 (
// Equation(s):
// \mem1|mem_reg~5467_combout  = (\mem1|mem_reg~5466_combout  & (((!\mem1|mem_reg~251_q )) # (!\addr[1]~14_combout ))) # (!\mem1|mem_reg~5466_combout  & (\addr[1]~14_combout  & (!\mem1|mem_reg~123_q )))

	.dataa(\mem1|mem_reg~5466_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~123_q ),
	.datad(\mem1|mem_reg~251_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5467_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5467 .lut_mask = 16'h26AE;
defparam \mem1|mem_reg~5467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~187feeder (
// Equation(s):
// \mem1|mem_reg~187feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~187feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \mem1|mem_reg~187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~187 .is_wysiwyg = "true";
defparam \mem1|mem_reg~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~155feeder (
// Equation(s):
// \mem1|mem_reg~155feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~155feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~155feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~155feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \mem1|mem_reg~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~155 .is_wysiwyg = "true";
defparam \mem1|mem_reg~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~27feeder (
// Equation(s):
// \mem1|mem_reg~27feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~27feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N19
dffeas \mem1|mem_reg~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~27 .is_wysiwyg = "true";
defparam \mem1|mem_reg~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~5461 (
// Equation(s):
// \mem1|mem_reg~5461_combout  = (\addr[1]~14_combout  & (((\addr[3]~10_combout )))) # (!\addr[1]~14_combout  & ((\addr[3]~10_combout  & (!\mem1|mem_reg~155_q )) # (!\addr[3]~10_combout  & ((!\mem1|mem_reg~27_q )))))

	.dataa(\mem1|mem_reg~155_q ),
	.datab(\mem1|mem_reg~27_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5461_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5461 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~5461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~59feeder (
// Equation(s):
// \mem1|mem_reg~59feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~59feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \mem1|mem_reg~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~59 .is_wysiwyg = "true";
defparam \mem1|mem_reg~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~5462 (
// Equation(s):
// \mem1|mem_reg~5462_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5461_combout  & (!\mem1|mem_reg~187_q )) # (!\mem1|mem_reg~5461_combout  & ((!\mem1|mem_reg~59_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5461_combout ))))

	.dataa(\mem1|mem_reg~187_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~5461_combout ),
	.datad(\mem1|mem_reg~59_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5462_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5462 .lut_mask = 16'h707C;
defparam \mem1|mem_reg~5462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~203feeder (
// Equation(s):
// \mem1|mem_reg~203feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~203feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \mem1|mem_reg~203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~203 .is_wysiwyg = "true";
defparam \mem1|mem_reg~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~43feeder (
// Equation(s):
// \mem1|mem_reg~43feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~43feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N31
dffeas \mem1|mem_reg~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~43 .is_wysiwyg = "true";
defparam \mem1|mem_reg~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~11feeder (
// Equation(s):
// \mem1|mem_reg~11feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~11feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N29
dffeas \mem1|mem_reg~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~11 .is_wysiwyg = "true";
defparam \mem1|mem_reg~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~5463 (
// Equation(s):
// \mem1|mem_reg~5463_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~43_q ) # ((\addr[3]~10_combout )))) # (!\addr[1]~14_combout  & (((!\addr[3]~10_combout  & \mem1|mem_reg~11_q ))))

	.dataa(\mem1|mem_reg~43_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~11_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5463_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5463 .lut_mask = 16'hCBC8;
defparam \mem1|mem_reg~5463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~171feeder (
// Equation(s):
// \mem1|mem_reg~171feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~171feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \mem1|mem_reg~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~171 .is_wysiwyg = "true";
defparam \mem1|mem_reg~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~5464 (
// Equation(s):
// \mem1|mem_reg~5464_combout  = (\mem1|mem_reg~5463_combout  & (!\addr[2]~12_combout  & ((\mem1|mem_reg~171_q ) # (!\addr[3]~10_combout )))) # (!\mem1|mem_reg~5463_combout  & (((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~5463_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~171_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5464_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5464 .lut_mask = 16'h7252;
defparam \mem1|mem_reg~5464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~5465 (
// Equation(s):
// \mem1|mem_reg~5465_combout  = (\addr[2]~12_combout  & ((\addr[0]~16_combout ) # ((!\mem1|mem_reg~203_q  & \mem1|mem_reg~5464_combout )))) # (!\addr[2]~12_combout  & (((!\addr[0]~16_combout  & !\mem1|mem_reg~5464_combout ))))

	.dataa(\mem1|mem_reg~203_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~5464_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5465_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5465 .lut_mask = 16'hC4C3;
defparam \mem1|mem_reg~5465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~5468 (
// Equation(s):
// \mem1|mem_reg~5468_combout  = (\addr[0]~16_combout  & ((\mem1|mem_reg~5465_combout  & (\mem1|mem_reg~5467_combout )) # (!\mem1|mem_reg~5465_combout  & ((\mem1|mem_reg~5462_combout ))))) # (!\addr[0]~16_combout  & (((\mem1|mem_reg~5465_combout ))))

	.dataa(\mem1|mem_reg~5467_combout ),
	.datab(\mem1|mem_reg~5462_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~5465_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5468_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5468 .lut_mask = 16'hAFC0;
defparam \mem1|mem_reg~5468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~5469 (
// Equation(s):
// \mem1|mem_reg~5469_combout  = (\mem1|mem_reg~5468_combout  & \mem1|mem_reg~5460_combout )

	.dataa(gnd),
	.datab(\mem1|mem_reg~5468_combout ),
	.datac(\mem1|mem_reg~5460_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~5469_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5469 .lut_mask = 16'hC0C0;
defparam \mem1|mem_reg~5469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \IR|out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5469_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[11] .is_wysiwyg = "true";
defparam \IR|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \contr|next_state.S17~0 (
// Equation(s):
// \contr|next_state.S17~0_combout  = (\contr|state.S19~q  & (!\IR|out [11] & \ac1|Equal18~6_combout ))

	.dataa(\contr|state.S19~q ),
	.datab(\IR|out [11]),
	.datac(\ac1|Equal18~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\contr|next_state.S17~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S17~0 .lut_mask = 16'h2020;
defparam \contr|next_state.S17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \contr|state.S17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S17 .is_wysiwyg = "true";
defparam \contr|state.S17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \contr|WideOr11~0 (
// Equation(s):
// \contr|WideOr11~0_combout  = (\contr|state.S17~q ) # ((\contr|state.S15~q ) # (\contr|state.S22~q ))

	.dataa(\contr|state.S17~q ),
	.datab(\contr|state.S15~q ),
	.datac(gnd),
	.datad(\contr|state.S22~q ),
	.cin(gnd),
	.combout(\contr|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|WideOr11~0 .lut_mask = 16'hFFEE;
defparam \contr|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \T2|out[1]~feeder (
// Equation(s):
// \T2|out[1]~feeder_combout  = \pc[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc[1]~0_combout ),
	.cin(gnd),
	.combout(\T2|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \T2|out[1]~feeder .lut_mask = 16'hFF00;
defparam \T2|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \T2|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T2|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|T2write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \T2|out[1] .is_wysiwyg = "true";
defparam \T2|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \addr[1]~13 (
// Equation(s):
// \addr[1]~13_combout  = (\contr|WideOr11~0_combout  & (((\contr|WideOr12~combout )))) # (!\contr|WideOr11~0_combout  & ((\contr|WideOr12~combout  & ((\T1|out [1]))) # (!\contr|WideOr12~combout  & (pc[1]))))

	.dataa(\contr|WideOr11~0_combout ),
	.datab(pc[1]),
	.datac(\T1|out [1]),
	.datad(\contr|WideOr12~combout ),
	.cin(gnd),
	.combout(\addr[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \addr[1]~13 .lut_mask = 16'hFA44;
defparam \addr[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \addr[1]~14 (
// Equation(s):
// \addr[1]~14_combout  = (\contr|WideOr11~0_combout  & ((\addr[1]~13_combout  & ((\IR|out [1]))) # (!\addr[1]~13_combout  & (\T2|out [1])))) # (!\contr|WideOr11~0_combout  & (((\addr[1]~13_combout ))))

	.dataa(\contr|WideOr11~0_combout ),
	.datab(\T2|out [1]),
	.datac(\IR|out [1]),
	.datad(\addr[1]~13_combout ),
	.cin(gnd),
	.combout(\addr[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \addr[1]~14 .lut_mask = 16'hF588;
defparam \addr[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneive_lcell_comb \dataw[5]~10 (
// Equation(s):
// \dataw[5]~10_combout  = (!\contr|state.S22~q  & ((\contr|state.S50~q  & (\IR|out [5])) # (!\contr|state.S50~q  & ((\Acc|out [5])))))

	.dataa(\IR|out [5]),
	.datab(\Acc|out [5]),
	.datac(\contr|state.S22~q ),
	.datad(\contr|state.S50~q ),
	.cin(gnd),
	.combout(\dataw[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[5]~10 .lut_mask = 16'h0A0C;
defparam \dataw[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \dataw[5]~11 (
// Equation(s):
// \dataw[5]~11_combout  = (\dataw[5]~10_combout ) # ((\T1|out [5] & \contr|state.S22~q ))

	.dataa(gnd),
	.datab(\T1|out [5]),
	.datac(\contr|state.S22~q ),
	.datad(\dataw[5]~10_combout ),
	.cin(gnd),
	.combout(\dataw[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[5]~11 .lut_mask = 16'hFFC0;
defparam \dataw[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~6644 (
// Equation(s):
// \mem1|mem_reg~6644_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6644_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6644 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \mem1|mem_reg~4085 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6644_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4085 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4085 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~6641 (
// Equation(s):
// \mem1|mem_reg~6641_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6641_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6641 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N23
dffeas \mem1|mem_reg~3573 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6641_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3573 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~6642 (
// Equation(s):
// \mem1|mem_reg~6642_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6642_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6642 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \mem1|mem_reg~3957 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6642_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3957 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~6643 (
// Equation(s):
// \mem1|mem_reg~6643_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6643_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6643 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \mem1|mem_reg~3445 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6643_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3445 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~5115 (
// Equation(s):
// \mem1|mem_reg~5115_combout  = (\addr[3]~10_combout  & (((\addr[5]~6_combout )))) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~3957_q )) # (!\addr[5]~6_combout  & ((!\mem1|mem_reg~3445_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3957_q ),
	.datac(\mem1|mem_reg~3445_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5115_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5115 .lut_mask = 16'hBB05;
defparam \mem1|mem_reg~5115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~5116 (
// Equation(s):
// \mem1|mem_reg~5116_combout  = (\mem1|mem_reg~5115_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~4085_q ))) # (!\mem1|mem_reg~5115_combout  & (((!\mem1|mem_reg~3573_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~4085_q ),
	.datab(\mem1|mem_reg~3573_q ),
	.datac(\mem1|mem_reg~5115_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5116_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5116 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~5116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N19
dffeas \mem1|mem_reg~3829 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dataw[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3829 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3829 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \mem1|mem_reg~3317 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3317 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~3701feeder (
// Equation(s):
// \mem1|mem_reg~3701feeder_combout  = \dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3701feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3701feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3701feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N29
dffeas \mem1|mem_reg~3701 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3701 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3701 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N23
dffeas \mem1|mem_reg~3189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3189 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cycloneive_lcell_comb \mem1|mem_reg~5108 (
// Equation(s):
// \mem1|mem_reg~5108_combout  = (\addr[3]~10_combout  & (((\addr[5]~6_combout )))) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~3701_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~3189_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3701_q ),
	.datac(\mem1|mem_reg~3189_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5108_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5108 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~5109 (
// Equation(s):
// \mem1|mem_reg~5109_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5108_combout  & (\mem1|mem_reg~3829_q )) # (!\mem1|mem_reg~5108_combout  & ((\mem1|mem_reg~3317_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5108_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3829_q ),
	.datac(\mem1|mem_reg~3317_q ),
	.datad(\mem1|mem_reg~5108_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5109_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5109 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~6633 (
// Equation(s):
// \mem1|mem_reg~6633_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6633_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6633 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N11
dffeas \mem1|mem_reg~1525 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6633_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1525 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~6636 (
// Equation(s):
// \mem1|mem_reg~6636_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6636_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6636 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N5
dffeas \mem1|mem_reg~2037 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6636_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2037 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2037 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~6634 (
// Equation(s):
// \mem1|mem_reg~6634_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6634_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6634 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N5
dffeas \mem1|mem_reg~1909 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6634_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1909 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~6635 (
// Equation(s):
// \mem1|mem_reg~6635_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6635_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6635 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N29
dffeas \mem1|mem_reg~1397 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6635_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1397 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~5110 (
// Equation(s):
// \mem1|mem_reg~5110_combout  = (\addr[3]~10_combout  & (((\addr[5]~6_combout )))) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~1909_q )) # (!\addr[5]~6_combout  & ((!\mem1|mem_reg~1397_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1909_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~1397_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5110_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5110 .lut_mask = 16'hB0B5;
defparam \mem1|mem_reg~5110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~5111 (
// Equation(s):
// \mem1|mem_reg~5111_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5110_combout  & ((!\mem1|mem_reg~2037_q ))) # (!\mem1|mem_reg~5110_combout  & (!\mem1|mem_reg~1525_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5110_combout ))))

	.dataa(\mem1|mem_reg~1525_q ),
	.datab(\mem1|mem_reg~2037_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5110_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5111_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5111 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~6640 (
// Equation(s):
// \mem1|mem_reg~6640_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6640_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6640 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \mem1|mem_reg~1781 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6640_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1781 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~6637 (
// Equation(s):
// \mem1|mem_reg~6637_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6637_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6637 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N23
dffeas \mem1|mem_reg~1269 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6637_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1269 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~6639 (
// Equation(s):
// \mem1|mem_reg~6639_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6639_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6639 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N5
dffeas \mem1|mem_reg~1141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6639_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1141 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~6638 (
// Equation(s):
// \mem1|mem_reg~6638_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6638_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6638 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N3
dffeas \mem1|mem_reg~1653 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6638_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1653 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~5112 (
// Equation(s):
// \mem1|mem_reg~5112_combout  = (\addr[5]~6_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~1653_q )))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~1141_q  & (!\addr[3]~10_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~1141_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~1653_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5112_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5112 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~5112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~5113 (
// Equation(s):
// \mem1|mem_reg~5113_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5112_combout  & (!\mem1|mem_reg~1781_q )) # (!\mem1|mem_reg~5112_combout  & ((!\mem1|mem_reg~1269_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5112_combout ))))

	.dataa(\mem1|mem_reg~1781_q ),
	.datab(\mem1|mem_reg~1269_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5112_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5113_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5113 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~5114 (
// Equation(s):
// \mem1|mem_reg~5114_combout  = (\addr[7]~1_combout  & (\addr[4]~4_combout )) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~5111_combout )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~5113_combout )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5111_combout ),
	.datad(\mem1|mem_reg~5113_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5114_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5114 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~5114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~5117 (
// Equation(s):
// \mem1|mem_reg~5117_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5114_combout  & (\mem1|mem_reg~5116_combout )) # (!\mem1|mem_reg~5114_combout  & ((\mem1|mem_reg~5109_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5114_combout ))))

	.dataa(\mem1|mem_reg~5116_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5109_combout ),
	.datad(\mem1|mem_reg~5114_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5117_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5117 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~6606 (
// Equation(s):
// \mem1|mem_reg~6606_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6606_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6606 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N13
dffeas \mem1|mem_reg~1205 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6606_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1205 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~6609 (
// Equation(s):
// \mem1|mem_reg~6609_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6609_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6609 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N29
dffeas \mem1|mem_reg~1461 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1461 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1461 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~6607 (
// Equation(s):
// \mem1|mem_reg~6607_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6607_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6607 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N11
dffeas \mem1|mem_reg~1333 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6607_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1333 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~6608 (
// Equation(s):
// \mem1|mem_reg~6608_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6608_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6608 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N5
dffeas \mem1|mem_reg~1077 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6608_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1077_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1077 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1077 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~5081 (
// Equation(s):
// \mem1|mem_reg~5081_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~1333_q )) # (!\addr[4]~4_combout  & ((!\mem1|mem_reg~1077_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1333_q ),
	.datac(\mem1|mem_reg~1077_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5081_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5081 .lut_mask = 16'hBB05;
defparam \mem1|mem_reg~5081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~5082 (
// Equation(s):
// \mem1|mem_reg~5082_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5081_combout  & ((!\mem1|mem_reg~1461_q ))) # (!\mem1|mem_reg~5081_combout  & (!\mem1|mem_reg~1205_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5081_combout ))))

	.dataa(\mem1|mem_reg~1205_q ),
	.datab(\mem1|mem_reg~1461_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5081_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5082_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5082 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~6604 (
// Equation(s):
// \mem1|mem_reg~6604_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6604_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6604 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N19
dffeas \mem1|mem_reg~3253 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6604_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3253 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3253 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N27
dffeas \mem1|mem_reg~3509 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3509 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3509 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N17
dffeas \mem1|mem_reg~3125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3125 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~6605 (
// Equation(s):
// \mem1|mem_reg~6605_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6605_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6605 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N7
dffeas \mem1|mem_reg~3381 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6605_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3381 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~5079 (
// Equation(s):
// \mem1|mem_reg~5079_combout  = (\addr[3]~10_combout  & (\addr[4]~4_combout )) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~3381_q ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~3125_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~3125_q ),
	.datad(\mem1|mem_reg~3381_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5079_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5079 .lut_mask = 16'h98DC;
defparam \mem1|mem_reg~5079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~5080 (
// Equation(s):
// \mem1|mem_reg~5080_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5079_combout  & ((\mem1|mem_reg~3509_q ))) # (!\mem1|mem_reg~5079_combout  & (!\mem1|mem_reg~3253_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5079_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3253_q ),
	.datac(\mem1|mem_reg~3509_q ),
	.datad(\mem1|mem_reg~5079_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5080_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5080 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~5083 (
// Equation(s):
// \mem1|mem_reg~5083_combout  = (\addr[5]~6_combout  & (((\addr[7]~1_combout )))) # (!\addr[5]~6_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~5080_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~5082_combout ))))

	.dataa(\mem1|mem_reg~5082_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5080_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5083_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5083 .lut_mask = 16'hFC22;
defparam \mem1|mem_reg~5083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneive_lcell_comb \mem1|mem_reg~6600 (
// Equation(s):
// \mem1|mem_reg~6600_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6600_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6600 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N29
dffeas \mem1|mem_reg~1717 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6600_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1717 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1717 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneive_lcell_comb \mem1|mem_reg~6603 (
// Equation(s):
// \mem1|mem_reg~6603_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6603_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6603 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N31
dffeas \mem1|mem_reg~1973 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6603_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1973 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1973 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneive_lcell_comb \mem1|mem_reg~6602 (
// Equation(s):
// \mem1|mem_reg~6602_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6602_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6602 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N13
dffeas \mem1|mem_reg~1589 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6602_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1589 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~6601 (
// Equation(s):
// \mem1|mem_reg~6601_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6601_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6601 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N17
dffeas \mem1|mem_reg~1845 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6601_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1845 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~5077 (
// Equation(s):
// \mem1|mem_reg~5077_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~1845_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~1589_q ))))

	.dataa(\mem1|mem_reg~1589_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1845_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5077_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5077 .lut_mask = 16'hCF11;
defparam \mem1|mem_reg~5077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~5078 (
// Equation(s):
// \mem1|mem_reg~5078_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5077_combout  & ((!\mem1|mem_reg~1973_q ))) # (!\mem1|mem_reg~5077_combout  & (!\mem1|mem_reg~1717_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5077_combout ))))

	.dataa(\mem1|mem_reg~1717_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1973_q ),
	.datad(\mem1|mem_reg~5077_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5078_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5078 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~6610 (
// Equation(s):
// \mem1|mem_reg~6610_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6610_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6610 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N19
dffeas \mem1|mem_reg~3765 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6610_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3765 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3765 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N21
dffeas \mem1|mem_reg~4021 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4021 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~6611 (
// Equation(s):
// \mem1|mem_reg~6611_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6611_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6611 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N19
dffeas \mem1|mem_reg~3893 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6611_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3893 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3893 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N21
dffeas \mem1|mem_reg~3637 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3637 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~5084 (
// Equation(s):
// \mem1|mem_reg~5084_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~3893_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~3637_q )))))

	.dataa(\mem1|mem_reg~3893_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3637_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5084_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5084 .lut_mask = 16'hDD30;
defparam \mem1|mem_reg~5084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~5085 (
// Equation(s):
// \mem1|mem_reg~5085_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5084_combout  & ((\mem1|mem_reg~4021_q ))) # (!\mem1|mem_reg~5084_combout  & (!\mem1|mem_reg~3765_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5084_combout ))))

	.dataa(\mem1|mem_reg~3765_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4021_q ),
	.datad(\mem1|mem_reg~5084_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5085_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5085 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~5085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~5086 (
// Equation(s):
// \mem1|mem_reg~5086_combout  = (\mem1|mem_reg~5083_combout  & (((\mem1|mem_reg~5085_combout ) # (!\addr[5]~6_combout )))) # (!\mem1|mem_reg~5083_combout  & (\mem1|mem_reg~5078_combout  & ((\addr[5]~6_combout ))))

	.dataa(\mem1|mem_reg~5083_combout ),
	.datab(\mem1|mem_reg~5078_combout ),
	.datac(\mem1|mem_reg~5085_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5086_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5086 .lut_mask = 16'hE4AA;
defparam \mem1|mem_reg~5086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
cycloneive_lcell_comb \mem1|mem_reg~6623 (
// Equation(s):
// \mem1|mem_reg~6623_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6623_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6623 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N25
dffeas \mem1|mem_reg~693 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6623_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~693 .is_wysiwyg = "true";
defparam \mem1|mem_reg~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~6626 (
// Equation(s):
// \mem1|mem_reg~6626_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6626_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6626 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \mem1|mem_reg~949 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6626_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~949 .is_wysiwyg = "true";
defparam \mem1|mem_reg~949 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~6625 (
// Equation(s):
// \mem1|mem_reg~6625_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6625_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6625 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N31
dffeas \mem1|mem_reg~565 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6625_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~565 .is_wysiwyg = "true";
defparam \mem1|mem_reg~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~6624 (
// Equation(s):
// \mem1|mem_reg~6624_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6624_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6624 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N17
dffeas \mem1|mem_reg~821 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6624_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~821 .is_wysiwyg = "true";
defparam \mem1|mem_reg~821 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~5097 (
// Equation(s):
// \mem1|mem_reg~5097_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~821_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~565_q ))))

	.dataa(\mem1|mem_reg~565_q ),
	.datab(\mem1|mem_reg~821_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5097_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5097 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~5098 (
// Equation(s):
// \mem1|mem_reg~5098_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5097_combout  & ((!\mem1|mem_reg~949_q ))) # (!\mem1|mem_reg~5097_combout  & (!\mem1|mem_reg~693_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5097_combout ))))

	.dataa(\mem1|mem_reg~693_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~949_q ),
	.datad(\mem1|mem_reg~5097_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5098_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5098 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~6630 (
// Equation(s):
// \mem1|mem_reg~6630_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6630_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6630 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N15
dffeas \mem1|mem_reg~437 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6630_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~437 .is_wysiwyg = "true";
defparam \mem1|mem_reg~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N3
dffeas \mem1|mem_reg~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~181 .is_wysiwyg = "true";
defparam \mem1|mem_reg~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N21
dffeas \mem1|mem_reg~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~53 .is_wysiwyg = "true";
defparam \mem1|mem_reg~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~6629 (
// Equation(s):
// \mem1|mem_reg~6629_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6629_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6629 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N5
dffeas \mem1|mem_reg~309 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6629_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~309 .is_wysiwyg = "true";
defparam \mem1|mem_reg~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~5101 (
// Equation(s):
// \mem1|mem_reg~5101_combout  = (\addr[3]~10_combout  & (\addr[4]~4_combout )) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~309_q ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~53_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~53_q ),
	.datad(\mem1|mem_reg~309_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5101_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5101 .lut_mask = 16'h98DC;
defparam \mem1|mem_reg~5101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~5102 (
// Equation(s):
// \mem1|mem_reg~5102_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5101_combout  & (!\mem1|mem_reg~437_q )) # (!\mem1|mem_reg~5101_combout  & ((\mem1|mem_reg~181_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5101_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~437_q ),
	.datac(\mem1|mem_reg~181_q ),
	.datad(\mem1|mem_reg~5101_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5102_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5102 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~5102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~6627 (
// Equation(s):
// \mem1|mem_reg~6627_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6627_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6627 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \mem1|mem_reg~2229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6627_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2229 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2229 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N15
dffeas \mem1|mem_reg~2485 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2485 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~6628 (
// Equation(s):
// \mem1|mem_reg~6628_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6628_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6628 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \mem1|mem_reg~2357 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6628_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2357 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2357 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \mem1|mem_reg~2101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2101 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~5099 (
// Equation(s):
// \mem1|mem_reg~5099_combout  = (\addr[4]~4_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~2357_q ))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~2101_q  & !\addr[3]~10_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2357_q ),
	.datac(\mem1|mem_reg~2101_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5099_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5099 .lut_mask = 16'hAA72;
defparam \mem1|mem_reg~5099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~5100 (
// Equation(s):
// \mem1|mem_reg~5100_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5099_combout  & ((\mem1|mem_reg~2485_q ))) # (!\mem1|mem_reg~5099_combout  & (!\mem1|mem_reg~2229_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5099_combout ))))

	.dataa(\mem1|mem_reg~2229_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2485_q ),
	.datad(\mem1|mem_reg~5099_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5100_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5100 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~5100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~5103 (
// Equation(s):
// \mem1|mem_reg~5103_combout  = (\addr[7]~1_combout  & ((\addr[5]~6_combout ) # ((\mem1|mem_reg~5100_combout )))) # (!\addr[7]~1_combout  & (!\addr[5]~6_combout  & (\mem1|mem_reg~5102_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5102_combout ),
	.datad(\mem1|mem_reg~5100_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5103_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5103 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~5103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~6631 (
// Equation(s):
// \mem1|mem_reg~6631_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6631_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6631 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \mem1|mem_reg~2741 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6631_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2741 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2741 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N3
dffeas \mem1|mem_reg~2997 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2997 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~6632 (
// Equation(s):
// \mem1|mem_reg~6632_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6632_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6632 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \mem1|mem_reg~2869 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6632_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2869 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2869 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N1
dffeas \mem1|mem_reg~2613 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2613 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~5104 (
// Equation(s):
// \mem1|mem_reg~5104_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~2869_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~2613_q )))))

	.dataa(\mem1|mem_reg~2869_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2613_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5104_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5104 .lut_mask = 16'hDD30;
defparam \mem1|mem_reg~5104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \mem1|mem_reg~5105 (
// Equation(s):
// \mem1|mem_reg~5105_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5104_combout  & ((\mem1|mem_reg~2997_q ))) # (!\mem1|mem_reg~5104_combout  & (!\mem1|mem_reg~2741_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5104_combout ))))

	.dataa(\mem1|mem_reg~2741_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2997_q ),
	.datad(\mem1|mem_reg~5104_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5105_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5105 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~5105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~5106 (
// Equation(s):
// \mem1|mem_reg~5106_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5103_combout  & ((\mem1|mem_reg~5105_combout ))) # (!\mem1|mem_reg~5103_combout  & (\mem1|mem_reg~5098_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~5103_combout ))))

	.dataa(\mem1|mem_reg~5098_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5103_combout ),
	.datad(\mem1|mem_reg~5105_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5106_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5106 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~5106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~6622 (
// Equation(s):
// \mem1|mem_reg~6622_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6622_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6622 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N21
dffeas \mem1|mem_reg~3061 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6622_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3061 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3061 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~6619 (
// Equation(s):
// \mem1|mem_reg~6619_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6619_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6619 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \mem1|mem_reg~2549 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2549 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~6620 (
// Equation(s):
// \mem1|mem_reg~6620_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6620_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6620 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N21
dffeas \mem1|mem_reg~2933 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6620_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2933 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~6621 (
// Equation(s):
// \mem1|mem_reg~6621_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6621_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6621 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N21
dffeas \mem1|mem_reg~2421 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6621_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2421 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~5094 (
// Equation(s):
// \mem1|mem_reg~5094_combout  = (\addr[3]~10_combout  & (((\addr[5]~6_combout )))) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~2933_q )) # (!\addr[5]~6_combout  & ((!\mem1|mem_reg~2421_q )))))

	.dataa(\mem1|mem_reg~2933_q ),
	.datab(\mem1|mem_reg~2421_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5094_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5094 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~5094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~5095 (
// Equation(s):
// \mem1|mem_reg~5095_combout  = (\mem1|mem_reg~5094_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~3061_q ))) # (!\mem1|mem_reg~5094_combout  & (((!\mem1|mem_reg~2549_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3061_q ),
	.datab(\mem1|mem_reg~2549_q ),
	.datac(\mem1|mem_reg~5094_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5095_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5095 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~5095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneive_lcell_comb \mem1|mem_reg~6615 (
// Equation(s):
// \mem1|mem_reg~6615_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6615_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6615 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N21
dffeas \mem1|mem_reg~1013 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6615_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1013 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~6612 (
// Equation(s):
// \mem1|mem_reg~6612_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6612_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6612 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N25
dffeas \mem1|mem_reg~501 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6612_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~501 .is_wysiwyg = "true";
defparam \mem1|mem_reg~501 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~6614 (
// Equation(s):
// \mem1|mem_reg~6614_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6614_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6614 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N7
dffeas \mem1|mem_reg~373 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~373 .is_wysiwyg = "true";
defparam \mem1|mem_reg~373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~6613 (
// Equation(s):
// \mem1|mem_reg~6613_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6613_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6613 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N3
dffeas \mem1|mem_reg~885 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6613_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~885 .is_wysiwyg = "true";
defparam \mem1|mem_reg~885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~5087 (
// Equation(s):
// \mem1|mem_reg~5087_combout  = (\addr[3]~10_combout  & (((\addr[5]~6_combout )))) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~885_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~373_q ))))

	.dataa(\mem1|mem_reg~373_q ),
	.datab(\mem1|mem_reg~885_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5087_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5087 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneive_lcell_comb \mem1|mem_reg~5088 (
// Equation(s):
// \mem1|mem_reg~5088_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5087_combout  & (!\mem1|mem_reg~1013_q )) # (!\mem1|mem_reg~5087_combout  & ((!\mem1|mem_reg~501_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5087_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1013_q ),
	.datac(\mem1|mem_reg~501_q ),
	.datad(\mem1|mem_reg~5087_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5088_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5088 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \mem1|mem_reg~6616 (
// Equation(s):
// \mem1|mem_reg~6616_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6616_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6616 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \mem1|mem_reg~245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6616_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~245 .is_wysiwyg = "true";
defparam \mem1|mem_reg~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneive_lcell_comb \mem1|mem_reg~6618 (
// Equation(s):
// \mem1|mem_reg~6618_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6618_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6618 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \mem1|mem_reg~757 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6618_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~757 .is_wysiwyg = "true";
defparam \mem1|mem_reg~757 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~6617 (
// Equation(s):
// \mem1|mem_reg~6617_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6617_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6617 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N17
dffeas \mem1|mem_reg~629 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6617_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~629 .is_wysiwyg = "true";
defparam \mem1|mem_reg~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N21
dffeas \mem1|mem_reg~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~117 .is_wysiwyg = "true";
defparam \mem1|mem_reg~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cycloneive_lcell_comb \mem1|mem_reg~5091 (
// Equation(s):
// \mem1|mem_reg~5091_combout  = (\addr[3]~10_combout  & (((\addr[5]~6_combout )))) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~629_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~117_q )))))

	.dataa(\mem1|mem_reg~629_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~117_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5091_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5091 .lut_mask = 16'hDD30;
defparam \mem1|mem_reg~5091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~5092 (
// Equation(s):
// \mem1|mem_reg~5092_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5091_combout  & ((!\mem1|mem_reg~757_q ))) # (!\mem1|mem_reg~5091_combout  & (!\mem1|mem_reg~245_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5091_combout ))))

	.dataa(\mem1|mem_reg~245_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~757_q ),
	.datad(\mem1|mem_reg~5091_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5092_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5092 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~2293feeder (
// Equation(s):
// \mem1|mem_reg~2293feeder_combout  = \dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2293feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N21
dffeas \mem1|mem_reg~2293 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2293 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2293 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N31
dffeas \mem1|mem_reg~2805 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2805 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~2677feeder (
// Equation(s):
// \mem1|mem_reg~2677feeder_combout  = \dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2677feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2677feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2677feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N25
dffeas \mem1|mem_reg~2677 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2677 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2677 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N27
dffeas \mem1|mem_reg~2165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2165 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~5089 (
// Equation(s):
// \mem1|mem_reg~5089_combout  = (\addr[3]~10_combout  & (((\addr[5]~6_combout )))) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2677_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2165_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2677_q ),
	.datac(\mem1|mem_reg~2165_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5089_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5089 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~5089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~5090 (
// Equation(s):
// \mem1|mem_reg~5090_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5089_combout  & ((\mem1|mem_reg~2805_q ))) # (!\mem1|mem_reg~5089_combout  & (\mem1|mem_reg~2293_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5089_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2293_q ),
	.datac(\mem1|mem_reg~2805_q ),
	.datad(\mem1|mem_reg~5089_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5090_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5090 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cycloneive_lcell_comb \mem1|mem_reg~5093 (
// Equation(s):
// \mem1|mem_reg~5093_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout ) # (\mem1|mem_reg~5090_combout )))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~5092_combout  & (!\addr[4]~4_combout )))

	.dataa(\mem1|mem_reg~5092_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5090_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5093_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5093 .lut_mask = 16'hCEC2;
defparam \mem1|mem_reg~5093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cycloneive_lcell_comb \mem1|mem_reg~5096 (
// Equation(s):
// \mem1|mem_reg~5096_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5093_combout  & (\mem1|mem_reg~5095_combout )) # (!\mem1|mem_reg~5093_combout  & ((\mem1|mem_reg~5088_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5093_combout ))))

	.dataa(\mem1|mem_reg~5095_combout ),
	.datab(\mem1|mem_reg~5088_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5093_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5096_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5096 .lut_mask = 16'hAFC0;
defparam \mem1|mem_reg~5096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~5107 (
// Equation(s):
// \mem1|mem_reg~5107_combout  = (\addr[2]~12_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~5096_combout )))) # (!\addr[2]~12_combout  & (!\addr[6]~8_combout  & (\mem1|mem_reg~5106_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5106_combout ),
	.datad(\mem1|mem_reg~5096_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5107_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5107 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~5107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~5118 (
// Equation(s):
// \mem1|mem_reg~5118_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5107_combout  & (\mem1|mem_reg~5117_combout )) # (!\mem1|mem_reg~5107_combout  & ((\mem1|mem_reg~5086_combout ))))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~5107_combout ))))

	.dataa(\mem1|mem_reg~5117_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5086_combout ),
	.datad(\mem1|mem_reg~5107_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5118_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5118 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~6465 (
// Equation(s):
// \mem1|mem_reg~6465_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6465_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6465 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N1
dffeas \mem1|mem_reg~1509 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6465_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1509 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1509 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cycloneive_lcell_comb \mem1|mem_reg~6462 (
// Equation(s):
// \mem1|mem_reg~6462_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6462_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6462 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N11
dffeas \mem1|mem_reg~1445 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6462_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1445 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~6464 (
// Equation(s):
// \mem1|mem_reg~6464_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6464_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6464 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N11
dffeas \mem1|mem_reg~1317 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6464_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1317 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~6463 (
// Equation(s):
// \mem1|mem_reg~6463_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6463_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6463 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N25
dffeas \mem1|mem_reg~1381 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6463_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1381 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~4950 (
// Equation(s):
// \mem1|mem_reg~4950_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~1381_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~1317_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1317_q ),
	.datab(\mem1|mem_reg~1381_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4950_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4950 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneive_lcell_comb \mem1|mem_reg~4951 (
// Equation(s):
// \mem1|mem_reg~4951_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4950_combout  & (!\mem1|mem_reg~1509_q )) # (!\mem1|mem_reg~4950_combout  & ((!\mem1|mem_reg~1445_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4950_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1509_q ),
	.datac(\mem1|mem_reg~1445_q ),
	.datad(\mem1|mem_reg~4950_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4951_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4951 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~4951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~6473 (
// Equation(s):
// \mem1|mem_reg~6473_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6473_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6473 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N15
dffeas \mem1|mem_reg~3557 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6473_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3557 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3557 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \mem1|mem_reg~3493 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3493 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3493 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~6472 (
// Equation(s):
// \mem1|mem_reg~6472_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6472_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6472 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \mem1|mem_reg~3365 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6472_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3365 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3365 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N29
dffeas \mem1|mem_reg~3429 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3429 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~4957 (
// Equation(s):
// \mem1|mem_reg~4957_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~3429_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3365_q ))))

	.dataa(\mem1|mem_reg~3365_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3429_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4957_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4957 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~4957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~4958 (
// Equation(s):
// \mem1|mem_reg~4958_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4957_combout  & (!\mem1|mem_reg~3557_q )) # (!\mem1|mem_reg~4957_combout  & ((\mem1|mem_reg~3493_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4957_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3557_q ),
	.datac(\mem1|mem_reg~3493_q ),
	.datad(\mem1|mem_reg~4957_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4958_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4958 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~6468 (
// Equation(s):
// \mem1|mem_reg~6468_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6468_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6468 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N1
dffeas \mem1|mem_reg~421 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6468_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~421 .is_wysiwyg = "true";
defparam \mem1|mem_reg~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~6471 (
// Equation(s):
// \mem1|mem_reg~6471_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6471_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6471 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \mem1|mem_reg~485 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6471_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~485 .is_wysiwyg = "true";
defparam \mem1|mem_reg~485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N22
cycloneive_lcell_comb \mem1|mem_reg~6470 (
// Equation(s):
// \mem1|mem_reg~6470_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6470_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6470 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N23
dffeas \mem1|mem_reg~293 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6470_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~293 .is_wysiwyg = "true";
defparam \mem1|mem_reg~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N20
cycloneive_lcell_comb \mem1|mem_reg~6469 (
// Equation(s):
// \mem1|mem_reg~6469_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6469_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6469 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N21
dffeas \mem1|mem_reg~357 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6469_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~357 .is_wysiwyg = "true";
defparam \mem1|mem_reg~357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cycloneive_lcell_comb \mem1|mem_reg~4954 (
// Equation(s):
// \mem1|mem_reg~4954_combout  = (\addr[3]~10_combout  & (\addr[2]~12_combout )) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~357_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~293_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~293_q ),
	.datad(\mem1|mem_reg~357_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4954_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4954 .lut_mask = 16'h89CD;
defparam \mem1|mem_reg~4954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cycloneive_lcell_comb \mem1|mem_reg~4955 (
// Equation(s):
// \mem1|mem_reg~4955_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4954_combout  & ((!\mem1|mem_reg~485_q ))) # (!\mem1|mem_reg~4954_combout  & (!\mem1|mem_reg~421_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4954_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~421_q ),
	.datac(\mem1|mem_reg~485_q ),
	.datad(\mem1|mem_reg~4954_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4955_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4955 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~6467 (
// Equation(s):
// \mem1|mem_reg~6467_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6467_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6467 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N19
dffeas \mem1|mem_reg~2533 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6467_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5650_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2533 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2533 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N21
dffeas \mem1|mem_reg~2405 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2405 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N14
cycloneive_lcell_comb \mem1|mem_reg~6466 (
// Equation(s):
// \mem1|mem_reg~6466_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6466_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6466 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N15
dffeas \mem1|mem_reg~2341 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6466_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2341 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~4952 (
// Equation(s):
// \mem1|mem_reg~4952_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((\mem1|mem_reg~2405_q )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & ((!\mem1|mem_reg~2341_q ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2405_q ),
	.datad(\mem1|mem_reg~2341_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4952_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4952 .lut_mask = 16'hA8B9;
defparam \mem1|mem_reg~4952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \mem1|mem_reg~2469 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2469 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~4953 (
// Equation(s):
// \mem1|mem_reg~4953_combout  = (\mem1|mem_reg~4952_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~2533_q ))) # (!\mem1|mem_reg~4952_combout  & (((\mem1|mem_reg~2469_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~2533_q ),
	.datab(\mem1|mem_reg~4952_combout ),
	.datac(\mem1|mem_reg~2469_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4953_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4953 .lut_mask = 16'h74CC;
defparam \mem1|mem_reg~4953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cycloneive_lcell_comb \mem1|mem_reg~4956 (
// Equation(s):
// \mem1|mem_reg~4956_combout  = (\addr[7]~1_combout  & (((\addr[6]~8_combout ) # (\mem1|mem_reg~4953_combout )))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4955_combout  & (!\addr[6]~8_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4955_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4953_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4956_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4956 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cycloneive_lcell_comb \mem1|mem_reg~4959 (
// Equation(s):
// \mem1|mem_reg~4959_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4956_combout  & ((\mem1|mem_reg~4958_combout ))) # (!\mem1|mem_reg~4956_combout  & (\mem1|mem_reg~4951_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4956_combout ))))

	.dataa(\mem1|mem_reg~4951_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4958_combout ),
	.datad(\mem1|mem_reg~4956_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4959_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4959 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N4
cycloneive_lcell_comb \mem1|mem_reg~6497 (
// Equation(s):
// \mem1|mem_reg~6497_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6497_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6497 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N5
dffeas \mem1|mem_reg~1893 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6497_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1893 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1893 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N14
cycloneive_lcell_comb \mem1|mem_reg~6498 (
// Equation(s):
// \mem1|mem_reg~6498_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6498_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6498 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N15
dffeas \mem1|mem_reg~1829 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6498_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1829 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1829 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~4981 (
// Equation(s):
// \mem1|mem_reg~4981_combout  = (\addr[3]~10_combout  & (\addr[2]~12_combout )) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~1893_q )) # (!\addr[2]~12_combout  & ((!\mem1|mem_reg~1829_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1893_q ),
	.datad(\mem1|mem_reg~1829_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4981_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4981 .lut_mask = 16'h8C9D;
defparam \mem1|mem_reg~4981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~6496 (
// Equation(s):
// \mem1|mem_reg~6496_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6496_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6496 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N3
dffeas \mem1|mem_reg~1957 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6496_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1957 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N16
cycloneive_lcell_comb \mem1|mem_reg~6499 (
// Equation(s):
// \mem1|mem_reg~6499_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6499_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6499 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N17
dffeas \mem1|mem_reg~2021 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6499_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2021 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~4982 (
// Equation(s):
// \mem1|mem_reg~4982_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4981_combout  & ((!\mem1|mem_reg~2021_q ))) # (!\mem1|mem_reg~4981_combout  & (!\mem1|mem_reg~1957_q )))) # (!\addr[3]~10_combout  & (\mem1|mem_reg~4981_combout ))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4981_combout ),
	.datac(\mem1|mem_reg~1957_q ),
	.datad(\mem1|mem_reg~2021_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4982_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4982 .lut_mask = 16'h46CE;
defparam \mem1|mem_reg~4982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~6507 (
// Equation(s):
// \mem1|mem_reg~6507_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6507_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6507 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N3
dffeas \mem1|mem_reg~4069 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6507_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4069 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4069 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N29
dffeas \mem1|mem_reg~4005 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4005 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4005 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N31
dffeas \mem1|mem_reg~3941 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3941 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~6506 (
// Equation(s):
// \mem1|mem_reg~6506_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6506_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6506 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \mem1|mem_reg~3877 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6506_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3877 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~4988 (
// Equation(s):
// \mem1|mem_reg~4988_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((\mem1|mem_reg~3941_q )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & ((!\mem1|mem_reg~3877_q ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3941_q ),
	.datad(\mem1|mem_reg~3877_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4988_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4988 .lut_mask = 16'hA8B9;
defparam \mem1|mem_reg~4988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~4989 (
// Equation(s):
// \mem1|mem_reg~4989_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4988_combout  & (!\mem1|mem_reg~4069_q )) # (!\mem1|mem_reg~4988_combout  & ((\mem1|mem_reg~4005_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4988_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4069_q ),
	.datac(\mem1|mem_reg~4005_q ),
	.datad(\mem1|mem_reg~4988_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4989_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4989 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneive_lcell_comb \mem1|mem_reg~6501 (
// Equation(s):
// \mem1|mem_reg~6501_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6501_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6501 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N17
dffeas \mem1|mem_reg~3045 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6501_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3045 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3045 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \mem1|mem_reg~2981 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2981 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~6500 (
// Equation(s):
// \mem1|mem_reg~6500_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6500_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6500 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N27
dffeas \mem1|mem_reg~2853 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6500_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2853 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2853 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N25
dffeas \mem1|mem_reg~2917 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2917 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~4983 (
// Equation(s):
// \mem1|mem_reg~4983_combout  = (\addr[2]~12_combout  & (((\mem1|mem_reg~2917_q ) # (\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~2853_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~2853_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2917_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4983_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4983 .lut_mask = 16'hCCD1;
defparam \mem1|mem_reg~4983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~4984 (
// Equation(s):
// \mem1|mem_reg~4984_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4983_combout  & (!\mem1|mem_reg~3045_q )) # (!\mem1|mem_reg~4983_combout  & ((\mem1|mem_reg~2981_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4983_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3045_q ),
	.datac(\mem1|mem_reg~2981_q ),
	.datad(\mem1|mem_reg~4983_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4984_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4984 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~6503 (
// Equation(s):
// \mem1|mem_reg~6503_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6503_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6503 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N11
dffeas \mem1|mem_reg~869 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6503_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~869 .is_wysiwyg = "true";
defparam \mem1|mem_reg~869 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~6504 (
// Equation(s):
// \mem1|mem_reg~6504_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6504_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6504 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \mem1|mem_reg~805 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6504_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~805 .is_wysiwyg = "true";
defparam \mem1|mem_reg~805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~4985 (
// Equation(s):
// \mem1|mem_reg~4985_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~869_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~805_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~869_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~805_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4985_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4985 .lut_mask = 16'hCC47;
defparam \mem1|mem_reg~4985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneive_lcell_comb \mem1|mem_reg~6505 (
// Equation(s):
// \mem1|mem_reg~6505_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6505_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6505 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N31
dffeas \mem1|mem_reg~997 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6505_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~997 .is_wysiwyg = "true";
defparam \mem1|mem_reg~997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneive_lcell_comb \mem1|mem_reg~6502 (
// Equation(s):
// \mem1|mem_reg~6502_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6502_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6502 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \mem1|mem_reg~933 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6502_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~933 .is_wysiwyg = "true";
defparam \mem1|mem_reg~933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~4986 (
// Equation(s):
// \mem1|mem_reg~4986_combout  = (\mem1|mem_reg~4985_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~997_q ))) # (!\mem1|mem_reg~4985_combout  & (((!\mem1|mem_reg~933_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~4985_combout ),
	.datab(\mem1|mem_reg~997_q ),
	.datac(\mem1|mem_reg~933_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4986_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4986 .lut_mask = 16'h27AA;
defparam \mem1|mem_reg~4986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneive_lcell_comb \mem1|mem_reg~4987 (
// Equation(s):
// \mem1|mem_reg~4987_combout  = (\addr[6]~8_combout  & (((\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~4984_combout )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~4986_combout )))))

	.dataa(\mem1|mem_reg~4984_combout ),
	.datab(\mem1|mem_reg~4986_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4987_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4987 .lut_mask = 16'hFA0C;
defparam \mem1|mem_reg~4987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~4990 (
// Equation(s):
// \mem1|mem_reg~4990_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4987_combout  & ((\mem1|mem_reg~4989_combout ))) # (!\mem1|mem_reg~4987_combout  & (\mem1|mem_reg~4982_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4987_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4982_combout ),
	.datac(\mem1|mem_reg~4989_combout ),
	.datad(\mem1|mem_reg~4987_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4990_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4990 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~6479 (
// Equation(s):
// \mem1|mem_reg~6479_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6479_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6479 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N9
dffeas \mem1|mem_reg~2661 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6479_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2661 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2661 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N27
dffeas \mem1|mem_reg~2597 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2597 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~4962 (
// Equation(s):
// \mem1|mem_reg~4962_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~2661_q ))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~2597_q  & !\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2661_q ),
	.datac(\mem1|mem_reg~2597_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4962_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4962 .lut_mask = 16'hAA72;
defparam \mem1|mem_reg~4962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~6478 (
// Equation(s):
// \mem1|mem_reg~6478_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6478_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6478 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \mem1|mem_reg~2725 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6478_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2725 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2725 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \mem1|mem_reg~2789 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2789 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~4963 (
// Equation(s):
// \mem1|mem_reg~4963_combout  = (\mem1|mem_reg~4962_combout  & (((\mem1|mem_reg~2789_q ) # (!\addr[3]~10_combout )))) # (!\mem1|mem_reg~4962_combout  & (!\mem1|mem_reg~2725_q  & ((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~4962_combout ),
	.datab(\mem1|mem_reg~2725_q ),
	.datac(\mem1|mem_reg~2789_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4963_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4963 .lut_mask = 16'hB1AA;
defparam \mem1|mem_reg~4963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneive_lcell_comb \mem1|mem_reg~6481 (
// Equation(s):
// \mem1|mem_reg~6481_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6481_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6481 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N29
dffeas \mem1|mem_reg~613 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6481_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~613 .is_wysiwyg = "true";
defparam \mem1|mem_reg~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~6482 (
// Equation(s):
// \mem1|mem_reg~6482_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6482_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6482 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \mem1|mem_reg~549 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6482_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~549 .is_wysiwyg = "true";
defparam \mem1|mem_reg~549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~4964 (
// Equation(s):
// \mem1|mem_reg~4964_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~613_q ))) # (!\addr[2]~12_combout  & (((!\addr[3]~10_combout  & !\mem1|mem_reg~549_q ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~613_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~549_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4964_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4964 .lut_mask = 16'hA2A7;
defparam \mem1|mem_reg~4964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N22
cycloneive_lcell_comb \mem1|mem_reg~6480 (
// Equation(s):
// \mem1|mem_reg~6480_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6480_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6480 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N23
dffeas \mem1|mem_reg~677 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6480_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~677 .is_wysiwyg = "true";
defparam \mem1|mem_reg~677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N4
cycloneive_lcell_comb \mem1|mem_reg~6483 (
// Equation(s):
// \mem1|mem_reg~6483_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6483_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6483 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N5
dffeas \mem1|mem_reg~741 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6483_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~741 .is_wysiwyg = "true";
defparam \mem1|mem_reg~741 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~4965 (
// Equation(s):
// \mem1|mem_reg~4965_combout  = (\mem1|mem_reg~4964_combout  & (((!\mem1|mem_reg~741_q ) # (!\addr[3]~10_combout )))) # (!\mem1|mem_reg~4964_combout  & (!\mem1|mem_reg~677_q  & (\addr[3]~10_combout )))

	.dataa(\mem1|mem_reg~4964_combout ),
	.datab(\mem1|mem_reg~677_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~741_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4965_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4965 .lut_mask = 16'h1ABA;
defparam \mem1|mem_reg~4965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~4966 (
// Equation(s):
// \mem1|mem_reg~4966_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4963_combout ) # ((\addr[6]~8_combout )))) # (!\addr[7]~1_combout  & (((!\addr[6]~8_combout  & \mem1|mem_reg~4965_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4963_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4965_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4966_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4966 .lut_mask = 16'hADA8;
defparam \mem1|mem_reg~4966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~6477 (
// Equation(s):
// \mem1|mem_reg~6477_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6477_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6477 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N21
dffeas \mem1|mem_reg~1765 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6477_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1765 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~6474 (
// Equation(s):
// \mem1|mem_reg~6474_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6474_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6474 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N3
dffeas \mem1|mem_reg~1701 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6474_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1701 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~6475 (
// Equation(s):
// \mem1|mem_reg~6475_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6475_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6475 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N15
dffeas \mem1|mem_reg~1637 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6475_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1637 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~6476 (
// Equation(s):
// \mem1|mem_reg~6476_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6476_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6476 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \mem1|mem_reg~1573 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6476_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1573 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~4960 (
// Equation(s):
// \mem1|mem_reg~4960_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~1637_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~1573_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1637_q ),
	.datab(\mem1|mem_reg~1573_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4960_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4960 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~4960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~4961 (
// Equation(s):
// \mem1|mem_reg~4961_combout  = (\mem1|mem_reg~4960_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~1765_q ))) # (!\mem1|mem_reg~4960_combout  & (((!\mem1|mem_reg~1701_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1765_q ),
	.datab(\mem1|mem_reg~1701_q ),
	.datac(\mem1|mem_reg~4960_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4961_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4961 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~4961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~6484 (
// Equation(s):
// \mem1|mem_reg~6484_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6484_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6484 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N9
dffeas \mem1|mem_reg~3749 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6484_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3749 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3749 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N19
dffeas \mem1|mem_reg~3813 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3813 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3813 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N1
dffeas \mem1|mem_reg~3621 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3621 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~6485 (
// Equation(s):
// \mem1|mem_reg~6485_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6485_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6485 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N27
dffeas \mem1|mem_reg~3685 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6485_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3685 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~4967 (
// Equation(s):
// \mem1|mem_reg~4967_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((!\mem1|mem_reg~3685_q )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & (\mem1|mem_reg~3621_q )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3621_q ),
	.datad(\mem1|mem_reg~3685_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4967_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4967 .lut_mask = 16'h98BA;
defparam \mem1|mem_reg~4967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~4968 (
// Equation(s):
// \mem1|mem_reg~4968_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4967_combout  & ((\mem1|mem_reg~3813_q ))) # (!\mem1|mem_reg~4967_combout  & (!\mem1|mem_reg~3749_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4967_combout ))))

	.dataa(\mem1|mem_reg~3749_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3813_q ),
	.datad(\mem1|mem_reg~4967_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4968_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4968 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~4968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~4969 (
// Equation(s):
// \mem1|mem_reg~4969_combout  = (\mem1|mem_reg~4966_combout  & (((\mem1|mem_reg~4968_combout )) # (!\addr[6]~8_combout ))) # (!\mem1|mem_reg~4966_combout  & (\addr[6]~8_combout  & (\mem1|mem_reg~4961_combout )))

	.dataa(\mem1|mem_reg~4966_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4961_combout ),
	.datad(\mem1|mem_reg~4968_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4969_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4969 .lut_mask = 16'hEA62;
defparam \mem1|mem_reg~4969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~6486 (
// Equation(s):
// \mem1|mem_reg~6486_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6486_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6486 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N21
dffeas \mem1|mem_reg~1189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6486_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1189 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~6487 (
// Equation(s):
// \mem1|mem_reg~6487_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6487_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6487 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N9
dffeas \mem1|mem_reg~1125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6487_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1125 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneive_lcell_comb \mem1|mem_reg~6488 (
// Equation(s):
// \mem1|mem_reg~6488_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6488_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6488 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N31
dffeas \mem1|mem_reg~1061 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1061 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1061 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~4970 (
// Equation(s):
// \mem1|mem_reg~4970_combout  = (\addr[3]~10_combout  & (\addr[2]~12_combout )) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~1125_q )) # (!\addr[2]~12_combout  & ((!\mem1|mem_reg~1061_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1125_q ),
	.datad(\mem1|mem_reg~1061_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4970_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4970 .lut_mask = 16'h8C9D;
defparam \mem1|mem_reg~4970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~6489 (
// Equation(s):
// \mem1|mem_reg~6489_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6489_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6489 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N19
dffeas \mem1|mem_reg~1253 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6489_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1253 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~4971 (
// Equation(s):
// \mem1|mem_reg~4971_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4970_combout  & ((!\mem1|mem_reg~1253_q ))) # (!\mem1|mem_reg~4970_combout  & (!\mem1|mem_reg~1189_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4970_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1189_q ),
	.datac(\mem1|mem_reg~4970_combout ),
	.datad(\mem1|mem_reg~1253_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4971_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4971 .lut_mask = 16'h52F2;
defparam \mem1|mem_reg~4971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~6495 (
// Equation(s):
// \mem1|mem_reg~6495_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6495_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6495 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N31
dffeas \mem1|mem_reg~3173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6495_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3173 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3173 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \mem1|mem_reg~3109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3109 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~4977 (
// Equation(s):
// \mem1|mem_reg~4977_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~3173_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~3109_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3173_q ),
	.datac(\mem1|mem_reg~3109_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4977_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4977 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~4977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~6494 (
// Equation(s):
// \mem1|mem_reg~6494_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6494_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6494 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N19
dffeas \mem1|mem_reg~3237 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6494_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3237 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3237 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \mem1|mem_reg~3301 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3301 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~4978 (
// Equation(s):
// \mem1|mem_reg~4978_combout  = (\mem1|mem_reg~4977_combout  & (((\mem1|mem_reg~3301_q ) # (!\addr[3]~10_combout )))) # (!\mem1|mem_reg~4977_combout  & (!\mem1|mem_reg~3237_q  & ((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~4977_combout ),
	.datab(\mem1|mem_reg~3237_q ),
	.datac(\mem1|mem_reg~3301_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4978_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4978 .lut_mask = 16'hB1AA;
defparam \mem1|mem_reg~4978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~6493 (
// Equation(s):
// \mem1|mem_reg~6493_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6493_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6493 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \mem1|mem_reg~229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6493_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~229 .is_wysiwyg = "true";
defparam \mem1|mem_reg~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~6492 (
// Equation(s):
// \mem1|mem_reg~6492_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6492_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6492 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \mem1|mem_reg~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6492_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~165 .is_wysiwyg = "true";
defparam \mem1|mem_reg~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~101feeder (
// Equation(s):
// \mem1|mem_reg~101feeder_combout  = \dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~101feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N17
dffeas \mem1|mem_reg~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~101 .is_wysiwyg = "true";
defparam \mem1|mem_reg~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N17
dffeas \mem1|mem_reg~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~37 .is_wysiwyg = "true";
defparam \mem1|mem_reg~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~4974 (
// Equation(s):
// \mem1|mem_reg~4974_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~101_q ) # ((\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~37_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~101_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~37_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4974_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4974 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~4975 (
// Equation(s):
// \mem1|mem_reg~4975_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4974_combout  & (!\mem1|mem_reg~229_q )) # (!\mem1|mem_reg~4974_combout  & ((!\mem1|mem_reg~165_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4974_combout ))))

	.dataa(\mem1|mem_reg~229_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~165_q ),
	.datad(\mem1|mem_reg~4974_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4975_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4975 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneive_lcell_comb \mem1|mem_reg~6490 (
// Equation(s):
// \mem1|mem_reg~6490_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6490_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6490 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N19
dffeas \mem1|mem_reg~2213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6490_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2213 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2213 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N21
dffeas \mem1|mem_reg~2277 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2277 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~6491 (
// Equation(s):
// \mem1|mem_reg~6491_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6491_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6491 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N9
dffeas \mem1|mem_reg~2149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6491_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2149 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2149 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N11
dffeas \mem1|mem_reg~2085 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2085 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2085 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~4972 (
// Equation(s):
// \mem1|mem_reg~4972_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~2149_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~2085_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2149_q ),
	.datac(\mem1|mem_reg~2085_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4972_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4972 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~4972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneive_lcell_comb \mem1|mem_reg~4973 (
// Equation(s):
// \mem1|mem_reg~4973_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4972_combout  & ((\mem1|mem_reg~2277_q ))) # (!\mem1|mem_reg~4972_combout  & (!\mem1|mem_reg~2213_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4972_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2213_q ),
	.datac(\mem1|mem_reg~2277_q ),
	.datad(\mem1|mem_reg~4972_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4973_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4973 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~4973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~4976 (
// Equation(s):
// \mem1|mem_reg~4976_combout  = (\addr[7]~1_combout  & (((\addr[6]~8_combout ) # (\mem1|mem_reg~4973_combout )))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4975_combout  & (!\addr[6]~8_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4975_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4973_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4976_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4976 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~4979 (
// Equation(s):
// \mem1|mem_reg~4979_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4976_combout  & ((\mem1|mem_reg~4978_combout ))) # (!\mem1|mem_reg~4976_combout  & (\mem1|mem_reg~4971_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4976_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4971_combout ),
	.datac(\mem1|mem_reg~4978_combout ),
	.datad(\mem1|mem_reg~4976_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4979_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4979 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~4980 (
// Equation(s):
// \mem1|mem_reg~4980_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4969_combout ) # ((\addr[4]~4_combout )))) # (!\addr[5]~6_combout  & (((!\addr[4]~4_combout  & \mem1|mem_reg~4979_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4969_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4979_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4980_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4980 .lut_mask = 16'hADA8;
defparam \mem1|mem_reg~4980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~4991 (
// Equation(s):
// \mem1|mem_reg~4991_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4980_combout  & ((\mem1|mem_reg~4990_combout ))) # (!\mem1|mem_reg~4980_combout  & (\mem1|mem_reg~4959_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4980_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4959_combout ),
	.datac(\mem1|mem_reg~4990_combout ),
	.datad(\mem1|mem_reg~4980_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4991_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4991 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~6521 (
// Equation(s):
// \mem1|mem_reg~6521_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6521_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6521 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N5
dffeas \mem1|mem_reg~341 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6521_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~341 .is_wysiwyg = "true";
defparam \mem1|mem_reg~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \mem1|mem_reg~2389 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2389 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~5002 (
// Equation(s):
// \mem1|mem_reg~5002_combout  = (\addr[3]~10_combout  & (((\addr[7]~1_combout )))) # (!\addr[3]~10_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~2389_q ))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~341_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~341_q ),
	.datac(\mem1|mem_reg~2389_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5002_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5002 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~5002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~6522 (
// Equation(s):
// \mem1|mem_reg~6522_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6522_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6522 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \mem1|mem_reg~2517 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6522_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2517 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~6520 (
// Equation(s):
// \mem1|mem_reg~6520_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6520_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6520 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \mem1|mem_reg~469 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6520_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~469 .is_wysiwyg = "true";
defparam \mem1|mem_reg~469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~5003 (
// Equation(s):
// \mem1|mem_reg~5003_combout  = (\mem1|mem_reg~5002_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~2517_q ))) # (!\mem1|mem_reg~5002_combout  & (((!\mem1|mem_reg~469_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~5002_combout ),
	.datab(\mem1|mem_reg~2517_q ),
	.datac(\mem1|mem_reg~469_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5003_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5003 .lut_mask = 16'h27AA;
defparam \mem1|mem_reg~5003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~6523 (
// Equation(s):
// \mem1|mem_reg~6523_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6523_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6523 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N15
dffeas \mem1|mem_reg~725 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6523_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~725 .is_wysiwyg = "true";
defparam \mem1|mem_reg~725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~6524 (
// Equation(s):
// \mem1|mem_reg~6524_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6524_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6524 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N11
dffeas \mem1|mem_reg~597 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~597 .is_wysiwyg = "true";
defparam \mem1|mem_reg~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~6525 (
// Equation(s):
// \mem1|mem_reg~6525_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6525_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6525 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N13
dffeas \mem1|mem_reg~2645 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6525_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2645 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2645 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N27
dffeas \mem1|mem_reg~2773 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2773 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~5004 (
// Equation(s):
// \mem1|mem_reg~5004_combout  = (\addr[7]~1_combout  & ((\addr[3]~10_combout  & ((\mem1|mem_reg~2773_q ))) # (!\addr[3]~10_combout  & (!\mem1|mem_reg~2645_q )))) # (!\addr[7]~1_combout  & (((\addr[3]~10_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~2645_q ),
	.datac(\mem1|mem_reg~2773_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5004_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5004 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~5005 (
// Equation(s):
// \mem1|mem_reg~5005_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~5004_combout )))) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~5004_combout  & (!\mem1|mem_reg~725_q )) # (!\mem1|mem_reg~5004_combout  & ((!\mem1|mem_reg~597_q )))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~725_q ),
	.datac(\mem1|mem_reg~597_q ),
	.datad(\mem1|mem_reg~5004_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5005_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5005 .lut_mask = 16'hBB05;
defparam \mem1|mem_reg~5005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \mem1|mem_reg~6526 (
// Equation(s):
// \mem1|mem_reg~6526_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6526_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6526 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \mem1|mem_reg~213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6526_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~213 .is_wysiwyg = "true";
defparam \mem1|mem_reg~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~6527 (
// Equation(s):
// \mem1|mem_reg~6527_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6527_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6527 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \mem1|mem_reg~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6527_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~85 .is_wysiwyg = "true";
defparam \mem1|mem_reg~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~6528 (
// Equation(s):
// \mem1|mem_reg~6528_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6528_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6528 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \mem1|mem_reg~2133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6528_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2133 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2133 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \mem1|mem_reg~2261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2261 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~5006 (
// Equation(s):
// \mem1|mem_reg~5006_combout  = (\addr[7]~1_combout  & ((\addr[3]~10_combout  & ((\mem1|mem_reg~2261_q ))) # (!\addr[3]~10_combout  & (!\mem1|mem_reg~2133_q )))) # (!\addr[7]~1_combout  & (((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~2133_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~2261_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5006_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5006 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~5006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~5007 (
// Equation(s):
// \mem1|mem_reg~5007_combout  = (\mem1|mem_reg~5006_combout  & (((\addr[7]~1_combout )) # (!\mem1|mem_reg~213_q ))) # (!\mem1|mem_reg~5006_combout  & (((!\mem1|mem_reg~85_q  & !\addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~213_q ),
	.datab(\mem1|mem_reg~85_q ),
	.datac(\mem1|mem_reg~5006_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5007_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5007 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~5008 (
// Equation(s):
// \mem1|mem_reg~5008_combout  = (\addr[4]~4_combout  & (((\addr[5]~6_combout )))) # (!\addr[4]~4_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~5005_combout )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~5007_combout )))))

	.dataa(\mem1|mem_reg~5005_combout ),
	.datab(\mem1|mem_reg~5007_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5008_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5008 .lut_mask = 16'hFA0C;
defparam \mem1|mem_reg~5008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~6531 (
// Equation(s):
// \mem1|mem_reg~6531_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6531_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6531 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N5
dffeas \mem1|mem_reg~3029 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6531_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3029 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3029 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~6530 (
// Equation(s):
// \mem1|mem_reg~6530_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6530_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6530 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N21
dffeas \mem1|mem_reg~853 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6530_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~853 .is_wysiwyg = "true";
defparam \mem1|mem_reg~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N3
dffeas \mem1|mem_reg~2901 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2901 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~5009 (
// Equation(s):
// \mem1|mem_reg~5009_combout  = (\addr[3]~10_combout  & (((\addr[7]~1_combout )))) # (!\addr[3]~10_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~2901_q ))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~853_q ))))

	.dataa(\mem1|mem_reg~853_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2901_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5009_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5009 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~5009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~6529 (
// Equation(s):
// \mem1|mem_reg~6529_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6529_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6529 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N25
dffeas \mem1|mem_reg~981 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6529_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~981 .is_wysiwyg = "true";
defparam \mem1|mem_reg~981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneive_lcell_comb \mem1|mem_reg~5010 (
// Equation(s):
// \mem1|mem_reg~5010_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5009_combout  & (!\mem1|mem_reg~3029_q )) # (!\mem1|mem_reg~5009_combout  & ((!\mem1|mem_reg~981_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5009_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3029_q ),
	.datac(\mem1|mem_reg~5009_combout ),
	.datad(\mem1|mem_reg~981_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5010_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5010 .lut_mask = 16'h707A;
defparam \mem1|mem_reg~5010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~5011 (
// Equation(s):
// \mem1|mem_reg~5011_combout  = (\mem1|mem_reg~5008_combout  & (((\mem1|mem_reg~5010_combout ) # (!\addr[4]~4_combout )))) # (!\mem1|mem_reg~5008_combout  & (\mem1|mem_reg~5003_combout  & (\addr[4]~4_combout )))

	.dataa(\mem1|mem_reg~5003_combout ),
	.datab(\mem1|mem_reg~5008_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5010_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5011_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5011 .lut_mask = 16'hEC2C;
defparam \mem1|mem_reg~5011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~6539 (
// Equation(s):
// \mem1|mem_reg~6539_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6539_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6539 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \mem1|mem_reg~917 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6539_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~917 .is_wysiwyg = "true";
defparam \mem1|mem_reg~917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~6542 (
// Equation(s):
// \mem1|mem_reg~6542_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6542_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6542 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \mem1|mem_reg~2965 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6542_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2965 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~6541 (
// Equation(s):
// \mem1|mem_reg~6541_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6541_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6541 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N11
dffeas \mem1|mem_reg~789 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6541_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~789 .is_wysiwyg = "true";
defparam \mem1|mem_reg~789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~6540 (
// Equation(s):
// \mem1|mem_reg~6540_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6540_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6540 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \mem1|mem_reg~2837 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6540_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2837 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2837 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~5019 (
// Equation(s):
// \mem1|mem_reg~5019_combout  = (\addr[7]~1_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~2837_q )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~789_q  & (!\addr[3]~10_combout )))

	.dataa(\mem1|mem_reg~789_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~2837_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5019_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5019 .lut_mask = 16'hC1CD;
defparam \mem1|mem_reg~5019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~5020 (
// Equation(s):
// \mem1|mem_reg~5020_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5019_combout  & ((!\mem1|mem_reg~2965_q ))) # (!\mem1|mem_reg~5019_combout  & (!\mem1|mem_reg~917_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5019_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~917_q ),
	.datac(\mem1|mem_reg~2965_q ),
	.datad(\mem1|mem_reg~5019_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5020_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5020 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~5020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneive_lcell_comb \mem1|mem_reg~6535 (
// Equation(s):
// \mem1|mem_reg~6535_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6535_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6535 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N9
dffeas \mem1|mem_reg~2453 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6535_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2453 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~6534 (
// Equation(s):
// \mem1|mem_reg~6534_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6534_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6534 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \mem1|mem_reg~277 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6534_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~277 .is_wysiwyg = "true";
defparam \mem1|mem_reg~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~6533 (
// Equation(s):
// \mem1|mem_reg~6533_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6533_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6533 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \mem1|mem_reg~2325 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6533_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2325 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~5012 (
// Equation(s):
// \mem1|mem_reg~5012_combout  = (\addr[7]~1_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~2325_q )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~277_q  & (!\addr[3]~10_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~277_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~2325_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5012_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5012 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~5012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~6532 (
// Equation(s):
// \mem1|mem_reg~6532_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6532_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6532 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N9
dffeas \mem1|mem_reg~405 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6532_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~405 .is_wysiwyg = "true";
defparam \mem1|mem_reg~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~5013 (
// Equation(s):
// \mem1|mem_reg~5013_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5012_combout  & (!\mem1|mem_reg~2453_q )) # (!\mem1|mem_reg~5012_combout  & ((!\mem1|mem_reg~405_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5012_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2453_q ),
	.datac(\mem1|mem_reg~5012_combout ),
	.datad(\mem1|mem_reg~405_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5013_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5013 .lut_mask = 16'h707A;
defparam \mem1|mem_reg~5013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~6538 (
// Equation(s):
// \mem1|mem_reg~6538_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6538_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6538 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N13
dffeas \mem1|mem_reg~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6538_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~21 .is_wysiwyg = "true";
defparam \mem1|mem_reg~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \mem1|mem_reg~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~149 .is_wysiwyg = "true";
defparam \mem1|mem_reg~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~2197feeder (
// Equation(s):
// \mem1|mem_reg~2197feeder_combout  = \dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2197feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2197feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2197feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N13
dffeas \mem1|mem_reg~2197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2197 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2197 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \mem1|mem_reg~2069 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2069 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2069 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~5016 (
// Equation(s):
// \mem1|mem_reg~5016_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~2197_q ) # ((!\addr[7]~1_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~2069_q  & \addr[7]~1_combout ))))

	.dataa(\mem1|mem_reg~2197_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2069_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5016_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5016 .lut_mask = 16'hB8CC;
defparam \mem1|mem_reg~5016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~5017 (
// Equation(s):
// \mem1|mem_reg~5017_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~5016_combout )))) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~5016_combout  & ((\mem1|mem_reg~149_q ))) # (!\mem1|mem_reg~5016_combout  & (!\mem1|mem_reg~21_q ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~21_q ),
	.datac(\mem1|mem_reg~149_q ),
	.datad(\mem1|mem_reg~5016_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5017_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5017 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~5017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~6536 (
// Equation(s):
// \mem1|mem_reg~6536_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6536_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6536 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \mem1|mem_reg~661 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6536_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~661 .is_wysiwyg = "true";
defparam \mem1|mem_reg~661 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \mem1|mem_reg~2709 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2709 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~6537 (
// Equation(s):
// \mem1|mem_reg~6537_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6537_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6537 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N21
dffeas \mem1|mem_reg~533 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6537_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~533 .is_wysiwyg = "true";
defparam \mem1|mem_reg~533 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N27
dffeas \mem1|mem_reg~2581 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2581 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \mem1|mem_reg~5014 (
// Equation(s):
// \mem1|mem_reg~5014_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~2581_q ) # (\addr[3]~10_combout )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~533_q  & ((!\addr[3]~10_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~533_q ),
	.datac(\mem1|mem_reg~2581_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5014_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5014 .lut_mask = 16'hAAB1;
defparam \mem1|mem_reg~5014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~5015 (
// Equation(s):
// \mem1|mem_reg~5015_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5014_combout  & ((\mem1|mem_reg~2709_q ))) # (!\mem1|mem_reg~5014_combout  & (!\mem1|mem_reg~661_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5014_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~661_q ),
	.datac(\mem1|mem_reg~2709_q ),
	.datad(\mem1|mem_reg~5014_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5015_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5015 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~5018 (
// Equation(s):
// \mem1|mem_reg~5018_combout  = (\addr[4]~4_combout  & (((\addr[5]~6_combout )))) # (!\addr[4]~4_combout  & ((\addr[5]~6_combout  & ((\mem1|mem_reg~5015_combout ))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5017_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5017_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5015_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5018_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5018 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~5021 (
// Equation(s):
// \mem1|mem_reg~5021_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5018_combout  & (\mem1|mem_reg~5020_combout )) # (!\mem1|mem_reg~5018_combout  & ((\mem1|mem_reg~5013_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5018_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5020_combout ),
	.datac(\mem1|mem_reg~5013_combout ),
	.datad(\mem1|mem_reg~5018_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5021_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5021 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~5022 (
// Equation(s):
// \mem1|mem_reg~5022_combout  = (\addr[2]~12_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~5011_combout )))) # (!\addr[2]~12_combout  & (!\addr[6]~8_combout  & ((\mem1|mem_reg~5021_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~5011_combout ),
	.datad(\mem1|mem_reg~5021_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5022_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5022 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~5022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N10
cycloneive_lcell_comb \mem1|mem_reg~6543 (
// Equation(s):
// \mem1|mem_reg~6543_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6543_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6543 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N11
dffeas \mem1|mem_reg~1493 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6543_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1493 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1493 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~6545 (
// Equation(s):
// \mem1|mem_reg~6545_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6545_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6545 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N19
dffeas \mem1|mem_reg~3541 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6545_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3541 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~6544 (
// Equation(s):
// \mem1|mem_reg~6544_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6544_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6544 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N23
dffeas \mem1|mem_reg~1365 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6544_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1365 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1365 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N17
dffeas \mem1|mem_reg~3413 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3413 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~5023 (
// Equation(s):
// \mem1|mem_reg~5023_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~3413_q ) # (\addr[3]~10_combout )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~1365_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1365_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~3413_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5023_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5023 .lut_mask = 16'hCCD1;
defparam \mem1|mem_reg~5023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~5024 (
// Equation(s):
// \mem1|mem_reg~5024_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5023_combout  & ((!\mem1|mem_reg~3541_q ))) # (!\mem1|mem_reg~5023_combout  & (!\mem1|mem_reg~1493_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5023_combout ))))

	.dataa(\mem1|mem_reg~1493_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3541_q ),
	.datad(\mem1|mem_reg~5023_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5024_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5024 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N16
cycloneive_lcell_comb \mem1|mem_reg~6552 (
// Equation(s):
// \mem1|mem_reg~6552_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6552_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6552 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N17
dffeas \mem1|mem_reg~2005 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6552_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2005 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2005 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~6554 (
// Equation(s):
// \mem1|mem_reg~6554_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6554_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6554 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \mem1|mem_reg~4053 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6554_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4053 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4053 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~6553 (
// Equation(s):
// \mem1|mem_reg~6553_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6553_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6553 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N1
dffeas \mem1|mem_reg~1877 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6553_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1877 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1877 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N7
dffeas \mem1|mem_reg~3925 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3925 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~5030 (
// Equation(s):
// \mem1|mem_reg~5030_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~3925_q ) # (\addr[3]~10_combout )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~1877_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1877_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~3925_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5030_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5030 .lut_mask = 16'hCCD1;
defparam \mem1|mem_reg~5030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~5031 (
// Equation(s):
// \mem1|mem_reg~5031_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5030_combout  & ((!\mem1|mem_reg~4053_q ))) # (!\mem1|mem_reg~5030_combout  & (!\mem1|mem_reg~2005_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5030_combout ))))

	.dataa(\mem1|mem_reg~2005_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4053_q ),
	.datad(\mem1|mem_reg~5030_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5031_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5031 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~5031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~6546 (
// Equation(s):
// \mem1|mem_reg~6546_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6546_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6546 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N15
dffeas \mem1|mem_reg~1749 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1749 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1749 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N25
dffeas \mem1|mem_reg~3797 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3797 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneive_lcell_comb \mem1|mem_reg~6547 (
// Equation(s):
// \mem1|mem_reg~6547_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6547_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6547 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N17
dffeas \mem1|mem_reg~3669 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6547_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3669 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3669 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~6548 (
// Equation(s):
// \mem1|mem_reg~6548_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6548_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6548 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N27
dffeas \mem1|mem_reg~1621 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6548_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1621 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~5025 (
// Equation(s):
// \mem1|mem_reg~5025_combout  = (\addr[7]~1_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3669_q ))) # (!\addr[7]~1_combout  & (((!\mem1|mem_reg~1621_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3669_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~1621_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5025_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5025 .lut_mask = 16'hCC47;
defparam \mem1|mem_reg~5025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneive_lcell_comb \mem1|mem_reg~5026 (
// Equation(s):
// \mem1|mem_reg~5026_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5025_combout  & ((\mem1|mem_reg~3797_q ))) # (!\mem1|mem_reg~5025_combout  & (!\mem1|mem_reg~1749_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5025_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1749_q ),
	.datac(\mem1|mem_reg~3797_q ),
	.datad(\mem1|mem_reg~5025_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5026_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5026 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~6549 (
// Equation(s):
// \mem1|mem_reg~6549_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6549_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6549 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \mem1|mem_reg~1237 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1237 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1237 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N3
dffeas \mem1|mem_reg~3285 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3285 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~6551 (
// Equation(s):
// \mem1|mem_reg~6551_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6551_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6551 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N13
dffeas \mem1|mem_reg~1109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1109 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~6550 (
// Equation(s):
// \mem1|mem_reg~6550_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6550_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6550 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N9
dffeas \mem1|mem_reg~3157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6550_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3157 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~5027 (
// Equation(s):
// \mem1|mem_reg~5027_combout  = (\addr[3]~10_combout  & (((\addr[7]~1_combout )))) # (!\addr[3]~10_combout  & ((\addr[7]~1_combout  & ((!\mem1|mem_reg~3157_q ))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~1109_q ))))

	.dataa(\mem1|mem_reg~1109_q ),
	.datab(\mem1|mem_reg~3157_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5027_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5027 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~5028 (
// Equation(s):
// \mem1|mem_reg~5028_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5027_combout  & ((\mem1|mem_reg~3285_q ))) # (!\mem1|mem_reg~5027_combout  & (!\mem1|mem_reg~1237_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5027_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1237_q ),
	.datac(\mem1|mem_reg~3285_q ),
	.datad(\mem1|mem_reg~5027_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5028_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5028 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~5029 (
// Equation(s):
// \mem1|mem_reg~5029_combout  = (\addr[5]~6_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~5026_combout )))) # (!\addr[5]~6_combout  & (!\addr[4]~4_combout  & ((\mem1|mem_reg~5028_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5026_combout ),
	.datad(\mem1|mem_reg~5028_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5029_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5029 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~5029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~5032 (
// Equation(s):
// \mem1|mem_reg~5032_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5029_combout  & ((\mem1|mem_reg~5031_combout ))) # (!\mem1|mem_reg~5029_combout  & (\mem1|mem_reg~5024_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5029_combout ))))

	.dataa(\mem1|mem_reg~5024_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5031_combout ),
	.datad(\mem1|mem_reg~5029_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5032_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5032 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~6516 (
// Equation(s):
// \mem1|mem_reg~6516_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6516_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6516 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N23
dffeas \mem1|mem_reg~3477 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6516_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3477 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~6519 (
// Equation(s):
// \mem1|mem_reg~6519_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6519_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6519 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \mem1|mem_reg~3989 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6519_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3989 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~6517 (
// Equation(s):
// \mem1|mem_reg~6517_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6517_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6517 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N7
dffeas \mem1|mem_reg~3861 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6517_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3861 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~6518 (
// Equation(s):
// \mem1|mem_reg~6518_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6518_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6518 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N3
dffeas \mem1|mem_reg~3349 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6518_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3349 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~4999 (
// Equation(s):
// \mem1|mem_reg~4999_combout  = (\addr[5]~6_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~3861_q ))) # (!\addr[5]~6_combout  & (((!\mem1|mem_reg~3349_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~3861_q ),
	.datab(\mem1|mem_reg~3349_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4999_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4999 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~4999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~5000 (
// Equation(s):
// \mem1|mem_reg~5000_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4999_combout  & ((!\mem1|mem_reg~3989_q ))) # (!\mem1|mem_reg~4999_combout  & (!\mem1|mem_reg~3477_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4999_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3477_q ),
	.datac(\mem1|mem_reg~3989_q ),
	.datad(\mem1|mem_reg~4999_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5000_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5000 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~5000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~3733feeder (
// Equation(s):
// \mem1|mem_reg~3733feeder_combout  = \dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3733feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3733feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3733feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N15
dffeas \mem1|mem_reg~3733 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3733 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3733 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N1
dffeas \mem1|mem_reg~3221 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3221 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~3605feeder (
// Equation(s):
// \mem1|mem_reg~3605feeder_combout  = \dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3605feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3605feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3605feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N7
dffeas \mem1|mem_reg~3605 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3605 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3605 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y16_N15
dffeas \mem1|mem_reg~3093 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3093_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3093 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3093 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~4992 (
// Equation(s):
// \mem1|mem_reg~4992_combout  = (\addr[3]~10_combout  & (((\addr[5]~6_combout )))) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~3605_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~3093_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3605_q ),
	.datac(\mem1|mem_reg~3093_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4992_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4992 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~4993 (
// Equation(s):
// \mem1|mem_reg~4993_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4992_combout  & (\mem1|mem_reg~3733_q )) # (!\mem1|mem_reg~4992_combout  & ((\mem1|mem_reg~3221_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4992_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3733_q ),
	.datac(\mem1|mem_reg~3221_q ),
	.datad(\mem1|mem_reg~4992_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4993_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4993 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~6512 (
// Equation(s):
// \mem1|mem_reg~6512_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6512_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6512 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N21
dffeas \mem1|mem_reg~1173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6512_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1173 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~6515 (
// Equation(s):
// \mem1|mem_reg~6515_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6515_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6515 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y15_N29
dffeas \mem1|mem_reg~1685 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6515_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1685 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~6514 (
// Equation(s):
// \mem1|mem_reg~6514_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6514_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6514 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N9
dffeas \mem1|mem_reg~1045 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6514_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1045 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1045 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~6513 (
// Equation(s):
// \mem1|mem_reg~6513_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6513_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6513 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N5
dffeas \mem1|mem_reg~1557 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1557 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~4996 (
// Equation(s):
// \mem1|mem_reg~4996_combout  = (\addr[3]~10_combout  & (((\addr[5]~6_combout )))) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~1557_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~1045_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1045_q ),
	.datac(\mem1|mem_reg~1557_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4996_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4996 .lut_mask = 16'hAF11;
defparam \mem1|mem_reg~4996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~4997 (
// Equation(s):
// \mem1|mem_reg~4997_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4996_combout  & ((!\mem1|mem_reg~1685_q ))) # (!\mem1|mem_reg~4996_combout  & (!\mem1|mem_reg~1173_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4996_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1173_q ),
	.datac(\mem1|mem_reg~1685_q ),
	.datad(\mem1|mem_reg~4996_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4997_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4997 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~6508 (
// Equation(s):
// \mem1|mem_reg~6508_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6508_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6508 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N23
dffeas \mem1|mem_reg~1429 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6508_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1429 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N24
cycloneive_lcell_comb \mem1|mem_reg~6511 (
// Equation(s):
// \mem1|mem_reg~6511_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6511_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6511 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N25
dffeas \mem1|mem_reg~1941 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6511_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1941 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N8
cycloneive_lcell_comb \mem1|mem_reg~6510 (
// Equation(s):
// \mem1|mem_reg~6510_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6510_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6510 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N9
dffeas \mem1|mem_reg~1301 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6510_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1301 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~6509 (
// Equation(s):
// \mem1|mem_reg~6509_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6509_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6509 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N17
dffeas \mem1|mem_reg~1813 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1813 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1813 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~4994 (
// Equation(s):
// \mem1|mem_reg~4994_combout  = (\addr[3]~10_combout  & (((\addr[5]~6_combout )))) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~1813_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~1301_q ))))

	.dataa(\mem1|mem_reg~1301_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~1813_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4994_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4994 .lut_mask = 16'hC1F1;
defparam \mem1|mem_reg~4994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~4995 (
// Equation(s):
// \mem1|mem_reg~4995_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4994_combout  & ((!\mem1|mem_reg~1941_q ))) # (!\mem1|mem_reg~4994_combout  & (!\mem1|mem_reg~1429_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4994_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1429_q ),
	.datac(\mem1|mem_reg~1941_q ),
	.datad(\mem1|mem_reg~4994_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4995_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4995 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~4998 (
// Equation(s):
// \mem1|mem_reg~4998_combout  = (\addr[4]~4_combout  & (((\addr[7]~1_combout ) # (\mem1|mem_reg~4995_combout )))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~4997_combout  & (!\addr[7]~1_combout )))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4997_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4995_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4998_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4998 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~5001 (
// Equation(s):
// \mem1|mem_reg~5001_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4998_combout  & (\mem1|mem_reg~5000_combout )) # (!\mem1|mem_reg~4998_combout  & ((\mem1|mem_reg~4993_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4998_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5000_combout ),
	.datac(\mem1|mem_reg~4993_combout ),
	.datad(\mem1|mem_reg~4998_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5001_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5001 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~5033 (
// Equation(s):
// \mem1|mem_reg~5033_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5022_combout  & (\mem1|mem_reg~5032_combout )) # (!\mem1|mem_reg~5022_combout  & ((\mem1|mem_reg~5001_combout ))))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~5022_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5022_combout ),
	.datac(\mem1|mem_reg~5032_combout ),
	.datad(\mem1|mem_reg~5001_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5033_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5033 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~5033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~6598 (
// Equation(s):
// \mem1|mem_reg~6598_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6598_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6598 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \mem1|mem_reg~3973 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6598_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3973 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3973 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \mem1|mem_reg~4037 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4037 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4037 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~6599 (
// Equation(s):
// \mem1|mem_reg~6599_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6599_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6599 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \mem1|mem_reg~3845 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6599_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3845 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3845 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \mem1|mem_reg~3909 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3909 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~5072 (
// Equation(s):
// \mem1|mem_reg~5072_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~3909_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~3845_q ))))

	.dataa(\mem1|mem_reg~3845_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3909_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5072_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5072 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~5072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \mem1|mem_reg~5073 (
// Equation(s):
// \mem1|mem_reg~5073_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5072_combout  & ((\mem1|mem_reg~4037_q ))) # (!\mem1|mem_reg~5072_combout  & (!\mem1|mem_reg~3973_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5072_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3973_q ),
	.datac(\mem1|mem_reg~4037_q ),
	.datad(\mem1|mem_reg~5072_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5073_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5073 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \mem1|mem_reg~6592 (
// Equation(s):
// \mem1|mem_reg~6592_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6592_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6592 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \mem1|mem_reg~2949 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6592_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2949 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2949 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \mem1|mem_reg~3013 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3013 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~6593 (
// Equation(s):
// \mem1|mem_reg~6593_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6593_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6593 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N31
dffeas \mem1|mem_reg~2821 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6593_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2821 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2821 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \mem1|mem_reg~2885 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2885 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~5065 (
// Equation(s):
// \mem1|mem_reg~5065_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~2885_q ))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~2821_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2821_q ),
	.datac(\mem1|mem_reg~2885_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5065_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5065 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~5065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~5066 (
// Equation(s):
// \mem1|mem_reg~5066_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5065_combout  & ((\mem1|mem_reg~3013_q ))) # (!\mem1|mem_reg~5065_combout  & (!\mem1|mem_reg~2949_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5065_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2949_q ),
	.datac(\mem1|mem_reg~3013_q ),
	.datad(\mem1|mem_reg~5065_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5066_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5066 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~5066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \mem1|mem_reg~6596 (
// Equation(s):
// \mem1|mem_reg~6596_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6596_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6596 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \mem1|mem_reg~2437 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6596_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2437 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2437 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \mem1|mem_reg~2501 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2501 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2501 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~6597 (
// Equation(s):
// \mem1|mem_reg~6597_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6597_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6597 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \mem1|mem_reg~2309 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6597_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2309 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2309 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \mem1|mem_reg~2373 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2373 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \mem1|mem_reg~5069 (
// Equation(s):
// \mem1|mem_reg~5069_combout  = (\addr[2]~12_combout  & (((\mem1|mem_reg~2373_q ) # (\addr[3]~10_combout )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~2309_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~2309_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2373_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5069_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5069 .lut_mask = 16'hCCD1;
defparam \mem1|mem_reg~5069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \mem1|mem_reg~5070 (
// Equation(s):
// \mem1|mem_reg~5070_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5069_combout  & ((\mem1|mem_reg~2501_q ))) # (!\mem1|mem_reg~5069_combout  & (!\mem1|mem_reg~2437_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5069_combout ))))

	.dataa(\mem1|mem_reg~2437_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2501_q ),
	.datad(\mem1|mem_reg~5069_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5070_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5070 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~5070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~6594 (
// Equation(s):
// \mem1|mem_reg~6594_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6594_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6594 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \mem1|mem_reg~3461 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3461 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3461 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N5
dffeas \mem1|mem_reg~3525 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3525 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3525 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N3
dffeas \mem1|mem_reg~3397 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3397 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~6595 (
// Equation(s):
// \mem1|mem_reg~6595_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6595_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6595 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \mem1|mem_reg~3333 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6595_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3333 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~5067 (
// Equation(s):
// \mem1|mem_reg~5067_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((\mem1|mem_reg~3397_q )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & ((!\mem1|mem_reg~3333_q ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3397_q ),
	.datad(\mem1|mem_reg~3333_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5067_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5067 .lut_mask = 16'hA8B9;
defparam \mem1|mem_reg~5067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~5068 (
// Equation(s):
// \mem1|mem_reg~5068_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5067_combout  & ((\mem1|mem_reg~3525_q ))) # (!\mem1|mem_reg~5067_combout  & (!\mem1|mem_reg~3461_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5067_combout ))))

	.dataa(\mem1|mem_reg~3461_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3525_q ),
	.datad(\mem1|mem_reg~5067_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5068_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5068 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~5068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~5071 (
// Equation(s):
// \mem1|mem_reg~5071_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout ) # (\mem1|mem_reg~5068_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~5070_combout  & (!\addr[5]~6_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5070_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5068_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5071_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5071 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~5071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~5074 (
// Equation(s):
// \mem1|mem_reg~5074_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5071_combout  & (\mem1|mem_reg~5073_combout )) # (!\mem1|mem_reg~5071_combout  & ((\mem1|mem_reg~5066_combout ))))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~5071_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5073_combout ),
	.datac(\mem1|mem_reg~5066_combout ),
	.datad(\mem1|mem_reg~5071_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5074_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5074 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~6559 (
// Equation(s):
// \mem1|mem_reg~6559_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6559_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6559 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \mem1|mem_reg~2117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6559_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2117 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2117 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N31
dffeas \mem1|mem_reg~2053 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2053 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2053 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~5038 (
// Equation(s):
// \mem1|mem_reg~5038_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~2117_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~2053_q )))))

	.dataa(\mem1|mem_reg~2117_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2053_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5038_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5038 .lut_mask = 16'hDD30;
defparam \mem1|mem_reg~5038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \mem1|mem_reg~6560 (
// Equation(s):
// \mem1|mem_reg~6560_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6560_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6560 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \mem1|mem_reg~2245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6560_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2245 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2245 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \mem1|mem_reg~2181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2181 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~5039 (
// Equation(s):
// \mem1|mem_reg~5039_combout  = (\mem1|mem_reg~5038_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~2245_q ))) # (!\mem1|mem_reg~5038_combout  & (((\mem1|mem_reg~2181_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~5038_combout ),
	.datab(\mem1|mem_reg~2245_q ),
	.datac(\mem1|mem_reg~2181_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5039_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5039 .lut_mask = 16'h72AA;
defparam \mem1|mem_reg~5039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~6558 (
// Equation(s):
// \mem1|mem_reg~6558_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6558_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6558 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \mem1|mem_reg~3269 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6558_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3269 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3269 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \mem1|mem_reg~3205 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3205 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~6557 (
// Equation(s):
// \mem1|mem_reg~6557_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6557_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6557 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \mem1|mem_reg~3141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6557_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3141 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3141 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \mem1|mem_reg~3077 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3077_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3077 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3077 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~5036 (
// Equation(s):
// \mem1|mem_reg~5036_combout  = (\addr[3]~10_combout  & (((\addr[2]~12_combout )))) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & (!\mem1|mem_reg~3141_q )) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~3077_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3141_q ),
	.datac(\mem1|mem_reg~3077_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5036_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5036 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~5036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~5037 (
// Equation(s):
// \mem1|mem_reg~5037_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5036_combout  & (!\mem1|mem_reg~3269_q )) # (!\mem1|mem_reg~5036_combout  & ((\mem1|mem_reg~3205_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5036_combout ))))

	.dataa(\mem1|mem_reg~3269_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3205_q ),
	.datad(\mem1|mem_reg~5036_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5037_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5037 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~5037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~5040 (
// Equation(s):
// \mem1|mem_reg~5040_combout  = (\addr[6]~8_combout  & (((\addr[5]~6_combout ) # (\mem1|mem_reg~5037_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~5039_combout  & (!\addr[5]~6_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5039_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5037_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5040_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5040 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~5040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneive_lcell_comb \mem1|mem_reg~6556 (
// Equation(s):
// \mem1|mem_reg~6556_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6556_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6556 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N9
dffeas \mem1|mem_reg~2757 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6556_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2757 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2757 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \mem1|mem_reg~2693 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2693 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2693 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N25
dffeas \mem1|mem_reg~2565 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2565 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \mem1|mem_reg~6555 (
// Equation(s):
// \mem1|mem_reg~6555_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6555_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6555 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N7
dffeas \mem1|mem_reg~2629 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6555_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2629 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~5034 (
// Equation(s):
// \mem1|mem_reg~5034_combout  = (\addr[3]~10_combout  & (\addr[2]~12_combout )) # (!\addr[3]~10_combout  & ((\addr[2]~12_combout  & ((!\mem1|mem_reg~2629_q ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~2565_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2565_q ),
	.datad(\mem1|mem_reg~2629_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5034_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5034 .lut_mask = 16'h98DC;
defparam \mem1|mem_reg~5034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~5035 (
// Equation(s):
// \mem1|mem_reg~5035_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5034_combout  & (!\mem1|mem_reg~2757_q )) # (!\mem1|mem_reg~5034_combout  & ((\mem1|mem_reg~2693_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5034_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2757_q ),
	.datac(\mem1|mem_reg~2693_q ),
	.datad(\mem1|mem_reg~5034_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5035_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5035 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~5035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cycloneive_lcell_comb \mem1|mem_reg~6562 (
// Equation(s):
// \mem1|mem_reg~6562_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6562_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6562 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N9
dffeas \mem1|mem_reg~3781 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6562_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3781 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3781 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N3
dffeas \mem1|mem_reg~3717 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3717 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3717 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \mem1|mem_reg~3589 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3589 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~6561 (
// Equation(s):
// \mem1|mem_reg~6561_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6561_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6561 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N9
dffeas \mem1|mem_reg~3653 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3653 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~5041 (
// Equation(s):
// \mem1|mem_reg~5041_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((!\mem1|mem_reg~3653_q )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & (\mem1|mem_reg~3589_q )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3589_q ),
	.datad(\mem1|mem_reg~3653_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5041_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5041 .lut_mask = 16'h98BA;
defparam \mem1|mem_reg~5041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~5042 (
// Equation(s):
// \mem1|mem_reg~5042_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5041_combout  & (!\mem1|mem_reg~3781_q )) # (!\mem1|mem_reg~5041_combout  & ((\mem1|mem_reg~3717_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5041_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3781_q ),
	.datac(\mem1|mem_reg~3717_q ),
	.datad(\mem1|mem_reg~5041_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5042_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5042 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~5042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~5043 (
// Equation(s):
// \mem1|mem_reg~5043_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5040_combout  & ((\mem1|mem_reg~5042_combout ))) # (!\mem1|mem_reg~5040_combout  & (\mem1|mem_reg~5035_combout )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5040_combout ))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5040_combout ),
	.datac(\mem1|mem_reg~5035_combout ),
	.datad(\mem1|mem_reg~5042_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5043_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5043 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~5043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~6583 (
// Equation(s):
// \mem1|mem_reg~6583_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6583_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6583 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N19
dffeas \mem1|mem_reg~1157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6583_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1157 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~6586 (
// Equation(s):
// \mem1|mem_reg~6586_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6586_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6586 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \mem1|mem_reg~1221 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6586_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1221 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N22
cycloneive_lcell_comb \mem1|mem_reg~6585 (
// Equation(s):
// \mem1|mem_reg~6585_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6585_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6585 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N23
dffeas \mem1|mem_reg~1029 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6585_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1029 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1029 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~6584 (
// Equation(s):
// \mem1|mem_reg~6584_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6584_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6584 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N21
dffeas \mem1|mem_reg~1093 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6584_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1093_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1093 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1093 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~5056 (
// Equation(s):
// \mem1|mem_reg~5056_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~1093_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~1029_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1029_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1093_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5056_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5056 .lut_mask = 16'hCC1D;
defparam \mem1|mem_reg~5056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~5057 (
// Equation(s):
// \mem1|mem_reg~5057_combout  = (\mem1|mem_reg~5056_combout  & (((!\addr[3]~10_combout ) # (!\mem1|mem_reg~1221_q )))) # (!\mem1|mem_reg~5056_combout  & (!\mem1|mem_reg~1157_q  & ((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1157_q ),
	.datab(\mem1|mem_reg~1221_q ),
	.datac(\mem1|mem_reg~5056_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5057_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5057 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~5057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \mem1|mem_reg~133feeder (
// Equation(s):
// \mem1|mem_reg~133feeder_combout  = \dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~133feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~133feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~133feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \mem1|mem_reg~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~133 .is_wysiwyg = "true";
defparam \mem1|mem_reg~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \mem1|mem_reg~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~5 .is_wysiwyg = "true";
defparam \mem1|mem_reg~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~6587 (
// Equation(s):
// \mem1|mem_reg~6587_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6587_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6587 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \mem1|mem_reg~197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6587_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~197 .is_wysiwyg = "true";
defparam \mem1|mem_reg~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \mem1|mem_reg~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~69 .is_wysiwyg = "true";
defparam \mem1|mem_reg~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~5058 (
// Equation(s):
// \mem1|mem_reg~5058_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout  & (!\mem1|mem_reg~197_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~69_q ))))) # (!\addr[2]~12_combout  & (((\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~197_q ),
	.datac(\mem1|mem_reg~69_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5058_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5058 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~5058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~5059 (
// Equation(s):
// \mem1|mem_reg~5059_combout  = (\addr[2]~12_combout  & (((\mem1|mem_reg~5058_combout )))) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~5058_combout  & (\mem1|mem_reg~133_q )) # (!\mem1|mem_reg~5058_combout  & ((\mem1|mem_reg~5_q )))))

	.dataa(\mem1|mem_reg~133_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~5_q ),
	.datad(\mem1|mem_reg~5058_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5059_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5059 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~5059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~5060 (
// Equation(s):
// \mem1|mem_reg~5060_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~5057_combout ) # ((\addr[5]~6_combout )))) # (!\addr[6]~8_combout  & (((!\addr[5]~6_combout  & \mem1|mem_reg~5059_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~5057_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5059_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5060_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5060 .lut_mask = 16'hADA8;
defparam \mem1|mem_reg~5060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~6580 (
// Equation(s):
// \mem1|mem_reg~6580_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6580_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6580 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N23
dffeas \mem1|mem_reg~581 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6580_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~581 .is_wysiwyg = "true";
defparam \mem1|mem_reg~581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \mem1|mem_reg~6581 (
// Equation(s):
// \mem1|mem_reg~6581_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6581_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6581 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \mem1|mem_reg~517 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6581_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5761_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~517 .is_wysiwyg = "true";
defparam \mem1|mem_reg~517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~5054 (
// Equation(s):
// \mem1|mem_reg~5054_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~581_q ))) # (!\addr[2]~12_combout  & (((!\mem1|mem_reg~517_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~581_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~517_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5054_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5054 .lut_mask = 16'hCC47;
defparam \mem1|mem_reg~5054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~6579 (
// Equation(s):
// \mem1|mem_reg~6579_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6579_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6579 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \mem1|mem_reg~645 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6579_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~645 .is_wysiwyg = "true";
defparam \mem1|mem_reg~645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~6582 (
// Equation(s):
// \mem1|mem_reg~6582_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6582_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6582 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \mem1|mem_reg~709 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6582_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~709 .is_wysiwyg = "true";
defparam \mem1|mem_reg~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~5055 (
// Equation(s):
// \mem1|mem_reg~5055_combout  = (\mem1|mem_reg~5054_combout  & (((!\mem1|mem_reg~709_q ) # (!\addr[3]~10_combout )))) # (!\mem1|mem_reg~5054_combout  & (!\mem1|mem_reg~645_q  & (\addr[3]~10_combout )))

	.dataa(\mem1|mem_reg~5054_combout ),
	.datab(\mem1|mem_reg~645_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~709_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5055_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5055 .lut_mask = 16'h1ABA;
defparam \mem1|mem_reg~5055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \mem1|mem_reg~6591 (
// Equation(s):
// \mem1|mem_reg~6591_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6591_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6591 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \mem1|mem_reg~1733 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6591_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1733 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~6588 (
// Equation(s):
// \mem1|mem_reg~6588_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6588_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6588 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N3
dffeas \mem1|mem_reg~1669 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6588_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1669 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1669 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~6589 (
// Equation(s):
// \mem1|mem_reg~6589_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6589_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6589 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N9
dffeas \mem1|mem_reg~1605 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6589_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1605 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~6590 (
// Equation(s):
// \mem1|mem_reg~6590_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6590_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6590 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N21
dffeas \mem1|mem_reg~1541 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6590_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1541 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~5061 (
// Equation(s):
// \mem1|mem_reg~5061_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~1605_q ))) # (!\addr[2]~12_combout  & (((!\addr[3]~10_combout  & !\mem1|mem_reg~1541_q ))))

	.dataa(\mem1|mem_reg~1605_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~1541_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5061_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5061 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~5061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~5062 (
// Equation(s):
// \mem1|mem_reg~5062_combout  = (\mem1|mem_reg~5061_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~1733_q ))) # (!\mem1|mem_reg~5061_combout  & (((!\mem1|mem_reg~1669_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1733_q ),
	.datab(\mem1|mem_reg~1669_q ),
	.datac(\mem1|mem_reg~5061_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5062_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5062 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~5062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~5063 (
// Equation(s):
// \mem1|mem_reg~5063_combout  = (\mem1|mem_reg~5060_combout  & (((\mem1|mem_reg~5062_combout ) # (!\addr[5]~6_combout )))) # (!\mem1|mem_reg~5060_combout  & (\mem1|mem_reg~5055_combout  & (\addr[5]~6_combout )))

	.dataa(\mem1|mem_reg~5060_combout ),
	.datab(\mem1|mem_reg~5055_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5062_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5063_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5063 .lut_mask = 16'hEA4A;
defparam \mem1|mem_reg~5063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \mem1|mem_reg~6563 (
// Equation(s):
// \mem1|mem_reg~6563_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6563_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6563 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N19
dffeas \mem1|mem_reg~901 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6563_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~901 .is_wysiwyg = "true";
defparam \mem1|mem_reg~901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~6566 (
// Equation(s):
// \mem1|mem_reg~6566_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6566_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6566 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N27
dffeas \mem1|mem_reg~965 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~965 .is_wysiwyg = "true";
defparam \mem1|mem_reg~965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~6565 (
// Equation(s):
// \mem1|mem_reg~6565_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6565_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6565 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \mem1|mem_reg~773 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6565_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~773 .is_wysiwyg = "true";
defparam \mem1|mem_reg~773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~6564 (
// Equation(s):
// \mem1|mem_reg~6564_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6564_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6564 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \mem1|mem_reg~837 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6564_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~837 .is_wysiwyg = "true";
defparam \mem1|mem_reg~837 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~5044 (
// Equation(s):
// \mem1|mem_reg~5044_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~837_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~773_q  & ((!\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~773_q ),
	.datac(\mem1|mem_reg~837_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5044_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5044 .lut_mask = 16'hAA1B;
defparam \mem1|mem_reg~5044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~5045 (
// Equation(s):
// \mem1|mem_reg~5045_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5044_combout  & ((!\mem1|mem_reg~965_q ))) # (!\mem1|mem_reg~5044_combout  & (!\mem1|mem_reg~901_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5044_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~901_q ),
	.datac(\mem1|mem_reg~965_q ),
	.datad(\mem1|mem_reg~5044_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5045_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5045 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~5045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \mem1|mem_reg~6575 (
// Equation(s):
// \mem1|mem_reg~6575_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6575_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6575 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \mem1|mem_reg~1925 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6575_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1925 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~6578 (
// Equation(s):
// \mem1|mem_reg~6578_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6578_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6578 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N23
dffeas \mem1|mem_reg~1989 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6578_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1989 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~6577 (
// Equation(s):
// \mem1|mem_reg~6577_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6577_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6577 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N29
dffeas \mem1|mem_reg~1797 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6577_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1797 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~6576 (
// Equation(s):
// \mem1|mem_reg~6576_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6576_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6576 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N21
dffeas \mem1|mem_reg~1861 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6576_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1861 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~5051 (
// Equation(s):
// \mem1|mem_reg~5051_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~1861_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~1797_q  & ((!\addr[3]~10_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1797_q ),
	.datac(\mem1|mem_reg~1861_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5051_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5051 .lut_mask = 16'hAA1B;
defparam \mem1|mem_reg~5051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~5052 (
// Equation(s):
// \mem1|mem_reg~5052_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5051_combout  & ((!\mem1|mem_reg~1989_q ))) # (!\mem1|mem_reg~5051_combout  & (!\mem1|mem_reg~1925_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5051_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1925_q ),
	.datac(\mem1|mem_reg~1989_q ),
	.datad(\mem1|mem_reg~5051_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5052_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5052 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~5052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~6572 (
// Equation(s):
// \mem1|mem_reg~6572_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6572_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6572 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \mem1|mem_reg~261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6572_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~261 .is_wysiwyg = "true";
defparam \mem1|mem_reg~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~6571 (
// Equation(s):
// \mem1|mem_reg~6571_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6571_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6571 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \mem1|mem_reg~389 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6571_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~389 .is_wysiwyg = "true";
defparam \mem1|mem_reg~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \mem1|mem_reg~6573 (
// Equation(s):
// \mem1|mem_reg~6573_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6573_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6573 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \mem1|mem_reg~453 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6573_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~453 .is_wysiwyg = "true";
defparam \mem1|mem_reg~453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \mem1|mem_reg~6574 (
// Equation(s):
// \mem1|mem_reg~6574_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6574_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6574 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \mem1|mem_reg~325 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~325 .is_wysiwyg = "true";
defparam \mem1|mem_reg~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \mem1|mem_reg~5048 (
// Equation(s):
// \mem1|mem_reg~5048_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout  & (!\mem1|mem_reg~453_q )) # (!\addr[3]~10_combout  & ((!\mem1|mem_reg~325_q ))))) # (!\addr[2]~12_combout  & (((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~453_q ),
	.datab(\mem1|mem_reg~325_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5048_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5048 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \mem1|mem_reg~5049 (
// Equation(s):
// \mem1|mem_reg~5049_combout  = (\addr[2]~12_combout  & (((\mem1|mem_reg~5048_combout )))) # (!\addr[2]~12_combout  & ((\mem1|mem_reg~5048_combout  & ((!\mem1|mem_reg~389_q ))) # (!\mem1|mem_reg~5048_combout  & (!\mem1|mem_reg~261_q ))))

	.dataa(\mem1|mem_reg~261_q ),
	.datab(\mem1|mem_reg~389_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~5048_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5049_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5049 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~6570 (
// Equation(s):
// \mem1|mem_reg~6570_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6570_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6570 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \mem1|mem_reg~1477 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6570_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1477 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \mem1|mem_reg~6567 (
// Equation(s):
// \mem1|mem_reg~6567_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6567_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6567 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N27
dffeas \mem1|mem_reg~1413 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6567_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1413 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~6569 (
// Equation(s):
// \mem1|mem_reg~6569_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6569_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6569 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \mem1|mem_reg~1285 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6569_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1285 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~6568 (
// Equation(s):
// \mem1|mem_reg~6568_combout  = !\dataw[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[5]~11_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6568_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6568 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \mem1|mem_reg~1349 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6568_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1349 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~5046 (
// Equation(s):
// \mem1|mem_reg~5046_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~1349_q )))) # (!\addr[2]~12_combout  & (!\mem1|mem_reg~1285_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1285_q ),
	.datab(\mem1|mem_reg~1349_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5046_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5046 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \mem1|mem_reg~5047 (
// Equation(s):
// \mem1|mem_reg~5047_combout  = (\mem1|mem_reg~5046_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~1477_q ))) # (!\mem1|mem_reg~5046_combout  & (((!\mem1|mem_reg~1413_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1477_q ),
	.datab(\mem1|mem_reg~1413_q ),
	.datac(\mem1|mem_reg~5046_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5047_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5047 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~5047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \mem1|mem_reg~5050 (
// Equation(s):
// \mem1|mem_reg~5050_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~5047_combout ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~5049_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5049_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~5047_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5050_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5050 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~5053 (
// Equation(s):
// \mem1|mem_reg~5053_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5050_combout  & ((\mem1|mem_reg~5052_combout ))) # (!\mem1|mem_reg~5050_combout  & (\mem1|mem_reg~5045_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~5050_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5045_combout ),
	.datac(\mem1|mem_reg~5052_combout ),
	.datad(\mem1|mem_reg~5050_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5053_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5053 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~5053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~5064 (
// Equation(s):
// \mem1|mem_reg~5064_combout  = (\addr[7]~1_combout  & (((\addr[4]~4_combout )))) # (!\addr[7]~1_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~5053_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~5063_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~5063_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5053_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5064_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5064 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~5075 (
// Equation(s):
// \mem1|mem_reg~5075_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~5064_combout  & (\mem1|mem_reg~5074_combout )) # (!\mem1|mem_reg~5064_combout  & ((\mem1|mem_reg~5043_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~5064_combout ))))

	.dataa(\mem1|mem_reg~5074_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~5043_combout ),
	.datad(\mem1|mem_reg~5064_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5075_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5075 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~5075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~5076 (
// Equation(s):
// \mem1|mem_reg~5076_combout  = (\addr[1]~14_combout  & (\addr[0]~16_combout )) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (\mem1|mem_reg~5033_combout )) # (!\addr[0]~16_combout  & ((\mem1|mem_reg~5075_combout )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~5033_combout ),
	.datad(\mem1|mem_reg~5075_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5076_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5076 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~5076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~5119 (
// Equation(s):
// \mem1|mem_reg~5119_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5076_combout  & (\mem1|mem_reg~5118_combout )) # (!\mem1|mem_reg~5076_combout  & ((\mem1|mem_reg~4991_combout ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5076_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~5118_combout ),
	.datac(\mem1|mem_reg~4991_combout ),
	.datad(\mem1|mem_reg~5076_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5119_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5119 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneive_lcell_comb \IR|out[5]~feeder (
// Equation(s):
// \IR|out[5]~feeder_combout  = \mem1|mem_reg~5119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|mem_reg~5119_combout ),
	.cin(gnd),
	.combout(\IR|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|out[5]~feeder .lut_mask = 16'hFF00;
defparam \IR|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N3
dffeas \IR|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[5] .is_wysiwyg = "true";
defparam \IR|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cycloneive_lcell_comb \contr|always1~6 (
// Equation(s):
// \contr|always1~6_combout  = (((\IR|out [4]) # (!\ac1|always0~13_combout )) # (!\IR|out [3])) # (!\IR|out [5])

	.dataa(\IR|out [5]),
	.datab(\IR|out [3]),
	.datac(\IR|out [4]),
	.datad(\ac1|always0~13_combout ),
	.cin(gnd),
	.combout(\contr|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \contr|always1~6 .lut_mask = 16'hF7FF;
defparam \contr|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cycloneive_lcell_comb \contr|next_state.S34~0 (
// Equation(s):
// \contr|next_state.S34~0_combout  = (!\contr|always1~6_combout  & (\contr|state.S19~q  & !\contr|always1~5_combout ))

	.dataa(\contr|always1~6_combout ),
	.datab(gnd),
	.datac(\contr|state.S19~q ),
	.datad(\contr|always1~5_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S34~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S34~0 .lut_mask = 16'h0050;
defparam \contr|next_state.S34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N17
dffeas \contr|state.S34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S34 .is_wysiwyg = "true";
defparam \contr|state.S34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cycloneive_lcell_comb \RF_a1[2]~2 (
// Equation(s):
// \RF_a1[2]~2_combout  = (\contr|state.S41~q  & (((\IR|out [2])))) # (!\contr|state.S41~q  & ((\contr|state.S34~q ) # ((\IR|out [10]))))

	.dataa(\contr|state.S41~q ),
	.datab(\contr|state.S34~q ),
	.datac(\IR|out [2]),
	.datad(\IR|out [10]),
	.cin(gnd),
	.combout(\RF_a1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF_a1[2]~2 .lut_mask = 16'hF5E4;
defparam \RF_a1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cycloneive_lcell_comb \RF_d2[5]~10 (
// Equation(s):
// \RF_d2[5]~10_combout  = (\contr|RFsrcd2[1]~0_combout  & (((\T1|out [5] & \contr|WideOr19~0_combout )))) # (!\contr|RFsrcd2[1]~0_combout  & ((pc[5]) # ((!\contr|WideOr19~0_combout ))))

	.dataa(\contr|RFsrcd2[1]~0_combout ),
	.datab(pc[5]),
	.datac(\T1|out [5]),
	.datad(\contr|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\RF_d2[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[5]~10 .lut_mask = 16'hE455;
defparam \RF_d2[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneive_lcell_comb \RF_d2[5]~11 (
// Equation(s):
// \RF_d2[5]~11_combout  = (\contr|WideOr19~0_combout  & (((\RF_d2[5]~10_combout )))) # (!\contr|WideOr19~0_combout  & ((\RF_d2[5]~10_combout  & ((\Acc|out [5]))) # (!\RF_d2[5]~10_combout  & (\IR|out [5]))))

	.dataa(\IR|out [5]),
	.datab(\contr|WideOr19~0_combout ),
	.datac(\RF_d2[5]~10_combout ),
	.datad(\Acc|out [5]),
	.cin(gnd),
	.combout(\RF_d2[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF_d2[5]~11 .lut_mask = 16'hF2C2;
defparam \RF_d2[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \rf1_1|reg_file~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF_d2[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~61 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \rf1_1|reg_file~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~45 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \rf1_1|reg_file~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~37 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneive_lcell_comb \rf1_1|reg_file~53feeder (
// Equation(s):
// \rf1_1|reg_file~53feeder_combout  = \RF_d2[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF_d2[5]~11_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~53feeder .lut_mask = 16'hFF00;
defparam \rf1_1|reg_file~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N21
dffeas \rf1_1|reg_file~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~53 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \rf1_1|reg_file~86 (
// Equation(s):
// \rf1_1|reg_file~86_combout  = (\RF_a1[0]~1_combout  & (\RF_a1[1]~0_combout )) # (!\RF_a1[0]~1_combout  & ((\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~53_q ))) # (!\RF_a1[1]~0_combout  & (\rf1_1|reg_file~37_q ))))

	.dataa(\RF_a1[0]~1_combout ),
	.datab(\RF_a1[1]~0_combout ),
	.datac(\rf1_1|reg_file~37_q ),
	.datad(\rf1_1|reg_file~53_q ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~86_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~86 .lut_mask = 16'hDC98;
defparam \rf1_1|reg_file~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \rf1_1|reg_file~87 (
// Equation(s):
// \rf1_1|reg_file~87_combout  = (\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~86_combout  & (\rf1_1|reg_file~61_q )) # (!\rf1_1|reg_file~86_combout  & ((\rf1_1|reg_file~45_q ))))) # (!\RF_a1[0]~1_combout  & (((\rf1_1|reg_file~86_combout ))))

	.dataa(\RF_a1[0]~1_combout ),
	.datab(\rf1_1|reg_file~61_q ),
	.datac(\rf1_1|reg_file~45_q ),
	.datad(\rf1_1|reg_file~86_combout ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~87_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~87 .lut_mask = 16'hDDA0;
defparam \rf1_1|reg_file~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N23
dffeas \rf1_1|reg_file~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~5 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneive_lcell_comb \rf1_1|reg_file~13feeder (
// Equation(s):
// \rf1_1|reg_file~13feeder_combout  = \RF_d2[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~13feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N13
dffeas \rf1_1|reg_file~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~13 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cycloneive_lcell_comb \rf1_1|reg_file~84 (
// Equation(s):
// \rf1_1|reg_file~84_combout  = (\RF_a1[1]~0_combout  & (\RF_a1[0]~1_combout )) # (!\RF_a1[1]~0_combout  & ((\RF_a1[0]~1_combout  & ((\rf1_1|reg_file~13_q ))) # (!\RF_a1[0]~1_combout  & (\rf1_1|reg_file~5_q ))))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\RF_a1[0]~1_combout ),
	.datac(\rf1_1|reg_file~5_q ),
	.datad(\rf1_1|reg_file~13_q ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~84_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~84 .lut_mask = 16'hDC98;
defparam \rf1_1|reg_file~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N23
dffeas \rf1_1|reg_file~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF_d2[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf1_1|reg_file~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~29 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cycloneive_lcell_comb \rf1_1|reg_file~21feeder (
// Equation(s):
// \rf1_1|reg_file~21feeder_combout  = \RF_d2[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF_d2[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf1_1|reg_file~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~21feeder .lut_mask = 16'hF0F0;
defparam \rf1_1|reg_file~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N13
dffeas \rf1_1|reg_file~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf1_1|reg_file~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf1_1|reg_file~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf1_1|reg_file~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf1_1|reg_file~21 .is_wysiwyg = "true";
defparam \rf1_1|reg_file~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cycloneive_lcell_comb \rf1_1|reg_file~85 (
// Equation(s):
// \rf1_1|reg_file~85_combout  = (\RF_a1[1]~0_combout  & ((\rf1_1|reg_file~84_combout  & (\rf1_1|reg_file~29_q )) # (!\rf1_1|reg_file~84_combout  & ((\rf1_1|reg_file~21_q ))))) # (!\RF_a1[1]~0_combout  & (\rf1_1|reg_file~84_combout ))

	.dataa(\RF_a1[1]~0_combout ),
	.datab(\rf1_1|reg_file~84_combout ),
	.datac(\rf1_1|reg_file~29_q ),
	.datad(\rf1_1|reg_file~21_q ),
	.cin(gnd),
	.combout(\rf1_1|reg_file~85_combout ),
	.cout());
// synopsys translate_off
defparam \rf1_1|reg_file~85 .lut_mask = 16'hE6C4;
defparam \rf1_1|reg_file~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \pc[5]~5 (
// Equation(s):
// \pc[5]~5_combout  = (\RF_a1[2]~2_combout  & (\rf1_1|reg_file~87_combout )) # (!\RF_a1[2]~2_combout  & ((\rf1_1|reg_file~85_combout )))

	.dataa(\RF_a1[2]~2_combout ),
	.datab(gnd),
	.datac(\rf1_1|reg_file~87_combout ),
	.datad(\rf1_1|reg_file~85_combout ),
	.cin(gnd),
	.combout(\pc[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc[5]~5 .lut_mask = 16'hF5A0;
defparam \pc[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \T2|out[5]~feeder (
// Equation(s):
// \T2|out[5]~feeder_combout  = \pc[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc[5]~5_combout ),
	.cin(gnd),
	.combout(\T2|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \T2|out[5]~feeder .lut_mask = 16'hFF00;
defparam \T2|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N27
dffeas \T2|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T2|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|T2write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \T2|out[5] .is_wysiwyg = "true";
defparam \T2|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \addr[5]~5 (
// Equation(s):
// \addr[5]~5_combout  = (\contr|WideOr11~0_combout  & (((\contr|WideOr12~combout )))) # (!\contr|WideOr11~0_combout  & ((\contr|WideOr12~combout  & ((\T1|out [5]))) # (!\contr|WideOr12~combout  & (pc[5]))))

	.dataa(pc[5]),
	.datab(\T1|out [5]),
	.datac(\contr|WideOr11~0_combout ),
	.datad(\contr|WideOr12~combout ),
	.cin(gnd),
	.combout(\addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr[5]~5 .lut_mask = 16'hFC0A;
defparam \addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \addr[5]~6 (
// Equation(s):
// \addr[5]~6_combout  = (\contr|WideOr11~0_combout  & ((\addr[5]~5_combout  & ((\IR|out [5]))) # (!\addr[5]~5_combout  & (\T2|out [5])))) # (!\contr|WideOr11~0_combout  & (((\addr[5]~5_combout ))))

	.dataa(\T2|out [5]),
	.datab(\contr|WideOr11~0_combout ),
	.datac(\IR|out [5]),
	.datad(\addr[5]~5_combout ),
	.cin(gnd),
	.combout(\addr[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \addr[5]~6 .lut_mask = 16'hF388;
defparam \addr[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \dataw[3]~6 (
// Equation(s):
// \dataw[3]~6_combout  = (!\contr|state.S22~q  & ((\contr|state.S50~q  & ((\IR|out [3]))) # (!\contr|state.S50~q  & (\Acc|out [3]))))

	.dataa(\contr|state.S22~q ),
	.datab(\Acc|out [3]),
	.datac(\IR|out [3]),
	.datad(\contr|state.S50~q ),
	.cin(gnd),
	.combout(\dataw[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[3]~6 .lut_mask = 16'h5044;
defparam \dataw[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneive_lcell_comb \dataw[3]~7 (
// Equation(s):
// \dataw[3]~7_combout  = (\dataw[3]~6_combout ) # ((\T1|out [3] & \contr|state.S22~q ))

	.dataa(\T1|out [3]),
	.datab(gnd),
	.datac(\contr|state.S22~q ),
	.datad(\dataw[3]~6_combout ),
	.cin(gnd),
	.combout(\dataw[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dataw[3]~7 .lut_mask = 16'hFFA0;
defparam \dataw[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~6266 (
// Equation(s):
// \mem1|mem_reg~6266_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6266_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6266 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \mem1|mem_reg~2227 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6266_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2227 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~6269 (
// Equation(s):
// \mem1|mem_reg~6269_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6269_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6269 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \mem1|mem_reg~2483 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2483 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2483 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~6267 (
// Equation(s):
// \mem1|mem_reg~6267_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6267_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6267 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \mem1|mem_reg~2355 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6267_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2355 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~6268 (
// Equation(s):
// \mem1|mem_reg~6268_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6268_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6268 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N21
dffeas \mem1|mem_reg~2099 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2099_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2099 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2099 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \mem1|mem_reg~4759 (
// Equation(s):
// \mem1|mem_reg~4759_combout  = (\addr[4]~4_combout  & ((\addr[3]~10_combout ) # ((!\mem1|mem_reg~2355_q )))) # (!\addr[4]~4_combout  & (!\addr[3]~10_combout  & ((!\mem1|mem_reg~2099_q ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2355_q ),
	.datad(\mem1|mem_reg~2099_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4759_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4759 .lut_mask = 16'h8A9B;
defparam \mem1|mem_reg~4759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~4760 (
// Equation(s):
// \mem1|mem_reg~4760_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4759_combout  & ((!\mem1|mem_reg~2483_q ))) # (!\mem1|mem_reg~4759_combout  & (!\mem1|mem_reg~2227_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4759_combout ))))

	.dataa(\mem1|mem_reg~2227_q ),
	.datab(\mem1|mem_reg~2483_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~4759_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4760_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4760 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~6272 (
// Equation(s):
// \mem1|mem_reg~6272_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6272_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6272 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N23
dffeas \mem1|mem_reg~435 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6272_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~435 .is_wysiwyg = "true";
defparam \mem1|mem_reg~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \mem1|mem_reg~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~179 .is_wysiwyg = "true";
defparam \mem1|mem_reg~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~6271 (
// Equation(s):
// \mem1|mem_reg~6271_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6271_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6271 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \mem1|mem_reg~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~51 .is_wysiwyg = "true";
defparam \mem1|mem_reg~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~6270 (
// Equation(s):
// \mem1|mem_reg~6270_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6270_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6270 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \mem1|mem_reg~307 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~307 .is_wysiwyg = "true";
defparam \mem1|mem_reg~307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~4761 (
// Equation(s):
// \mem1|mem_reg~4761_combout  = (\addr[4]~4_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~307_q )))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~51_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~51_q ),
	.datab(\mem1|mem_reg~307_q ),
	.datac(\addr[4]~4_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4761_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4761 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~4762 (
// Equation(s):
// \mem1|mem_reg~4762_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4761_combout  & (!\mem1|mem_reg~435_q )) # (!\mem1|mem_reg~4761_combout  & ((\mem1|mem_reg~179_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4761_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~435_q ),
	.datac(\mem1|mem_reg~179_q ),
	.datad(\mem1|mem_reg~4761_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4762_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4762 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \mem1|mem_reg~4763 (
// Equation(s):
// \mem1|mem_reg~4763_combout  = (\addr[6]~8_combout  & (((\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~4760_combout )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~4762_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4760_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4762_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4763_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4763 .lut_mask = 16'hE5E0;
defparam \mem1|mem_reg~4763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneive_lcell_comb \mem1|mem_reg~6273 (
// Equation(s):
// \mem1|mem_reg~6273_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6273_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6273 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N25
dffeas \mem1|mem_reg~3251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3251 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~6276 (
// Equation(s):
// \mem1|mem_reg~6276_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6276_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6276 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \mem1|mem_reg~3507 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6276_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3507 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~6275 (
// Equation(s):
// \mem1|mem_reg~6275_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6275_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6275 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N19
dffeas \mem1|mem_reg~3123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3123 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~6274 (
// Equation(s):
// \mem1|mem_reg~6274_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6274_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6274 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \mem1|mem_reg~3379 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3379 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~4764 (
// Equation(s):
// \mem1|mem_reg~4764_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~3379_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~3123_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3123_q ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~3379_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4764_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4764 .lut_mask = 16'hA1F1;
defparam \mem1|mem_reg~4764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~4765 (
// Equation(s):
// \mem1|mem_reg~4765_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4764_combout  & ((!\mem1|mem_reg~3507_q ))) # (!\mem1|mem_reg~4764_combout  & (!\mem1|mem_reg~3251_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4764_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3251_q ),
	.datac(\mem1|mem_reg~3507_q ),
	.datad(\mem1|mem_reg~4764_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4765_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4765 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~4765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~6265 (
// Equation(s):
// \mem1|mem_reg~6265_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6265_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6265 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N21
dffeas \mem1|mem_reg~1459 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1459 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~6262 (
// Equation(s):
// \mem1|mem_reg~6262_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6262_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6262 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N5
dffeas \mem1|mem_reg~1203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6262_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1203 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~6264 (
// Equation(s):
// \mem1|mem_reg~6264_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6264_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6264 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N21
dffeas \mem1|mem_reg~1075 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1075_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1075 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1075 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~6263 (
// Equation(s):
// \mem1|mem_reg~6263_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6263_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6263 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N19
dffeas \mem1|mem_reg~1331 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1331 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~4757 (
// Equation(s):
// \mem1|mem_reg~4757_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~1331_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~1075_q ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1075_q ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~1331_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4757_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4757 .lut_mask = 16'hA1F1;
defparam \mem1|mem_reg~4757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~4758 (
// Equation(s):
// \mem1|mem_reg~4758_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4757_combout  & (!\mem1|mem_reg~1459_q )) # (!\mem1|mem_reg~4757_combout  & ((!\mem1|mem_reg~1203_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4757_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~1459_q ),
	.datac(\mem1|mem_reg~1203_q ),
	.datad(\mem1|mem_reg~4757_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4758_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4758 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~4758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~4766 (
// Equation(s):
// \mem1|mem_reg~4766_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4763_combout  & (\mem1|mem_reg~4765_combout )) # (!\mem1|mem_reg~4763_combout  & ((\mem1|mem_reg~4758_combout ))))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4763_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4763_combout ),
	.datac(\mem1|mem_reg~4765_combout ),
	.datad(\mem1|mem_reg~4758_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4766_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4766 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~3315feeder (
// Equation(s):
// \mem1|mem_reg~3315feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3315feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3315feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3315feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N25
dffeas \mem1|mem_reg~3315 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3315 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3315 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N31
dffeas \mem1|mem_reg~3571 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3571 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~3443feeder (
// Equation(s):
// \mem1|mem_reg~3443feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3443feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3443feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3443feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N7
dffeas \mem1|mem_reg~3443 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3443 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3443 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N25
dffeas \mem1|mem_reg~3187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3187 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~4754 (
// Equation(s):
// \mem1|mem_reg~4754_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~3443_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~3187_q )))))

	.dataa(\mem1|mem_reg~3443_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3187_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4754_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4754 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneive_lcell_comb \mem1|mem_reg~4755 (
// Equation(s):
// \mem1|mem_reg~4755_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4754_combout  & ((\mem1|mem_reg~3571_q ))) # (!\mem1|mem_reg~4754_combout  & (\mem1|mem_reg~3315_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4754_combout ))))

	.dataa(\mem1|mem_reg~3315_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3571_q ),
	.datad(\mem1|mem_reg~4754_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4755_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4755 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~2291feeder (
// Equation(s):
// \mem1|mem_reg~2291feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2291feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N9
dffeas \mem1|mem_reg~2291 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2291 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2291 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N5
dffeas \mem1|mem_reg~2547 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2547 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2547 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneive_lcell_comb \mem1|mem_reg~2419feeder (
// Equation(s):
// \mem1|mem_reg~2419feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2419feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2419feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2419feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N11
dffeas \mem1|mem_reg~2419 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2419 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2419 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \mem1|mem_reg~2163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2163 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~4747 (
// Equation(s):
// \mem1|mem_reg~4747_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~2419_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~2163_q )))))

	.dataa(\mem1|mem_reg~2419_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2163_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4747_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4747 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~4748 (
// Equation(s):
// \mem1|mem_reg~4748_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4747_combout  & ((\mem1|mem_reg~2547_q ))) # (!\mem1|mem_reg~4747_combout  & (\mem1|mem_reg~2291_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4747_combout ))))

	.dataa(\mem1|mem_reg~2291_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2547_q ),
	.datad(\mem1|mem_reg~4747_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4748_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4748 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~6258 (
// Equation(s):
// \mem1|mem_reg~6258_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6258_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6258 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N7
dffeas \mem1|mem_reg~1523 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1523 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
cycloneive_lcell_comb \mem1|mem_reg~6256 (
// Equation(s):
// \mem1|mem_reg~6256_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6256_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6256 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N15
dffeas \mem1|mem_reg~1395 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1395 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~6257 (
// Equation(s):
// \mem1|mem_reg~6257_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6257_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6257 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N9
dffeas \mem1|mem_reg~1139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1139 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~4749 (
// Equation(s):
// \mem1|mem_reg~4749_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~1395_q )) # (!\addr[4]~4_combout  & ((!\mem1|mem_reg~1139_q )))))

	.dataa(\mem1|mem_reg~1395_q ),
	.datab(\mem1|mem_reg~1139_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4749_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4749 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~4749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~6255 (
// Equation(s):
// \mem1|mem_reg~6255_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6255_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6255 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N21
dffeas \mem1|mem_reg~1267 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1267 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~4750 (
// Equation(s):
// \mem1|mem_reg~4750_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4749_combout  & (!\mem1|mem_reg~1523_q )) # (!\mem1|mem_reg~4749_combout  & ((!\mem1|mem_reg~1267_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4749_combout ))))

	.dataa(\mem1|mem_reg~1523_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4749_combout ),
	.datad(\mem1|mem_reg~1267_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4750_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4750 .lut_mask = 16'h707C;
defparam \mem1|mem_reg~4750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~6260 (
// Equation(s):
// \mem1|mem_reg~6260_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6260_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6260 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N11
dffeas \mem1|mem_reg~371 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~371 .is_wysiwyg = "true";
defparam \mem1|mem_reg~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \mem1|mem_reg~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~115 .is_wysiwyg = "true";
defparam \mem1|mem_reg~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneive_lcell_comb \mem1|mem_reg~4751 (
// Equation(s):
// \mem1|mem_reg~4751_combout  = (\addr[4]~4_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~371_q ))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~115_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~371_q ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~115_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4751_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4751 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~4751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneive_lcell_comb \mem1|mem_reg~6261 (
// Equation(s):
// \mem1|mem_reg~6261_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6261_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6261 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N19
dffeas \mem1|mem_reg~499 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6261_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~499 .is_wysiwyg = "true";
defparam \mem1|mem_reg~499 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~6259 (
// Equation(s):
// \mem1|mem_reg~6259_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6259_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6259 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \mem1|mem_reg~243 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~243 .is_wysiwyg = "true";
defparam \mem1|mem_reg~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cycloneive_lcell_comb \mem1|mem_reg~4752 (
// Equation(s):
// \mem1|mem_reg~4752_combout  = (\mem1|mem_reg~4751_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~499_q ))) # (!\mem1|mem_reg~4751_combout  & (((!\mem1|mem_reg~243_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~4751_combout ),
	.datab(\mem1|mem_reg~499_q ),
	.datac(\mem1|mem_reg~243_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4752_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4752 .lut_mask = 16'h27AA;
defparam \mem1|mem_reg~4752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \mem1|mem_reg~4753 (
// Equation(s):
// \mem1|mem_reg~4753_combout  = (\addr[6]~8_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~4750_combout )))) # (!\addr[6]~8_combout  & (!\addr[7]~1_combout  & ((\mem1|mem_reg~4752_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4750_combout ),
	.datad(\mem1|mem_reg~4752_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4753_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4753 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \mem1|mem_reg~4756 (
// Equation(s):
// \mem1|mem_reg~4756_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4753_combout  & (\mem1|mem_reg~4755_combout )) # (!\mem1|mem_reg~4753_combout  & ((\mem1|mem_reg~4748_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4753_combout ))))

	.dataa(\mem1|mem_reg~4755_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4748_combout ),
	.datad(\mem1|mem_reg~4753_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4756_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4756 .lut_mask = 16'hBBC0;
defparam \mem1|mem_reg~4756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~4767 (
// Equation(s):
// \mem1|mem_reg~4767_combout  = (\addr[2]~12_combout  & ((\addr[5]~6_combout ) # ((\mem1|mem_reg~4756_combout )))) # (!\addr[2]~12_combout  & (!\addr[5]~6_combout  & (\mem1|mem_reg~4766_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4766_combout ),
	.datad(\mem1|mem_reg~4756_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4767_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4767 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~6251 (
// Equation(s):
// \mem1|mem_reg~6251_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6251_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6251 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N21
dffeas \mem1|mem_reg~2995 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2995 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~6253 (
// Equation(s):
// \mem1|mem_reg~6253_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6253_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6253 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N7
dffeas \mem1|mem_reg~2867 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2867 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2867 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneive_lcell_comb \mem1|mem_reg~6252 (
// Equation(s):
// \mem1|mem_reg~6252_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6252_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6252 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N5
dffeas \mem1|mem_reg~3891 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3891 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~4744 (
// Equation(s):
// \mem1|mem_reg~4744_combout  = (\addr[6]~8_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~3891_q )))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~2867_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~2867_q ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~3891_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4744_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4744 .lut_mask = 16'hCC1D;
defparam \mem1|mem_reg~4744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \mem1|mem_reg~6254 (
// Equation(s):
// \mem1|mem_reg~6254_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6254_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6254 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N27
dffeas \mem1|mem_reg~4019 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4019 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~4745 (
// Equation(s):
// \mem1|mem_reg~4745_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4744_combout  & ((!\mem1|mem_reg~4019_q ))) # (!\mem1|mem_reg~4744_combout  & (!\mem1|mem_reg~2995_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4744_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2995_q ),
	.datac(\mem1|mem_reg~4744_combout ),
	.datad(\mem1|mem_reg~4019_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4745_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4745 .lut_mask = 16'h52F2;
defparam \mem1|mem_reg~4745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneive_lcell_comb \mem1|mem_reg~6239 (
// Equation(s):
// \mem1|mem_reg~6239_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6239_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6239 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N13
dffeas \mem1|mem_reg~947 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~947 .is_wysiwyg = "true";
defparam \mem1|mem_reg~947 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneive_lcell_comb \mem1|mem_reg~6242 (
// Equation(s):
// \mem1|mem_reg~6242_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6242_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6242 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N13
dffeas \mem1|mem_reg~1971 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1971 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneive_lcell_comb \mem1|mem_reg~6241 (
// Equation(s):
// \mem1|mem_reg~6241_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6241_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6241 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \mem1|mem_reg~819 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~819 .is_wysiwyg = "true";
defparam \mem1|mem_reg~819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneive_lcell_comb \mem1|mem_reg~6240 (
// Equation(s):
// \mem1|mem_reg~6240_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6240_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6240 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N3
dffeas \mem1|mem_reg~1843 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6240_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1843 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1843 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \mem1|mem_reg~4737 (
// Equation(s):
// \mem1|mem_reg~4737_combout  = (\addr[6]~8_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~1843_q )))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~819_q  & (!\addr[3]~10_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~819_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~1843_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4737_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4737 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~4737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~4738 (
// Equation(s):
// \mem1|mem_reg~4738_combout  = (\mem1|mem_reg~4737_combout  & (((!\addr[3]~10_combout ) # (!\mem1|mem_reg~1971_q )))) # (!\mem1|mem_reg~4737_combout  & (!\mem1|mem_reg~947_q  & ((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~947_q ),
	.datab(\mem1|mem_reg~1971_q ),
	.datac(\mem1|mem_reg~4737_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4738_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4738 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~4738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~6250 (
// Equation(s):
// \mem1|mem_reg~6250_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6250_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6250 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \mem1|mem_reg~1715 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1715 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneive_lcell_comb \mem1|mem_reg~6247 (
// Equation(s):
// \mem1|mem_reg~6247_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6247_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6247 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N21
dffeas \mem1|mem_reg~691 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~691 .is_wysiwyg = "true";
defparam \mem1|mem_reg~691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~6249 (
// Equation(s):
// \mem1|mem_reg~6249_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6249_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6249 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N19
dffeas \mem1|mem_reg~563 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~563 .is_wysiwyg = "true";
defparam \mem1|mem_reg~563 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~6248 (
// Equation(s):
// \mem1|mem_reg~6248_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6248_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6248 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N9
dffeas \mem1|mem_reg~1587 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1587 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneive_lcell_comb \mem1|mem_reg~4741 (
// Equation(s):
// \mem1|mem_reg~4741_combout  = (\addr[6]~8_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~1587_q )))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~563_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~563_q ),
	.datab(\mem1|mem_reg~1587_q ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4741_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4741 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneive_lcell_comb \mem1|mem_reg~4742 (
// Equation(s):
// \mem1|mem_reg~4742_combout  = (\mem1|mem_reg~4741_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~1715_q ))) # (!\mem1|mem_reg~4741_combout  & (((!\mem1|mem_reg~691_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1715_q ),
	.datab(\mem1|mem_reg~691_q ),
	.datac(\mem1|mem_reg~4741_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4742_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4742 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~4742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~6243 (
// Equation(s):
// \mem1|mem_reg~6243_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6243_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6243 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \mem1|mem_reg~2739 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2739 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cycloneive_lcell_comb \mem1|mem_reg~6246 (
// Equation(s):
// \mem1|mem_reg~6246_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6246_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6246 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N17
dffeas \mem1|mem_reg~3763 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3763 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3763 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneive_lcell_comb \mem1|mem_reg~6245 (
// Equation(s):
// \mem1|mem_reg~6245_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6245_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6245 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N31
dffeas \mem1|mem_reg~2611 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2611 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~6244 (
// Equation(s):
// \mem1|mem_reg~6244_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6244_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6244 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N11
dffeas \mem1|mem_reg~3635 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3635 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~4739 (
// Equation(s):
// \mem1|mem_reg~4739_combout  = (\addr[3]~10_combout  & (((\addr[6]~8_combout )))) # (!\addr[3]~10_combout  & ((\addr[6]~8_combout  & ((!\mem1|mem_reg~3635_q ))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~2611_q ))))

	.dataa(\mem1|mem_reg~2611_q ),
	.datab(\mem1|mem_reg~3635_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4739_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4739 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~4740 (
// Equation(s):
// \mem1|mem_reg~4740_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4739_combout  & ((!\mem1|mem_reg~3763_q ))) # (!\mem1|mem_reg~4739_combout  & (!\mem1|mem_reg~2739_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4739_combout ))))

	.dataa(\mem1|mem_reg~2739_q ),
	.datab(\mem1|mem_reg~3763_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~4739_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4740_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4740 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~4743 (
// Equation(s):
// \mem1|mem_reg~4743_combout  = (\addr[4]~4_combout  & (\addr[7]~1_combout )) # (!\addr[4]~4_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~4740_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4742_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4742_combout ),
	.datad(\mem1|mem_reg~4740_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4743_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4743 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~4746 (
// Equation(s):
// \mem1|mem_reg~4746_combout  = (\mem1|mem_reg~4743_combout  & ((\mem1|mem_reg~4745_combout ) # ((!\addr[4]~4_combout )))) # (!\mem1|mem_reg~4743_combout  & (((\mem1|mem_reg~4738_combout  & \addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~4745_combout ),
	.datab(\mem1|mem_reg~4738_combout ),
	.datac(\mem1|mem_reg~4743_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4746_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4746 .lut_mask = 16'hACF0;
defparam \mem1|mem_reg~4746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \mem1|mem_reg~4083 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4083_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4083 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4083 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~6283 (
// Equation(s):
// \mem1|mem_reg~6283_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6283_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6283 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N1
dffeas \mem1|mem_reg~2035 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2035 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2035 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~6284 (
// Equation(s):
// \mem1|mem_reg~6284_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6284_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6284 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N29
dffeas \mem1|mem_reg~1907 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6284_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1907 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1907 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \mem1|mem_reg~3955 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3955 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3955 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneive_lcell_comb \mem1|mem_reg~4775 (
// Equation(s):
// \mem1|mem_reg~4775_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~3955_q ) # (\addr[3]~10_combout )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~1907_q  & ((!\addr[3]~10_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~1907_q ),
	.datac(\mem1|mem_reg~3955_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4775_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4775 .lut_mask = 16'hAAB1;
defparam \mem1|mem_reg~4775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~4776 (
// Equation(s):
// \mem1|mem_reg~4776_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4775_combout  & (\mem1|mem_reg~4083_q )) # (!\mem1|mem_reg~4775_combout  & ((!\mem1|mem_reg~2035_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4775_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4083_q ),
	.datac(\mem1|mem_reg~2035_q ),
	.datad(\mem1|mem_reg~4775_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4776_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4776 .lut_mask = 16'hDD0A;
defparam \mem1|mem_reg~4776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneive_lcell_comb \mem1|mem_reg~6277 (
// Equation(s):
// \mem1|mem_reg~6277_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6277_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6277 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N15
dffeas \mem1|mem_reg~1011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1011 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N5
dffeas \mem1|mem_reg~3059 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3059 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3059 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~6278 (
// Equation(s):
// \mem1|mem_reg~6278_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6278_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6278 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N5
dffeas \mem1|mem_reg~883 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~883 .is_wysiwyg = "true";
defparam \mem1|mem_reg~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N11
dffeas \mem1|mem_reg~2931 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2931 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2931 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~4768 (
// Equation(s):
// \mem1|mem_reg~4768_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~2931_q ) # (\addr[3]~10_combout )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~883_q  & ((!\addr[3]~10_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~883_q ),
	.datac(\mem1|mem_reg~2931_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4768_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4768 .lut_mask = 16'hAAB1;
defparam \mem1|mem_reg~4768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~4769 (
// Equation(s):
// \mem1|mem_reg~4769_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4768_combout  & ((\mem1|mem_reg~3059_q ))) # (!\mem1|mem_reg~4768_combout  & (!\mem1|mem_reg~1011_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4768_combout ))))

	.dataa(\mem1|mem_reg~1011_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3059_q ),
	.datad(\mem1|mem_reg~4768_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4769_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4769 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~4769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneive_lcell_comb \mem1|mem_reg~6281 (
// Equation(s):
// \mem1|mem_reg~6281_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6281_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6281 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \mem1|mem_reg~755 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~755 .is_wysiwyg = "true";
defparam \mem1|mem_reg~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N3
dffeas \mem1|mem_reg~2803 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2803 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~6282 (
// Equation(s):
// \mem1|mem_reg~6282_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6282_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6282 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N27
dffeas \mem1|mem_reg~627 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6282_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~627 .is_wysiwyg = "true";
defparam \mem1|mem_reg~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N5
dffeas \mem1|mem_reg~2675 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2675 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~4772 (
// Equation(s):
// \mem1|mem_reg~4772_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~2675_q ) # (\addr[3]~10_combout )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~627_q  & ((!\addr[3]~10_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~627_q ),
	.datac(\mem1|mem_reg~2675_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4772_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4772 .lut_mask = 16'hAAB1;
defparam \mem1|mem_reg~4772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~4773 (
// Equation(s):
// \mem1|mem_reg~4773_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4772_combout  & ((\mem1|mem_reg~2803_q ))) # (!\mem1|mem_reg~4772_combout  & (!\mem1|mem_reg~755_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4772_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~755_q ),
	.datac(\mem1|mem_reg~2803_q ),
	.datad(\mem1|mem_reg~4772_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4773_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4773 .lut_mask = 16'hF522;
defparam \mem1|mem_reg~4773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneive_lcell_comb \mem1|mem_reg~6279 (
// Equation(s):
// \mem1|mem_reg~6279_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6279_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6279 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N27
dffeas \mem1|mem_reg~1779 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1779 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1779 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N13
dffeas \mem1|mem_reg~3827 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3827 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3827 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N1
dffeas \mem1|mem_reg~3699 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3699 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~6280 (
// Equation(s):
// \mem1|mem_reg~6280_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6280_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6280 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N25
dffeas \mem1|mem_reg~1651 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1651 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~4770 (
// Equation(s):
// \mem1|mem_reg~4770_combout  = (\addr[3]~10_combout  & (\addr[7]~1_combout )) # (!\addr[3]~10_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~3699_q )) # (!\addr[7]~1_combout  & ((!\mem1|mem_reg~1651_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~3699_q ),
	.datad(\mem1|mem_reg~1651_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4770_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4770 .lut_mask = 16'hC8D9;
defparam \mem1|mem_reg~4770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~4771 (
// Equation(s):
// \mem1|mem_reg~4771_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4770_combout  & ((\mem1|mem_reg~3827_q ))) # (!\mem1|mem_reg~4770_combout  & (!\mem1|mem_reg~1779_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4770_combout ))))

	.dataa(\mem1|mem_reg~1779_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~3827_q ),
	.datad(\mem1|mem_reg~4770_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4771_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4771 .lut_mask = 16'hF344;
defparam \mem1|mem_reg~4771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~4774 (
// Equation(s):
// \mem1|mem_reg~4774_combout  = (\addr[6]~8_combout  & (((\addr[4]~4_combout ) # (\mem1|mem_reg~4771_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4773_combout  & (!\addr[4]~4_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4773_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4771_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4774_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4774 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~4777 (
// Equation(s):
// \mem1|mem_reg~4777_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4774_combout  & (\mem1|mem_reg~4776_combout )) # (!\mem1|mem_reg~4774_combout  & ((\mem1|mem_reg~4769_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4774_combout ))))

	.dataa(\mem1|mem_reg~4776_combout ),
	.datab(\mem1|mem_reg~4769_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~4774_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4777_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4777 .lut_mask = 16'hAFC0;
defparam \mem1|mem_reg~4777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~4778 (
// Equation(s):
// \mem1|mem_reg~4778_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4767_combout  & ((\mem1|mem_reg~4777_combout ))) # (!\mem1|mem_reg~4767_combout  & (\mem1|mem_reg~4746_combout )))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~4767_combout ))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4767_combout ),
	.datac(\mem1|mem_reg~4746_combout ),
	.datad(\mem1|mem_reg~4777_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4778_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4778 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~4778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N8
cycloneive_lcell_comb \mem1|mem_reg~6153 (
// Equation(s):
// \mem1|mem_reg~6153_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6153_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6153 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N9
dffeas \mem1|mem_reg~1939 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1939 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1939 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~6150 (
// Equation(s):
// \mem1|mem_reg~6150_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6150_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6150 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y15_N25
dffeas \mem1|mem_reg~1683 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1683 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~6152 (
// Equation(s):
// \mem1|mem_reg~6152_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6152_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6152 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N25
dffeas \mem1|mem_reg~1555 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1555 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~6151 (
// Equation(s):
// \mem1|mem_reg~6151_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6151_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6151 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N1
dffeas \mem1|mem_reg~1811 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1811 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1811 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~4652 (
// Equation(s):
// \mem1|mem_reg~4652_combout  = (\addr[4]~4_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~1811_q )))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~1555_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1555_q ),
	.datab(\mem1|mem_reg~1811_q ),
	.datac(\addr[4]~4_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4652_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4652 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~4653 (
// Equation(s):
// \mem1|mem_reg~4653_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4652_combout  & (!\mem1|mem_reg~1939_q )) # (!\mem1|mem_reg~4652_combout  & ((!\mem1|mem_reg~1683_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4652_combout ))))

	.dataa(\mem1|mem_reg~1939_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~1683_q ),
	.datad(\mem1|mem_reg~4652_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4653_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4653 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~6162 (
// Equation(s):
// \mem1|mem_reg~6162_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6162_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6162 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N27
dffeas \mem1|mem_reg~3731 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3731 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~6165 (
// Equation(s):
// \mem1|mem_reg~6165_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6165_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6165 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \mem1|mem_reg~3987 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5668_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3987 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~6164 (
// Equation(s):
// \mem1|mem_reg~6164_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6164_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6164 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N25
dffeas \mem1|mem_reg~3603 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3603 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~6163 (
// Equation(s):
// \mem1|mem_reg~6163_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6163_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6163 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N29
dffeas \mem1|mem_reg~3859 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3859 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3859 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~4659 (
// Equation(s):
// \mem1|mem_reg~4659_combout  = (\addr[4]~4_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~3859_q )))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~3603_q  & (!\addr[3]~10_combout )))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~3603_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~3859_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4659_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4659 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~4659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~4660 (
// Equation(s):
// \mem1|mem_reg~4660_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4659_combout  & ((!\mem1|mem_reg~3987_q ))) # (!\mem1|mem_reg~4659_combout  & (!\mem1|mem_reg~3731_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4659_combout ))))

	.dataa(\mem1|mem_reg~3731_q ),
	.datab(\mem1|mem_reg~3987_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~4659_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4660_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4660 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \mem1|mem_reg~6161 (
// Equation(s):
// \mem1|mem_reg~6161_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6161_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6161 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N9
dffeas \mem1|mem_reg~915 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~915 .is_wysiwyg = "true";
defparam \mem1|mem_reg~915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~6158 (
// Equation(s):
// \mem1|mem_reg~6158_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6158_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6158 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \mem1|mem_reg~659 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~659 .is_wysiwyg = "true";
defparam \mem1|mem_reg~659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~6160 (
// Equation(s):
// \mem1|mem_reg~6160_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6160_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6160 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N19
dffeas \mem1|mem_reg~531 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~531 .is_wysiwyg = "true";
defparam \mem1|mem_reg~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~6159 (
// Equation(s):
// \mem1|mem_reg~6159_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6159_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6159 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N1
dffeas \mem1|mem_reg~787 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~787 .is_wysiwyg = "true";
defparam \mem1|mem_reg~787 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~4656 (
// Equation(s):
// \mem1|mem_reg~4656_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~787_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~531_q ))))

	.dataa(\mem1|mem_reg~531_q ),
	.datab(\mem1|mem_reg~787_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4656_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4656 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~4657 (
// Equation(s):
// \mem1|mem_reg~4657_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4656_combout  & (!\mem1|mem_reg~915_q )) # (!\mem1|mem_reg~4656_combout  & ((!\mem1|mem_reg~659_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4656_combout ))))

	.dataa(\mem1|mem_reg~915_q ),
	.datab(\mem1|mem_reg~659_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~4656_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4657_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4657 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~6154 (
// Equation(s):
// \mem1|mem_reg~6154_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6154_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6154 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \mem1|mem_reg~2707 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2707 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2707 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~6157 (
// Equation(s):
// \mem1|mem_reg~6157_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6157_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6157 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \mem1|mem_reg~2963 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2963 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~6155 (
// Equation(s):
// \mem1|mem_reg~6155_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6155_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6155 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \mem1|mem_reg~2835 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2835 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2835 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \mem1|mem_reg~6156 (
// Equation(s):
// \mem1|mem_reg~6156_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6156_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6156 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N31
dffeas \mem1|mem_reg~2579 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2579 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2579 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~4654 (
// Equation(s):
// \mem1|mem_reg~4654_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & (!\mem1|mem_reg~2835_q )) # (!\addr[4]~4_combout  & ((!\mem1|mem_reg~2579_q )))))

	.dataa(\mem1|mem_reg~2835_q ),
	.datab(\mem1|mem_reg~2579_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4654_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4654 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~4654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~4655 (
// Equation(s):
// \mem1|mem_reg~4655_combout  = (\mem1|mem_reg~4654_combout  & (((!\addr[3]~10_combout ) # (!\mem1|mem_reg~2963_q )))) # (!\mem1|mem_reg~4654_combout  & (!\mem1|mem_reg~2707_q  & ((\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~2707_q ),
	.datab(\mem1|mem_reg~2963_q ),
	.datac(\mem1|mem_reg~4654_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4655_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4655 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~4655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~4658 (
// Equation(s):
// \mem1|mem_reg~4658_combout  = (\addr[7]~1_combout  & ((\addr[6]~8_combout ) # ((\mem1|mem_reg~4655_combout )))) # (!\addr[7]~1_combout  & (!\addr[6]~8_combout  & (\mem1|mem_reg~4657_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4657_combout ),
	.datad(\mem1|mem_reg~4655_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4658_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4658 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~4661 (
// Equation(s):
// \mem1|mem_reg~4661_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4658_combout  & ((\mem1|mem_reg~4660_combout ))) # (!\mem1|mem_reg~4658_combout  & (\mem1|mem_reg~4653_combout )))) # (!\addr[6]~8_combout  & (((\mem1|mem_reg~4658_combout ))))

	.dataa(\mem1|mem_reg~4653_combout ),
	.datab(\mem1|mem_reg~4660_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4658_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4661_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4661 .lut_mask = 16'hCFA0;
defparam \mem1|mem_reg~4661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~6187 (
// Equation(s):
// \mem1|mem_reg~6187_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6187_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6187 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N29
dffeas \mem1|mem_reg~979 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~979 .is_wysiwyg = "true";
defparam \mem1|mem_reg~979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N4
cycloneive_lcell_comb \mem1|mem_reg~6190 (
// Equation(s):
// \mem1|mem_reg~6190_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6190_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6190 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N5
dffeas \mem1|mem_reg~2003 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2003 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2003 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~6189 (
// Equation(s):
// \mem1|mem_reg~6189_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6189_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6189 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N13
dffeas \mem1|mem_reg~851 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~851 .is_wysiwyg = "true";
defparam \mem1|mem_reg~851 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N24
cycloneive_lcell_comb \mem1|mem_reg~6188 (
// Equation(s):
// \mem1|mem_reg~6188_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6188_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6188 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N25
dffeas \mem1|mem_reg~1875 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1875 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~4683 (
// Equation(s):
// \mem1|mem_reg~4683_combout  = (\addr[6]~8_combout  & (((\addr[3]~10_combout ) # (!\mem1|mem_reg~1875_q )))) # (!\addr[6]~8_combout  & (!\mem1|mem_reg~851_q  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~851_q ),
	.datab(\mem1|mem_reg~1875_q ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4683_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4683 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~4683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~4684 (
// Equation(s):
// \mem1|mem_reg~4684_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4683_combout  & ((!\mem1|mem_reg~2003_q ))) # (!\mem1|mem_reg~4683_combout  & (!\mem1|mem_reg~979_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4683_combout ))))

	.dataa(\mem1|mem_reg~979_q ),
	.datab(\mem1|mem_reg~2003_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~4683_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4684_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4684 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~3027feeder (
// Equation(s):
// \mem1|mem_reg~3027feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3027feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3027feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3027feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N7
dffeas \mem1|mem_reg~3027 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3027feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3027 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3027 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N1
dffeas \mem1|mem_reg~4051 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4051 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4051 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~3923feeder (
// Equation(s):
// \mem1|mem_reg~3923feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3923feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3923feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3923feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N19
dffeas \mem1|mem_reg~3923 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3923feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3923 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3923 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N31
dffeas \mem1|mem_reg~2899 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2899 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2899 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~4690 (
// Equation(s):
// \mem1|mem_reg~4690_combout  = (\addr[3]~10_combout  & (((\addr[6]~8_combout )))) # (!\addr[3]~10_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3923_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2899_q )))))

	.dataa(\mem1|mem_reg~3923_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2899_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4690_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4690 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~4691 (
// Equation(s):
// \mem1|mem_reg~4691_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4690_combout  & ((\mem1|mem_reg~4051_q ))) # (!\mem1|mem_reg~4690_combout  & (\mem1|mem_reg~3027_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4690_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3027_q ),
	.datac(\mem1|mem_reg~4051_q ),
	.datad(\mem1|mem_reg~4690_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4691_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4691 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~6194 (
// Equation(s):
// \mem1|mem_reg~6194_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6194_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6194 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N13
dffeas \mem1|mem_reg~1747 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1747 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1747 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \mem1|mem_reg~6191 (
// Equation(s):
// \mem1|mem_reg~6191_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6191_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6191 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N7
dffeas \mem1|mem_reg~723 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~723 .is_wysiwyg = "true";
defparam \mem1|mem_reg~723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~6192 (
// Equation(s):
// \mem1|mem_reg~6192_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6192_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6192 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N25
dffeas \mem1|mem_reg~1619 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1619 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~6193 (
// Equation(s):
// \mem1|mem_reg~6193_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6193_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6193 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N15
dffeas \mem1|mem_reg~595 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~595 .is_wysiwyg = "true";
defparam \mem1|mem_reg~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneive_lcell_comb \mem1|mem_reg~4687 (
// Equation(s):
// \mem1|mem_reg~4687_combout  = (\addr[6]~8_combout  & (((\addr[3]~10_combout )) # (!\mem1|mem_reg~1619_q ))) # (!\addr[6]~8_combout  & (((!\mem1|mem_reg~595_q  & !\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1619_q ),
	.datab(\mem1|mem_reg~595_q ),
	.datac(\addr[6]~8_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4687_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4687 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~4687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~4688 (
// Equation(s):
// \mem1|mem_reg~4688_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4687_combout  & (!\mem1|mem_reg~1747_q )) # (!\mem1|mem_reg~4687_combout  & ((!\mem1|mem_reg~723_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4687_combout ))))

	.dataa(\mem1|mem_reg~1747_q ),
	.datab(\mem1|mem_reg~723_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~4687_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4688_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4688 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~2771feeder (
// Equation(s):
// \mem1|mem_reg~2771feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2771feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2771feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2771feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N19
dffeas \mem1|mem_reg~2771 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2771 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2771 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N1
dffeas \mem1|mem_reg~3795 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3795 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3795 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneive_lcell_comb \mem1|mem_reg~3667feeder (
// Equation(s):
// \mem1|mem_reg~3667feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3667feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3667feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3667feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N31
dffeas \mem1|mem_reg~3667 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3667 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3667 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N21
dffeas \mem1|mem_reg~2643 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2643 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~4685 (
// Equation(s):
// \mem1|mem_reg~4685_combout  = (\addr[3]~10_combout  & (((\addr[6]~8_combout )))) # (!\addr[3]~10_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~3667_q )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~2643_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3667_q ),
	.datac(\mem1|mem_reg~2643_q ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4685_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4685 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~4686 (
// Equation(s):
// \mem1|mem_reg~4686_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4685_combout  & ((\mem1|mem_reg~3795_q ))) # (!\mem1|mem_reg~4685_combout  & (\mem1|mem_reg~2771_q )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4685_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~2771_q ),
	.datac(\mem1|mem_reg~3795_q ),
	.datad(\mem1|mem_reg~4685_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4686_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4686 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \mem1|mem_reg~4689 (
// Equation(s):
// \mem1|mem_reg~4689_combout  = (\addr[7]~1_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~4686_combout )))) # (!\addr[7]~1_combout  & (!\addr[4]~4_combout  & (\mem1|mem_reg~4688_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4688_combout ),
	.datad(\mem1|mem_reg~4686_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4689_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4689 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~4692 (
// Equation(s):
// \mem1|mem_reg~4692_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4689_combout  & ((\mem1|mem_reg~4691_combout ))) # (!\mem1|mem_reg~4689_combout  & (\mem1|mem_reg~4684_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4689_combout ))))

	.dataa(\mem1|mem_reg~4684_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~4691_combout ),
	.datad(\mem1|mem_reg~4689_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4692_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4692 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~4692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \mem1|mem_reg~6178 (
// Equation(s):
// \mem1|mem_reg~6178_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6178_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6178 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \mem1|mem_reg~2067 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2067_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2067 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2067 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~6177 (
// Equation(s):
// \mem1|mem_reg~6177_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6177_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6177 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N27
dffeas \mem1|mem_reg~2195 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2195 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
cycloneive_lcell_comb \mem1|mem_reg~6179 (
// Equation(s):
// \mem1|mem_reg~6179_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6179_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6179 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N11
dffeas \mem1|mem_reg~2451 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2451 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~6180 (
// Equation(s):
// \mem1|mem_reg~6180_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6180_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6180 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \mem1|mem_reg~2323 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2323 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~4674 (
// Equation(s):
// \mem1|mem_reg~4674_combout  = (\addr[4]~4_combout  & ((\addr[3]~10_combout  & (!\mem1|mem_reg~2451_q )) # (!\addr[3]~10_combout  & ((!\mem1|mem_reg~2323_q ))))) # (!\addr[4]~4_combout  & (((\addr[3]~10_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2451_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~2323_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4674_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4674 .lut_mask = 16'h707A;
defparam \mem1|mem_reg~4674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~4675 (
// Equation(s):
// \mem1|mem_reg~4675_combout  = (\addr[4]~4_combout  & (((\mem1|mem_reg~4674_combout )))) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~4674_combout  & ((!\mem1|mem_reg~2195_q ))) # (!\mem1|mem_reg~4674_combout  & (!\mem1|mem_reg~2067_q ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2067_q ),
	.datac(\mem1|mem_reg~2195_q ),
	.datad(\mem1|mem_reg~4674_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4675_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4675 .lut_mask = 16'hAF11;
defparam \mem1|mem_reg~4675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~6181 (
// Equation(s):
// \mem1|mem_reg~6181_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6181_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6181 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N9
dffeas \mem1|mem_reg~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~19 .is_wysiwyg = "true";
defparam \mem1|mem_reg~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \mem1|mem_reg~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~147 .is_wysiwyg = "true";
defparam \mem1|mem_reg~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \mem1|mem_reg~6182 (
// Equation(s):
// \mem1|mem_reg~6182_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6182_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6182 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \mem1|mem_reg~403 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~403 .is_wysiwyg = "true";
defparam \mem1|mem_reg~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \mem1|mem_reg~275 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~275 .is_wysiwyg = "true";
defparam \mem1|mem_reg~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~4676 (
// Equation(s):
// \mem1|mem_reg~4676_combout  = (\addr[4]~4_combout  & ((\addr[3]~10_combout  & (!\mem1|mem_reg~403_q )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~275_q ))))) # (!\addr[4]~4_combout  & (((\addr[3]~10_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~403_q ),
	.datac(\mem1|mem_reg~275_q ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4676_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4676 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~4677 (
// Equation(s):
// \mem1|mem_reg~4677_combout  = (\addr[4]~4_combout  & (((\mem1|mem_reg~4676_combout )))) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~4676_combout  & ((\mem1|mem_reg~147_q ))) # (!\mem1|mem_reg~4676_combout  & (!\mem1|mem_reg~19_q ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~19_q ),
	.datac(\mem1|mem_reg~147_q ),
	.datad(\mem1|mem_reg~4676_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4677_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4677 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~4677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~4678 (
// Equation(s):
// \mem1|mem_reg~4678_combout  = (\addr[6]~8_combout  & (((\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~4675_combout )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~4677_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4675_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4677_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4678_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4678 .lut_mask = 16'hE5E0;
defparam \mem1|mem_reg~4678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~6186 (
// Equation(s):
// \mem1|mem_reg~6186_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6186_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6186 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N15
dffeas \mem1|mem_reg~3475 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3475 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~6183 (
// Equation(s):
// \mem1|mem_reg~6183_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6183_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6183 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N1
dffeas \mem1|mem_reg~3219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3219 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~6185 (
// Equation(s):
// \mem1|mem_reg~6185_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6185_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6185 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N17
dffeas \mem1|mem_reg~3091 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3091_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3091 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3091 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~6184 (
// Equation(s):
// \mem1|mem_reg~6184_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6184_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6184 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N15
dffeas \mem1|mem_reg~3347 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3347 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~4679 (
// Equation(s):
// \mem1|mem_reg~4679_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~3347_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~3091_q ))))

	.dataa(\mem1|mem_reg~3091_q ),
	.datab(\mem1|mem_reg~3347_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4679_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4679 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~4680 (
// Equation(s):
// \mem1|mem_reg~4680_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4679_combout  & (!\mem1|mem_reg~3475_q )) # (!\mem1|mem_reg~4679_combout  & ((!\mem1|mem_reg~3219_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4679_combout ))))

	.dataa(\mem1|mem_reg~3475_q ),
	.datab(\mem1|mem_reg~3219_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~4679_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4680_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4680 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~6176 (
// Equation(s):
// \mem1|mem_reg~6176_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6176_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6176 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N31
dffeas \mem1|mem_reg~1427 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1427 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~6175 (
// Equation(s):
// \mem1|mem_reg~6175_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6175_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6175 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N27
dffeas \mem1|mem_reg~1043 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1043 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1043 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N18
cycloneive_lcell_comb \mem1|mem_reg~6174 (
// Equation(s):
// \mem1|mem_reg~6174_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6174_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6174 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N19
dffeas \mem1|mem_reg~1299 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1299 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneive_lcell_comb \mem1|mem_reg~4672 (
// Equation(s):
// \mem1|mem_reg~4672_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~1299_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~1043_q ))))

	.dataa(\mem1|mem_reg~1043_q ),
	.datab(\mem1|mem_reg~1299_q ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4672_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4672 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~6173 (
// Equation(s):
// \mem1|mem_reg~6173_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6173_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6173 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N5
dffeas \mem1|mem_reg~1171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1171 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~4673 (
// Equation(s):
// \mem1|mem_reg~4673_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4672_combout  & (!\mem1|mem_reg~1427_q )) # (!\mem1|mem_reg~4672_combout  & ((!\mem1|mem_reg~1171_q ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4672_combout ))))

	.dataa(\mem1|mem_reg~1427_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4672_combout ),
	.datad(\mem1|mem_reg~1171_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4673_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4673 .lut_mask = 16'h707C;
defparam \mem1|mem_reg~4673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~4681 (
// Equation(s):
// \mem1|mem_reg~4681_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4678_combout  & (\mem1|mem_reg~4680_combout )) # (!\mem1|mem_reg~4678_combout  & ((\mem1|mem_reg~4673_combout ))))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4678_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4678_combout ),
	.datac(\mem1|mem_reg~4680_combout ),
	.datad(\mem1|mem_reg~4673_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4681_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4681 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~2259feeder (
// Equation(s):
// \mem1|mem_reg~2259feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2259feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \mem1|mem_reg~2259 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2259 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2259 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \mem1|mem_reg~2131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2131 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~2515feeder (
// Equation(s):
// \mem1|mem_reg~2515feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2515feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2515feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2515feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \mem1|mem_reg~2515 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2515 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2515 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \mem1|mem_reg~2387 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2387 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~4664 (
// Equation(s):
// \mem1|mem_reg~4664_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~2515_q ) # ((!\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~2387_q  & \addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~2515_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~2387_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4664_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4664 .lut_mask = 16'hB8CC;
defparam \mem1|mem_reg~4664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~4665 (
// Equation(s):
// \mem1|mem_reg~4665_combout  = (\addr[4]~4_combout  & (((\mem1|mem_reg~4664_combout )))) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~4664_combout  & (\mem1|mem_reg~2259_q )) # (!\mem1|mem_reg~4664_combout  & ((\mem1|mem_reg~2131_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~2259_q ),
	.datac(\mem1|mem_reg~2131_q ),
	.datad(\mem1|mem_reg~4664_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4665_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4665 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneive_lcell_comb \mem1|mem_reg~6170 (
// Equation(s):
// \mem1|mem_reg~6170_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6170_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6170 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N5
dffeas \mem1|mem_reg~211 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~211 .is_wysiwyg = "true";
defparam \mem1|mem_reg~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \mem1|mem_reg~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~83 .is_wysiwyg = "true";
defparam \mem1|mem_reg~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~6171 (
// Equation(s):
// \mem1|mem_reg~6171_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6171_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6171 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \mem1|mem_reg~467 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~467 .is_wysiwyg = "true";
defparam \mem1|mem_reg~467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~6172 (
// Equation(s):
// \mem1|mem_reg~6172_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6172_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6172 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \mem1|mem_reg~339 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~339 .is_wysiwyg = "true";
defparam \mem1|mem_reg~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \mem1|mem_reg~4666 (
// Equation(s):
// \mem1|mem_reg~4666_combout  = (\addr[3]~10_combout  & (((!\addr[4]~4_combout )) # (!\mem1|mem_reg~467_q ))) # (!\addr[3]~10_combout  & (((!\mem1|mem_reg~339_q  & \addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~467_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~339_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4666_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4666 .lut_mask = 16'h47CC;
defparam \mem1|mem_reg~4666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~4667 (
// Equation(s):
// \mem1|mem_reg~4667_combout  = (\addr[4]~4_combout  & (((\mem1|mem_reg~4666_combout )))) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~4666_combout  & (!\mem1|mem_reg~211_q )) # (!\mem1|mem_reg~4666_combout  & ((\mem1|mem_reg~83_q )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~211_q ),
	.datac(\mem1|mem_reg~83_q ),
	.datad(\mem1|mem_reg~4666_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4667_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4667 .lut_mask = 16'hBB50;
defparam \mem1|mem_reg~4667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~4668 (
// Equation(s):
// \mem1|mem_reg~4668_combout  = (\addr[6]~8_combout  & (\addr[7]~1_combout )) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & (\mem1|mem_reg~4665_combout )) # (!\addr[7]~1_combout  & ((\mem1|mem_reg~4667_combout )))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4665_combout ),
	.datad(\mem1|mem_reg~4667_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4668_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4668 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~4668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N24
cycloneive_lcell_comb \mem1|mem_reg~6169 (
// Equation(s):
// \mem1|mem_reg~6169_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6169_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6169 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N25
dffeas \mem1|mem_reg~1491 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1491 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~6166 (
// Equation(s):
// \mem1|mem_reg~6166_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6166_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6166 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N3
dffeas \mem1|mem_reg~1235 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1235 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~6168 (
// Equation(s):
// \mem1|mem_reg~6168_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6168_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6168 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N1
dffeas \mem1|mem_reg~1107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1107 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N4
cycloneive_lcell_comb \mem1|mem_reg~6167 (
// Equation(s):
// \mem1|mem_reg~6167_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6167_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6167 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N5
dffeas \mem1|mem_reg~1363 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1363 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~4662 (
// Equation(s):
// \mem1|mem_reg~4662_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & ((!\mem1|mem_reg~1363_q ))) # (!\addr[4]~4_combout  & (!\mem1|mem_reg~1107_q ))))

	.dataa(\mem1|mem_reg~1107_q ),
	.datab(\addr[3]~10_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~1363_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4662_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4662 .lut_mask = 16'hC1F1;
defparam \mem1|mem_reg~4662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~4663 (
// Equation(s):
// \mem1|mem_reg~4663_combout  = (\mem1|mem_reg~4662_combout  & (((!\addr[3]~10_combout )) # (!\mem1|mem_reg~1491_q ))) # (!\mem1|mem_reg~4662_combout  & (((!\mem1|mem_reg~1235_q  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~1491_q ),
	.datab(\mem1|mem_reg~1235_q ),
	.datac(\mem1|mem_reg~4662_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4663_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4663 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~4663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
cycloneive_lcell_comb \mem1|mem_reg~3411feeder (
// Equation(s):
// \mem1|mem_reg~3411feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3411feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3411feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3411feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N25
dffeas \mem1|mem_reg~3411 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3411 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3411 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N31
dffeas \mem1|mem_reg~3155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3155 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~4669 (
// Equation(s):
// \mem1|mem_reg~4669_combout  = (\addr[3]~10_combout  & (((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & ((\addr[4]~4_combout  & (\mem1|mem_reg~3411_q )) # (!\addr[4]~4_combout  & ((\mem1|mem_reg~3155_q )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~3411_q ),
	.datac(\mem1|mem_reg~3155_q ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4669_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4669 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N3
dffeas \mem1|mem_reg~3539 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3539 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~3283feeder (
// Equation(s):
// \mem1|mem_reg~3283feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3283feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3283feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3283feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N29
dffeas \mem1|mem_reg~3283 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3283 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~4670 (
// Equation(s):
// \mem1|mem_reg~4670_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4669_combout  & (\mem1|mem_reg~3539_q )) # (!\mem1|mem_reg~4669_combout  & ((\mem1|mem_reg~3283_q ))))) # (!\addr[3]~10_combout  & (\mem1|mem_reg~4669_combout ))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~4669_combout ),
	.datac(\mem1|mem_reg~3539_q ),
	.datad(\mem1|mem_reg~3283_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4670_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4670 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~4671 (
// Equation(s):
// \mem1|mem_reg~4671_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4668_combout  & ((\mem1|mem_reg~4670_combout ))) # (!\mem1|mem_reg~4668_combout  & (\mem1|mem_reg~4663_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4668_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4668_combout ),
	.datac(\mem1|mem_reg~4663_combout ),
	.datad(\mem1|mem_reg~4670_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4671_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4671 .lut_mask = 16'hEC64;
defparam \mem1|mem_reg~4671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~4682 (
// Equation(s):
// \mem1|mem_reg~4682_combout  = (\addr[5]~6_combout  & (\addr[2]~12_combout )) # (!\addr[5]~6_combout  & ((\addr[2]~12_combout  & ((\mem1|mem_reg~4671_combout ))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~4681_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~4681_combout ),
	.datad(\mem1|mem_reg~4671_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4682_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4682 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~4693 (
// Equation(s):
// \mem1|mem_reg~4693_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4682_combout  & ((\mem1|mem_reg~4692_combout ))) # (!\mem1|mem_reg~4682_combout  & (\mem1|mem_reg~4661_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4682_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4661_combout ),
	.datac(\mem1|mem_reg~4692_combout ),
	.datad(\mem1|mem_reg~4682_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4693_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4693 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \mem1|mem_reg~6205 (
// Equation(s):
// \mem1|mem_reg~6205_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6205_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6205 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \mem1|mem_reg~3907 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3907 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~6204 (
// Equation(s):
// \mem1|mem_reg~6204_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6204_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6204 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \mem1|mem_reg~3395 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3395 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~3843feeder (
// Equation(s):
// \mem1|mem_reg~3843feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3843feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3843feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3843feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \mem1|mem_reg~3843 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3843feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3843 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3843 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \mem1|mem_reg~3331 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3331 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~4701 (
// Equation(s):
// \mem1|mem_reg~4701_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~3843_q ) # ((\addr[2]~12_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~3331_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3843_q ),
	.datac(\mem1|mem_reg~3331_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4701_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4701 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~4702 (
// Equation(s):
// \mem1|mem_reg~4702_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4701_combout  & (!\mem1|mem_reg~3907_q )) # (!\mem1|mem_reg~4701_combout  & ((!\mem1|mem_reg~3395_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4701_combout ))))

	.dataa(\mem1|mem_reg~3907_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3395_q ),
	.datad(\mem1|mem_reg~4701_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4702_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4702 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~6203 (
// Equation(s):
// \mem1|mem_reg~6203_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6203_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6203 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \mem1|mem_reg~835 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~835 .is_wysiwyg = "true";
defparam \mem1|mem_reg~835 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \mem1|mem_reg~6201 (
// Equation(s):
// \mem1|mem_reg~6201_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6201_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6201 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N27
dffeas \mem1|mem_reg~323 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~323 .is_wysiwyg = "true";
defparam \mem1|mem_reg~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~6202 (
// Equation(s):
// \mem1|mem_reg~6202_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6202_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6202 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N11
dffeas \mem1|mem_reg~771 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~771 .is_wysiwyg = "true";
defparam \mem1|mem_reg~771 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \mem1|mem_reg~259 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~259 .is_wysiwyg = "true";
defparam \mem1|mem_reg~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~4698 (
// Equation(s):
// \mem1|mem_reg~4698_combout  = (\addr[5]~6_combout  & (((\addr[2]~12_combout )) # (!\mem1|mem_reg~771_q ))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~259_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~771_q ),
	.datac(\mem1|mem_reg~259_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4698_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4698 .lut_mask = 16'hAA72;
defparam \mem1|mem_reg~4698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \mem1|mem_reg~4699 (
// Equation(s):
// \mem1|mem_reg~4699_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4698_combout  & (!\mem1|mem_reg~835_q )) # (!\mem1|mem_reg~4698_combout  & ((!\mem1|mem_reg~323_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4698_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~835_q ),
	.datac(\mem1|mem_reg~323_q ),
	.datad(\mem1|mem_reg~4698_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4699_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4699 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~4699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~6197 (
// Equation(s):
// \mem1|mem_reg~6197_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6197_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6197 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N29
dffeas \mem1|mem_reg~1347 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1347 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
cycloneive_lcell_comb \mem1|mem_reg~6200 (
// Equation(s):
// \mem1|mem_reg~6200_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6200_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6200 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N19
dffeas \mem1|mem_reg~1859 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1859 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1859 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~6198 (
// Equation(s):
// \mem1|mem_reg~6198_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6198_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6198 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N5
dffeas \mem1|mem_reg~1795 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1795 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1795 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~6199 (
// Equation(s):
// \mem1|mem_reg~6199_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6199_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6199 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N3
dffeas \mem1|mem_reg~1283 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1283 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~4696 (
// Equation(s):
// \mem1|mem_reg~4696_combout  = (\addr[5]~6_combout  & (((\addr[2]~12_combout )) # (!\mem1|mem_reg~1795_q ))) # (!\addr[5]~6_combout  & (((!\mem1|mem_reg~1283_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~1795_q ),
	.datab(\mem1|mem_reg~1283_q ),
	.datac(\addr[5]~6_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4696_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4696 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~4696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \mem1|mem_reg~4697 (
// Equation(s):
// \mem1|mem_reg~4697_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4696_combout  & ((!\mem1|mem_reg~1859_q ))) # (!\mem1|mem_reg~4696_combout  & (!\mem1|mem_reg~1347_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4696_combout ))))

	.dataa(\mem1|mem_reg~1347_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1859_q ),
	.datad(\mem1|mem_reg~4696_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4697_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4697 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~4697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~4700 (
// Equation(s):
// \mem1|mem_reg~4700_combout  = (\addr[7]~1_combout  & (\addr[6]~8_combout )) # (!\addr[7]~1_combout  & ((\addr[6]~8_combout  & ((\mem1|mem_reg~4697_combout ))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4699_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\mem1|mem_reg~4699_combout ),
	.datad(\mem1|mem_reg~4697_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4700_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4700 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \mem1|mem_reg~6195 (
// Equation(s):
// \mem1|mem_reg~6195_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6195_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6195 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \mem1|mem_reg~2371 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2371 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \mem1|mem_reg~6196 (
// Equation(s):
// \mem1|mem_reg~6196_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6196_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6196 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \mem1|mem_reg~2883 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2883 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~2819feeder (
// Equation(s):
// \mem1|mem_reg~2819feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2819feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2819feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2819feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \mem1|mem_reg~2819 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2819feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2819 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2819 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \mem1|mem_reg~2307 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2307 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~4694 (
// Equation(s):
// \mem1|mem_reg~4694_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~2819_q ) # ((\addr[2]~12_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~2307_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~2819_q ),
	.datac(\mem1|mem_reg~2307_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4694_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4694 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~4695 (
// Equation(s):
// \mem1|mem_reg~4695_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4694_combout  & ((!\mem1|mem_reg~2883_q ))) # (!\mem1|mem_reg~4694_combout  & (!\mem1|mem_reg~2371_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4694_combout ))))

	.dataa(\mem1|mem_reg~2371_q ),
	.datab(\mem1|mem_reg~2883_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4694_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4695_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4695 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~4703 (
// Equation(s):
// \mem1|mem_reg~4703_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4700_combout  & (\mem1|mem_reg~4702_combout )) # (!\mem1|mem_reg~4700_combout  & ((\mem1|mem_reg~4695_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4700_combout ))))

	.dataa(\mem1|mem_reg~4702_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4700_combout ),
	.datad(\mem1|mem_reg~4695_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4703_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4703 .lut_mask = 16'hBCB0;
defparam \mem1|mem_reg~4703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~6230 (
// Equation(s):
// \mem1|mem_reg~6230_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6230_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6230 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N19
dffeas \mem1|mem_reg~963 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6230_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~963 .is_wysiwyg = "true";
defparam \mem1|mem_reg~963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \mem1|mem_reg~6232 (
// Equation(s):
// \mem1|mem_reg~6232_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6232_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6232 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \mem1|mem_reg~3011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6232_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3011 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \mem1|mem_reg~6231 (
// Equation(s):
// \mem1|mem_reg~6231_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6231_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6231 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \mem1|mem_reg~899 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6231_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~899 .is_wysiwyg = "true";
defparam \mem1|mem_reg~899 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \mem1|mem_reg~2947 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2947 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2947 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~4727 (
// Equation(s):
// \mem1|mem_reg~4727_combout  = (\addr[2]~12_combout  & (((\addr[7]~1_combout )))) # (!\addr[2]~12_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~2947_q ))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~899_q ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~899_q ),
	.datac(\mem1|mem_reg~2947_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4727_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4727 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~4727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~4728 (
// Equation(s):
// \mem1|mem_reg~4728_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4727_combout  & ((!\mem1|mem_reg~3011_q ))) # (!\mem1|mem_reg~4727_combout  & (!\mem1|mem_reg~963_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4727_combout ))))

	.dataa(\mem1|mem_reg~963_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3011_q ),
	.datad(\mem1|mem_reg~4727_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4728_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4728 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~4728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \mem1|mem_reg~6234 (
// Equation(s):
// \mem1|mem_reg~6234_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6234_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6234 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \mem1|mem_reg~387 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6234_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~387 .is_wysiwyg = "true";
defparam \mem1|mem_reg~387 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \mem1|mem_reg~2435 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2435 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~4729 (
// Equation(s):
// \mem1|mem_reg~4729_combout  = (\addr[2]~12_combout  & (((\addr[7]~1_combout )))) # (!\addr[2]~12_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~2435_q ))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~387_q ))))

	.dataa(\mem1|mem_reg~387_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2435_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4729_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4729 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~4729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~6235 (
// Equation(s):
// \mem1|mem_reg~6235_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6235_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6235 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N25
dffeas \mem1|mem_reg~2499 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2499 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2499 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~6233 (
// Equation(s):
// \mem1|mem_reg~6233_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6233_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6233 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N5
dffeas \mem1|mem_reg~451 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6233_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~451 .is_wysiwyg = "true";
defparam \mem1|mem_reg~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~4730 (
// Equation(s):
// \mem1|mem_reg~4730_combout  = (\mem1|mem_reg~4729_combout  & (((!\addr[2]~12_combout )) # (!\mem1|mem_reg~2499_q ))) # (!\mem1|mem_reg~4729_combout  & (((!\mem1|mem_reg~451_q  & \addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~4729_combout ),
	.datab(\mem1|mem_reg~2499_q ),
	.datac(\mem1|mem_reg~451_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4730_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4730 .lut_mask = 16'h27AA;
defparam \mem1|mem_reg~4730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~4731 (
// Equation(s):
// \mem1|mem_reg~4731_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4728_combout ) # ((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4730_combout  & !\addr[6]~8_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~4728_combout ),
	.datac(\mem1|mem_reg~4730_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4731_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4731 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \mem1|mem_reg~6237 (
// Equation(s):
// \mem1|mem_reg~6237_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6237_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6237 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \mem1|mem_reg~1923 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6237_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1923 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1923 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \mem1|mem_reg~3971 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3971 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~4732 (
// Equation(s):
// \mem1|mem_reg~4732_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~3971_q ) # (\addr[2]~12_combout )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~1923_q  & ((!\addr[2]~12_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~1923_q ),
	.datac(\mem1|mem_reg~3971_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4732_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4732 .lut_mask = 16'hAAB1;
defparam \mem1|mem_reg~4732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \mem1|mem_reg~6238 (
// Equation(s):
// \mem1|mem_reg~6238_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6238_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6238 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \mem1|mem_reg~4035 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4035 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4035 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~6236 (
// Equation(s):
// \mem1|mem_reg~6236_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6236_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6236 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N15
dffeas \mem1|mem_reg~1987 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1987 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~4733 (
// Equation(s):
// \mem1|mem_reg~4733_combout  = (\mem1|mem_reg~4732_combout  & (((!\addr[2]~12_combout )) # (!\mem1|mem_reg~4035_q ))) # (!\mem1|mem_reg~4732_combout  & (((!\mem1|mem_reg~1987_q  & \addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~4732_combout ),
	.datab(\mem1|mem_reg~4035_q ),
	.datac(\mem1|mem_reg~1987_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4733_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4733 .lut_mask = 16'h27AA;
defparam \mem1|mem_reg~4733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~6227 (
// Equation(s):
// \mem1|mem_reg~6227_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6227_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6227 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \mem1|mem_reg~1475 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6227_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1475 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \mem1|mem_reg~6229 (
// Equation(s):
// \mem1|mem_reg~6229_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6229_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6229 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \mem1|mem_reg~3523 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3523 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \mem1|mem_reg~6228 (
// Equation(s):
// \mem1|mem_reg~6228_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6228_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6228 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N3
dffeas \mem1|mem_reg~1411 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1411 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1411 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \mem1|mem_reg~3459 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3459 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~4725 (
// Equation(s):
// \mem1|mem_reg~4725_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~3459_q ) # (\addr[2]~12_combout )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~1411_q  & ((!\addr[2]~12_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~1411_q ),
	.datac(\mem1|mem_reg~3459_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4725_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4725 .lut_mask = 16'hAAB1;
defparam \mem1|mem_reg~4725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~4726 (
// Equation(s):
// \mem1|mem_reg~4726_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4725_combout  & ((!\mem1|mem_reg~3523_q ))) # (!\mem1|mem_reg~4725_combout  & (!\mem1|mem_reg~1475_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4725_combout ))))

	.dataa(\mem1|mem_reg~1475_q ),
	.datab(\mem1|mem_reg~3523_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4725_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4726_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4726 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~4734 (
// Equation(s):
// \mem1|mem_reg~4734_combout  = (\addr[6]~8_combout  & ((\mem1|mem_reg~4731_combout  & (\mem1|mem_reg~4733_combout )) # (!\mem1|mem_reg~4731_combout  & ((\mem1|mem_reg~4726_combout ))))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4731_combout ))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4731_combout ),
	.datac(\mem1|mem_reg~4733_combout ),
	.datad(\mem1|mem_reg~4726_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4734_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4734 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~4734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
cycloneive_lcell_comb \mem1|mem_reg~6215 (
// Equation(s):
// \mem1|mem_reg~6215_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6215_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6215 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N21
dffeas \mem1|mem_reg~3779 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3779 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3779 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \mem1|mem_reg~6214 (
// Equation(s):
// \mem1|mem_reg~6214_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6214_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6214 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \mem1|mem_reg~3267 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3267 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~3715feeder (
// Equation(s):
// \mem1|mem_reg~3715feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3715feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3715feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3715feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \mem1|mem_reg~3715 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3715 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3715 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \mem1|mem_reg~3203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3203 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~4711 (
// Equation(s):
// \mem1|mem_reg~4711_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~3715_q ) # ((\addr[2]~12_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~3203_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~3715_q ),
	.datac(\mem1|mem_reg~3203_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4711_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4711 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~4712 (
// Equation(s):
// \mem1|mem_reg~4712_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4711_combout  & (!\mem1|mem_reg~3779_q )) # (!\mem1|mem_reg~4711_combout  & ((!\mem1|mem_reg~3267_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4711_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~3779_q ),
	.datac(\mem1|mem_reg~3267_q ),
	.datad(\mem1|mem_reg~4711_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4712_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4712 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~4712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~6213 (
// Equation(s):
// \mem1|mem_reg~6213_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6213_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6213 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \mem1|mem_reg~707 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~707 .is_wysiwyg = "true";
defparam \mem1|mem_reg~707 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N13
dffeas \mem1|mem_reg~195 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~195 .is_wysiwyg = "true";
defparam \mem1|mem_reg~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~6212 (
// Equation(s):
// \mem1|mem_reg~6212_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6212_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6212 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \mem1|mem_reg~643 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~643 .is_wysiwyg = "true";
defparam \mem1|mem_reg~643 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \mem1|mem_reg~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~131 .is_wysiwyg = "true";
defparam \mem1|mem_reg~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \mem1|mem_reg~4708 (
// Equation(s):
// \mem1|mem_reg~4708_combout  = (\addr[5]~6_combout  & (((\addr[2]~12_combout )) # (!\mem1|mem_reg~643_q ))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~131_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~643_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~131_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4708_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4708 .lut_mask = 16'hCC74;
defparam \mem1|mem_reg~4708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~4709 (
// Equation(s):
// \mem1|mem_reg~4709_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4708_combout  & (!\mem1|mem_reg~707_q )) # (!\mem1|mem_reg~4708_combout  & ((\mem1|mem_reg~195_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4708_combout ))))

	.dataa(\mem1|mem_reg~707_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~195_q ),
	.datad(\mem1|mem_reg~4708_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4709_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4709 .lut_mask = 16'h77C0;
defparam \mem1|mem_reg~4709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \mem1|mem_reg~6210 (
// Equation(s):
// \mem1|mem_reg~6210_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6210_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6210 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \mem1|mem_reg~2243 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2243 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~6211 (
// Equation(s):
// \mem1|mem_reg~6211_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6211_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6211 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N19
dffeas \mem1|mem_reg~2755 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2755 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \mem1|mem_reg~2691feeder (
// Equation(s):
// \mem1|mem_reg~2691feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2691feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2691feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2691feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \mem1|mem_reg~2691 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2691feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2691 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2691 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \mem1|mem_reg~2179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2179 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~4706 (
// Equation(s):
// \mem1|mem_reg~4706_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~2691_q ) # ((\addr[2]~12_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~2179_q  & !\addr[2]~12_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~2691_q ),
	.datac(\mem1|mem_reg~2179_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4706_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4706 .lut_mask = 16'hAAD8;
defparam \mem1|mem_reg~4706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~4707 (
// Equation(s):
// \mem1|mem_reg~4707_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4706_combout  & ((!\mem1|mem_reg~2755_q ))) # (!\mem1|mem_reg~4706_combout  & (!\mem1|mem_reg~2243_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4706_combout ))))

	.dataa(\mem1|mem_reg~2243_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2755_q ),
	.datad(\mem1|mem_reg~4706_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4707_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4707 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~4707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~4710 (
// Equation(s):
// \mem1|mem_reg~4710_combout  = (\addr[6]~8_combout  & (((\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~4707_combout ))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4709_combout ))))

	.dataa(\mem1|mem_reg~4709_combout ),
	.datab(\addr[6]~8_combout ),
	.datac(\addr[7]~1_combout ),
	.datad(\mem1|mem_reg~4707_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4710_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4710 .lut_mask = 16'hF2C2;
defparam \mem1|mem_reg~4710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \mem1|mem_reg~6209 (
// Equation(s):
// \mem1|mem_reg~6209_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6209_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6209 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N27
dffeas \mem1|mem_reg~1731 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1731 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \mem1|mem_reg~6206 (
// Equation(s):
// \mem1|mem_reg~6206_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6206_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6206 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N7
dffeas \mem1|mem_reg~1219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1219 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~6208 (
// Equation(s):
// \mem1|mem_reg~6208_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6208_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6208 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N5
dffeas \mem1|mem_reg~1155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1155 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N26
cycloneive_lcell_comb \mem1|mem_reg~6207 (
// Equation(s):
// \mem1|mem_reg~6207_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6207_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6207 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N27
dffeas \mem1|mem_reg~1667 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1667 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \mem1|mem_reg~4704 (
// Equation(s):
// \mem1|mem_reg~4704_combout  = (\addr[2]~12_combout  & (((\addr[5]~6_combout )))) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~1667_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~1155_q ))))

	.dataa(\mem1|mem_reg~1155_q ),
	.datab(\mem1|mem_reg~1667_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4704_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4704 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \mem1|mem_reg~4705 (
// Equation(s):
// \mem1|mem_reg~4705_combout  = (\mem1|mem_reg~4704_combout  & (((!\addr[2]~12_combout )) # (!\mem1|mem_reg~1731_q ))) # (!\mem1|mem_reg~4704_combout  & (((!\mem1|mem_reg~1219_q  & \addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~1731_q ),
	.datab(\mem1|mem_reg~1219_q ),
	.datac(\mem1|mem_reg~4704_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4705_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4705 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~4705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~4713 (
// Equation(s):
// \mem1|mem_reg~4713_combout  = (\mem1|mem_reg~4710_combout  & ((\mem1|mem_reg~4712_combout ) # ((!\addr[6]~8_combout )))) # (!\mem1|mem_reg~4710_combout  & (((\mem1|mem_reg~4705_combout  & \addr[6]~8_combout ))))

	.dataa(\mem1|mem_reg~4712_combout ),
	.datab(\mem1|mem_reg~4710_combout ),
	.datac(\mem1|mem_reg~4705_combout ),
	.datad(\addr[6]~8_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4713_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4713 .lut_mask = 16'hB8CC;
defparam \mem1|mem_reg~4713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~6225 (
// Equation(s):
// \mem1|mem_reg~6225_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6225_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6225 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \mem1|mem_reg~3139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3139 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \mem1|mem_reg~6226 (
// Equation(s):
// \mem1|mem_reg~6226_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6226_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6226 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \mem1|mem_reg~3651 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6226_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3651 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~3587feeder (
// Equation(s):
// \mem1|mem_reg~3587feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3587feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3587feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3587feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \mem1|mem_reg~3587 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3587feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3587 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3587 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \mem1|mem_reg~3075 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3075_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3075 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3075 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~4721 (
// Equation(s):
// \mem1|mem_reg~4721_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~3587_q ) # ((\addr[2]~12_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~3075_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~3587_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~3075_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4721_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4721 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~4722 (
// Equation(s):
// \mem1|mem_reg~4722_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4721_combout  & ((!\mem1|mem_reg~3651_q ))) # (!\mem1|mem_reg~4721_combout  & (!\mem1|mem_reg~3139_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4721_combout ))))

	.dataa(\mem1|mem_reg~3139_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3651_q ),
	.datad(\mem1|mem_reg~4721_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4722_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4722 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~4722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~6220 (
// Equation(s):
// \mem1|mem_reg~6220_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6220_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6220 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \mem1|mem_reg~1027 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6220_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1027 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1027 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~6219 (
// Equation(s):
// \mem1|mem_reg~6219_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6219_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6219 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N9
dffeas \mem1|mem_reg~1539 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1539 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~4716 (
// Equation(s):
// \mem1|mem_reg~4716_combout  = (\addr[2]~12_combout  & (((\addr[5]~6_combout )))) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~1539_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~1027_q ))))

	.dataa(\mem1|mem_reg~1027_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~1539_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4716_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4716 .lut_mask = 16'hCF11;
defparam \mem1|mem_reg~4716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~6221 (
// Equation(s):
// \mem1|mem_reg~6221_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6221_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6221 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \mem1|mem_reg~1603 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6221_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1603 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~6218 (
// Equation(s):
// \mem1|mem_reg~6218_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6218_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6218 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N15
dffeas \mem1|mem_reg~1091 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1091_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1091 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1091 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~4717 (
// Equation(s):
// \mem1|mem_reg~4717_combout  = (\mem1|mem_reg~4716_combout  & (((!\addr[2]~12_combout )) # (!\mem1|mem_reg~1603_q ))) # (!\mem1|mem_reg~4716_combout  & (((!\mem1|mem_reg~1091_q  & \addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~4716_combout ),
	.datab(\mem1|mem_reg~1603_q ),
	.datac(\mem1|mem_reg~1091_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4717_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4717 .lut_mask = 16'h27AA;
defparam \mem1|mem_reg~4717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~6224 (
// Equation(s):
// \mem1|mem_reg~6224_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6224_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6224 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \mem1|mem_reg~579 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6224_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~579 .is_wysiwyg = "true";
defparam \mem1|mem_reg~579 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \mem1|mem_reg~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~67 .is_wysiwyg = "true";
defparam \mem1|mem_reg~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~6223 (
// Equation(s):
// \mem1|mem_reg~6223_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6223_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6223 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \mem1|mem_reg~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \mem1|mem_reg~6222 (
// Equation(s):
// \mem1|mem_reg~6222_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6222_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6222 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \mem1|mem_reg~515 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6222_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5761_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~515 .is_wysiwyg = "true";
defparam \mem1|mem_reg~515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \mem1|mem_reg~4718 (
// Equation(s):
// \mem1|mem_reg~4718_combout  = (\addr[2]~12_combout  & (((\addr[5]~6_combout )))) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~515_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~3_q ))))

	.dataa(\mem1|mem_reg~3_q ),
	.datab(\mem1|mem_reg~515_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4718_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4718 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~4719 (
// Equation(s):
// \mem1|mem_reg~4719_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4718_combout  & (!\mem1|mem_reg~579_q )) # (!\mem1|mem_reg~4718_combout  & ((\mem1|mem_reg~67_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4718_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~579_q ),
	.datac(\mem1|mem_reg~67_q ),
	.datad(\mem1|mem_reg~4718_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4719_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4719 .lut_mask = 16'h77A0;
defparam \mem1|mem_reg~4719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~4720 (
// Equation(s):
// \mem1|mem_reg~4720_combout  = (\addr[6]~8_combout  & ((\addr[7]~1_combout ) # ((\mem1|mem_reg~4717_combout )))) # (!\addr[6]~8_combout  & (!\addr[7]~1_combout  & ((\mem1|mem_reg~4719_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4717_combout ),
	.datad(\mem1|mem_reg~4719_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4720_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4720 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~6217 (
// Equation(s):
// \mem1|mem_reg~6217_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6217_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6217 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \mem1|mem_reg~2627 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6217_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2627 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~6216 (
// Equation(s):
// \mem1|mem_reg~6216_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6216_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6216 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \mem1|mem_reg~2115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2115 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2115 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \mem1|mem_reg~2563 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2563 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2563 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N15
dffeas \mem1|mem_reg~2051 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2051 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2051 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \mem1|mem_reg~4714 (
// Equation(s):
// \mem1|mem_reg~4714_combout  = (\addr[2]~12_combout  & (((\addr[5]~6_combout )))) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2563_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2051_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2563_q ),
	.datac(\mem1|mem_reg~2051_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4714_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4714 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~4715 (
// Equation(s):
// \mem1|mem_reg~4715_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4714_combout  & (!\mem1|mem_reg~2627_q )) # (!\mem1|mem_reg~4714_combout  & ((!\mem1|mem_reg~2115_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4714_combout ))))

	.dataa(\mem1|mem_reg~2627_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2115_q ),
	.datad(\mem1|mem_reg~4714_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4715_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4715 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~4715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~4723 (
// Equation(s):
// \mem1|mem_reg~4723_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4720_combout  & (\mem1|mem_reg~4722_combout )) # (!\mem1|mem_reg~4720_combout  & ((\mem1|mem_reg~4715_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4720_combout ))))

	.dataa(\mem1|mem_reg~4722_combout ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~4720_combout ),
	.datad(\mem1|mem_reg~4715_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4723_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4723 .lut_mask = 16'hBCB0;
defparam \mem1|mem_reg~4723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \mem1|mem_reg~4724 (
// Equation(s):
// \mem1|mem_reg~4724_combout  = (\addr[4]~4_combout  & (((\addr[3]~10_combout )))) # (!\addr[4]~4_combout  & ((\addr[3]~10_combout  & (\mem1|mem_reg~4713_combout )) # (!\addr[3]~10_combout  & ((\mem1|mem_reg~4723_combout )))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4713_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~4723_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4724_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4724 .lut_mask = 16'hE5E0;
defparam \mem1|mem_reg~4724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~4735 (
// Equation(s):
// \mem1|mem_reg~4735_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4724_combout  & ((\mem1|mem_reg~4734_combout ))) # (!\mem1|mem_reg~4724_combout  & (\mem1|mem_reg~4703_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4724_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4703_combout ),
	.datac(\mem1|mem_reg~4734_combout ),
	.datad(\mem1|mem_reg~4724_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4735_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4735 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \mem1|mem_reg~4736 (
// Equation(s):
// \mem1|mem_reg~4736_combout  = (\addr[0]~16_combout  & ((\addr[1]~14_combout ) # ((\mem1|mem_reg~4693_combout )))) # (!\addr[0]~16_combout  & (!\addr[1]~14_combout  & ((\mem1|mem_reg~4735_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~4693_combout ),
	.datad(\mem1|mem_reg~4735_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4736_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4736 .lut_mask = 16'hB9A8;
defparam \mem1|mem_reg~4736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneive_lcell_comb \mem1|mem_reg~6105 (
// Equation(s):
// \mem1|mem_reg~6105_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6105_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6105 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \mem1|mem_reg~803 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~803 .is_wysiwyg = "true";
defparam \mem1|mem_reg~803 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N7
dffeas \mem1|mem_reg~2851 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2851 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2851 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~4610 (
// Equation(s):
// \mem1|mem_reg~4610_combout  = (\addr[7]~1_combout  & (((\mem1|mem_reg~2851_q ) # (\addr[2]~12_combout )))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~803_q  & ((!\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~803_q ),
	.datab(\addr[7]~1_combout ),
	.datac(\mem1|mem_reg~2851_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4610_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4610 .lut_mask = 16'hCCD1;
defparam \mem1|mem_reg~4610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~6104 (
// Equation(s):
// \mem1|mem_reg~6104_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6104_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6104 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \mem1|mem_reg~867 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~867 .is_wysiwyg = "true";
defparam \mem1|mem_reg~867 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneive_lcell_comb \mem1|mem_reg~6106 (
// Equation(s):
// \mem1|mem_reg~6106_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6106_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6106 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N17
dffeas \mem1|mem_reg~2915 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2915 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~4611 (
// Equation(s):
// \mem1|mem_reg~4611_combout  = (\mem1|mem_reg~4610_combout  & (((!\mem1|mem_reg~2915_q )) # (!\addr[2]~12_combout ))) # (!\mem1|mem_reg~4610_combout  & (\addr[2]~12_combout  & (!\mem1|mem_reg~867_q )))

	.dataa(\mem1|mem_reg~4610_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~867_q ),
	.datad(\mem1|mem_reg~2915_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4611_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4611 .lut_mask = 16'h26AE;
defparam \mem1|mem_reg~4611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~6109 (
// Equation(s):
// \mem1|mem_reg~6109_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6109_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6109 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N7
dffeas \mem1|mem_reg~3427 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3427 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneive_lcell_comb \mem1|mem_reg~6107 (
// Equation(s):
// \mem1|mem_reg~6107_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6107_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6107 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N27
dffeas \mem1|mem_reg~1379 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1379 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneive_lcell_comb \mem1|mem_reg~6108 (
// Equation(s):
// \mem1|mem_reg~6108_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6108_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6108 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N29
dffeas \mem1|mem_reg~1315 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1315 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1315 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \mem1|mem_reg~3363 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3363 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~4612 (
// Equation(s):
// \mem1|mem_reg~4612_combout  = (\addr[2]~12_combout  & (((\addr[7]~1_combout )))) # (!\addr[2]~12_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~3363_q ))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~1315_q ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~1315_q ),
	.datac(\mem1|mem_reg~3363_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4612_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4612 .lut_mask = 16'hFA11;
defparam \mem1|mem_reg~4612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~4613 (
// Equation(s):
// \mem1|mem_reg~4613_combout  = (\mem1|mem_reg~4612_combout  & (((!\addr[2]~12_combout )) # (!\mem1|mem_reg~3427_q ))) # (!\mem1|mem_reg~4612_combout  & (((!\mem1|mem_reg~1379_q  & \addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~3427_q ),
	.datab(\mem1|mem_reg~1379_q ),
	.datac(\mem1|mem_reg~4612_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4613_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4613 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~4613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cycloneive_lcell_comb \mem1|mem_reg~6110 (
// Equation(s):
// \mem1|mem_reg~6110_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6110_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6110 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N19
dffeas \mem1|mem_reg~355 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~355 .is_wysiwyg = "true";
defparam \mem1|mem_reg~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N26
cycloneive_lcell_comb \mem1|mem_reg~6111 (
// Equation(s):
// \mem1|mem_reg~6111_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6111_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6111 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N27
dffeas \mem1|mem_reg~291 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~291 .is_wysiwyg = "true";
defparam \mem1|mem_reg~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N11
dffeas \mem1|mem_reg~2339 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2339 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
cycloneive_lcell_comb \mem1|mem_reg~4614 (
// Equation(s):
// \mem1|mem_reg~4614_combout  = (\addr[2]~12_combout  & (((\addr[7]~1_combout )))) # (!\addr[2]~12_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~2339_q ))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~291_q ))))

	.dataa(\mem1|mem_reg~291_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2339_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4614_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4614 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~4614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~6112 (
// Equation(s):
// \mem1|mem_reg~6112_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6112_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6112 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N23
dffeas \mem1|mem_reg~2403 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2403 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N28
cycloneive_lcell_comb \mem1|mem_reg~4615 (
// Equation(s):
// \mem1|mem_reg~4615_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4614_combout  & ((!\mem1|mem_reg~2403_q ))) # (!\mem1|mem_reg~4614_combout  & (!\mem1|mem_reg~355_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4614_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~355_q ),
	.datac(\mem1|mem_reg~4614_combout ),
	.datad(\mem1|mem_reg~2403_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4615_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4615 .lut_mask = 16'h52F2;
defparam \mem1|mem_reg~4615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N30
cycloneive_lcell_comb \mem1|mem_reg~4616 (
// Equation(s):
// \mem1|mem_reg~4616_combout  = (\addr[5]~6_combout  & (((\addr[6]~8_combout )))) # (!\addr[5]~6_combout  & ((\addr[6]~8_combout  & (\mem1|mem_reg~4613_combout )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~4615_combout )))))

	.dataa(\mem1|mem_reg~4613_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4615_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4616_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4616 .lut_mask = 16'hE3E0;
defparam \mem1|mem_reg~4616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N12
cycloneive_lcell_comb \mem1|mem_reg~6113 (
// Equation(s):
// \mem1|mem_reg~6113_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6113_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6113 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N13
dffeas \mem1|mem_reg~1891 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1891 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N24
cycloneive_lcell_comb \mem1|mem_reg~6114 (
// Equation(s):
// \mem1|mem_reg~6114_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6114_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6114 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N25
dffeas \mem1|mem_reg~1827 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1827 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1827 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \mem1|mem_reg~3875 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3875 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~4617 (
// Equation(s):
// \mem1|mem_reg~4617_combout  = (\addr[2]~12_combout  & (((\addr[7]~1_combout )))) # (!\addr[2]~12_combout  & ((\addr[7]~1_combout  & ((\mem1|mem_reg~3875_q ))) # (!\addr[7]~1_combout  & (!\mem1|mem_reg~1827_q ))))

	.dataa(\mem1|mem_reg~1827_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~3875_q ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4617_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4617 .lut_mask = 16'hFC11;
defparam \mem1|mem_reg~4617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~6115 (
// Equation(s):
// \mem1|mem_reg~6115_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6115_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6115 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N9
dffeas \mem1|mem_reg~3939 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3939 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3939 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~4618 (
// Equation(s):
// \mem1|mem_reg~4618_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4617_combout  & ((!\mem1|mem_reg~3939_q ))) # (!\mem1|mem_reg~4617_combout  & (!\mem1|mem_reg~1891_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4617_combout ))))

	.dataa(\mem1|mem_reg~1891_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~4617_combout ),
	.datad(\mem1|mem_reg~3939_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4618_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4618 .lut_mask = 16'h34F4;
defparam \mem1|mem_reg~4618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N0
cycloneive_lcell_comb \mem1|mem_reg~4619 (
// Equation(s):
// \mem1|mem_reg~4619_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~4616_combout  & ((\mem1|mem_reg~4618_combout ))) # (!\mem1|mem_reg~4616_combout  & (\mem1|mem_reg~4611_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~4616_combout ))))

	.dataa(\mem1|mem_reg~4611_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~4616_combout ),
	.datad(\mem1|mem_reg~4618_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4619_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4619 .lut_mask = 16'hF838;
defparam \mem1|mem_reg~4619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \mem1|mem_reg~6148 (
// Equation(s):
// \mem1|mem_reg~6148_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6148_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6148 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \mem1|mem_reg~3555 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3555 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~6149 (
// Equation(s):
// \mem1|mem_reg~6149_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6149_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6149 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N5
dffeas \mem1|mem_reg~4067 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4067_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4067 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4067 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \mem1|mem_reg~4003feeder (
// Equation(s):
// \mem1|mem_reg~4003feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4003feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4003feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~4003feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \mem1|mem_reg~4003 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~4003feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~4003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~4003 .is_wysiwyg = "true";
defparam \mem1|mem_reg~4003 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N3
dffeas \mem1|mem_reg~3491 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3491 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~4648 (
// Equation(s):
// \mem1|mem_reg~4648_combout  = (\addr[2]~12_combout  & (((\addr[5]~6_combout )))) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~4003_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~3491_q )))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~4003_q ),
	.datac(\mem1|mem_reg~3491_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4648_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4648 .lut_mask = 16'hEE50;
defparam \mem1|mem_reg~4648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~4649 (
// Equation(s):
// \mem1|mem_reg~4649_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4648_combout  & ((!\mem1|mem_reg~4067_q ))) # (!\mem1|mem_reg~4648_combout  & (!\mem1|mem_reg~3555_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4648_combout ))))

	.dataa(\mem1|mem_reg~3555_q ),
	.datab(\mem1|mem_reg~4067_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4648_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4649_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4649 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneive_lcell_comb \mem1|mem_reg~6147 (
// Equation(s):
// \mem1|mem_reg~6147_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6147_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6147 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N23
dffeas \mem1|mem_reg~995 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~995 .is_wysiwyg = "true";
defparam \mem1|mem_reg~995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneive_lcell_comb \mem1|mem_reg~6144 (
// Equation(s):
// \mem1|mem_reg~6144_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6144_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6144 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N5
dffeas \mem1|mem_reg~483 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~483 .is_wysiwyg = "true";
defparam \mem1|mem_reg~483 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~6146 (
// Equation(s):
// \mem1|mem_reg~6146_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6146_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6146 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \mem1|mem_reg~419 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~419 .is_wysiwyg = "true";
defparam \mem1|mem_reg~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~6145 (
// Equation(s):
// \mem1|mem_reg~6145_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6145_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6145 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N29
dffeas \mem1|mem_reg~931 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~931 .is_wysiwyg = "true";
defparam \mem1|mem_reg~931 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~4645 (
// Equation(s):
// \mem1|mem_reg~4645_combout  = (\addr[2]~12_combout  & (((\addr[5]~6_combout )))) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~931_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~419_q ))))

	.dataa(\mem1|mem_reg~419_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~931_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4645_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4645 .lut_mask = 16'hC1F1;
defparam \mem1|mem_reg~4645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \mem1|mem_reg~4646 (
// Equation(s):
// \mem1|mem_reg~4646_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4645_combout  & (!\mem1|mem_reg~995_q )) # (!\mem1|mem_reg~4645_combout  & ((!\mem1|mem_reg~483_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4645_combout ))))

	.dataa(\mem1|mem_reg~995_q ),
	.datab(\mem1|mem_reg~483_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4645_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4646_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4646 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneive_lcell_comb \mem1|mem_reg~6143 (
// Equation(s):
// \mem1|mem_reg~6143_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6143_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6143 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N13
dffeas \mem1|mem_reg~3043 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3043 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3043 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~6142 (
// Equation(s):
// \mem1|mem_reg~6142_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6142_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6142 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N11
dffeas \mem1|mem_reg~2531 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5650_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2531 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2531 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \mem1|mem_reg~2467 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2467 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~2979feeder (
// Equation(s):
// \mem1|mem_reg~2979feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2979feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2979feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~2979feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \mem1|mem_reg~2979 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2979feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2979 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~4643 (
// Equation(s):
// \mem1|mem_reg~4643_combout  = (\addr[5]~6_combout  & ((\addr[2]~12_combout ) # ((\mem1|mem_reg~2979_q )))) # (!\addr[5]~6_combout  & (!\addr[2]~12_combout  & (\mem1|mem_reg~2467_q )))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2467_q ),
	.datad(\mem1|mem_reg~2979_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4643_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4643 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~4643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~4644 (
// Equation(s):
// \mem1|mem_reg~4644_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4643_combout  & (!\mem1|mem_reg~3043_q )) # (!\mem1|mem_reg~4643_combout  & ((!\mem1|mem_reg~2531_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4643_combout ))))

	.dataa(\mem1|mem_reg~3043_q ),
	.datab(\mem1|mem_reg~2531_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4643_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4644_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4644 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~4647 (
// Equation(s):
// \mem1|mem_reg~4647_combout  = (\addr[7]~1_combout  & (((\addr[6]~8_combout ) # (\mem1|mem_reg~4644_combout )))) # (!\addr[7]~1_combout  & (\mem1|mem_reg~4646_combout  & (!\addr[6]~8_combout )))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4646_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4644_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4647_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4647 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~4647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~6138 (
// Equation(s):
// \mem1|mem_reg~6138_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6138_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6138 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N19
dffeas \mem1|mem_reg~1507 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1507 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N2
cycloneive_lcell_comb \mem1|mem_reg~6141 (
// Equation(s):
// \mem1|mem_reg~6141_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6141_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6141 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N16
cycloneive_lcell_comb \mem1|mem_reg~2019feeder (
// Equation(s):
// \mem1|mem_reg~2019feeder_combout  = \mem1|mem_reg~6141_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|mem_reg~6141_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2019feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2019feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2019feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N17
dffeas \mem1|mem_reg~2019 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2019feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2019 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~6139 (
// Equation(s):
// \mem1|mem_reg~6139_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6139_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6139 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N27
dffeas \mem1|mem_reg~1955 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1955 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1955 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cycloneive_lcell_comb \mem1|mem_reg~6140 (
// Equation(s):
// \mem1|mem_reg~6140_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6140_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6140 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N13
dffeas \mem1|mem_reg~1443 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1443 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneive_lcell_comb \mem1|mem_reg~4641 (
// Equation(s):
// \mem1|mem_reg~4641_combout  = (\addr[5]~6_combout  & (((\addr[2]~12_combout )) # (!\mem1|mem_reg~1955_q ))) # (!\addr[5]~6_combout  & (((!\addr[2]~12_combout  & !\mem1|mem_reg~1443_q ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~1955_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~1443_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4641_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4641 .lut_mask = 16'hA2A7;
defparam \mem1|mem_reg~4641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~4642 (
// Equation(s):
// \mem1|mem_reg~4642_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4641_combout  & ((!\mem1|mem_reg~2019_q ))) # (!\mem1|mem_reg~4641_combout  & (!\mem1|mem_reg~1507_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4641_combout ))))

	.dataa(\mem1|mem_reg~1507_q ),
	.datab(\mem1|mem_reg~2019_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4641_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4642_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4642 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~4642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~4650 (
// Equation(s):
// \mem1|mem_reg~4650_combout  = (\mem1|mem_reg~4647_combout  & ((\mem1|mem_reg~4649_combout ) # ((!\addr[6]~8_combout )))) # (!\mem1|mem_reg~4647_combout  & (((\addr[6]~8_combout  & \mem1|mem_reg~4642_combout ))))

	.dataa(\mem1|mem_reg~4649_combout ),
	.datab(\mem1|mem_reg~4647_combout ),
	.datac(\addr[6]~8_combout ),
	.datad(\mem1|mem_reg~4642_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4650_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4650 .lut_mask = 16'hBC8C;
defparam \mem1|mem_reg~4650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneive_lcell_comb \mem1|mem_reg~6117 (
// Equation(s):
// \mem1|mem_reg~6117_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6117_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6117 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N23
dffeas \mem1|mem_reg~2787 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2787 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2787 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneive_lcell_comb \mem1|mem_reg~2723feeder (
// Equation(s):
// \mem1|mem_reg~2723feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2723feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2723feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2723feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \mem1|mem_reg~2723 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2723 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2723 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N27
dffeas \mem1|mem_reg~2211 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2211 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneive_lcell_comb \mem1|mem_reg~4620 (
// Equation(s):
// \mem1|mem_reg~4620_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~2723_q ) # ((\addr[2]~12_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~2211_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~2723_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~2211_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4620_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4620 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \mem1|mem_reg~6116 (
// Equation(s):
// \mem1|mem_reg~6116_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6116_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6116 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \mem1|mem_reg~2275 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2275 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneive_lcell_comb \mem1|mem_reg~4621 (
// Equation(s):
// \mem1|mem_reg~4621_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4620_combout  & (!\mem1|mem_reg~2787_q )) # (!\mem1|mem_reg~4620_combout  & ((!\mem1|mem_reg~2275_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4620_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~2787_q ),
	.datac(\mem1|mem_reg~4620_combout ),
	.datad(\mem1|mem_reg~2275_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4621_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4621 .lut_mask = 16'h707A;
defparam \mem1|mem_reg~4621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N26
cycloneive_lcell_comb \mem1|mem_reg~6122 (
// Equation(s):
// \mem1|mem_reg~6122_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6122_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6122 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N27
dffeas \mem1|mem_reg~675 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~675 .is_wysiwyg = "true";
defparam \mem1|mem_reg~675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~6123 (
// Equation(s):
// \mem1|mem_reg~6123_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6123_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6123 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \mem1|mem_reg~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~163 .is_wysiwyg = "true";
defparam \mem1|mem_reg~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneive_lcell_comb \mem1|mem_reg~4624 (
// Equation(s):
// \mem1|mem_reg~4624_combout  = (\addr[2]~12_combout  & (((\addr[5]~6_combout )))) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~675_q )) # (!\addr[5]~6_combout  & ((!\mem1|mem_reg~163_q )))))

	.dataa(\mem1|mem_reg~675_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~163_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4624_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4624 .lut_mask = 16'hDD03;
defparam \mem1|mem_reg~4624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~6124 (
// Equation(s):
// \mem1|mem_reg~6124_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6124_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6124 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \mem1|mem_reg~739 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~739 .is_wysiwyg = "true";
defparam \mem1|mem_reg~739 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \mem1|mem_reg~227 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~227 .is_wysiwyg = "true";
defparam \mem1|mem_reg~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~4625 (
// Equation(s):
// \mem1|mem_reg~4625_combout  = (\mem1|mem_reg~4624_combout  & (((!\addr[2]~12_combout )) # (!\mem1|mem_reg~739_q ))) # (!\mem1|mem_reg~4624_combout  & (((\mem1|mem_reg~227_q  & \addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~4624_combout ),
	.datab(\mem1|mem_reg~739_q ),
	.datac(\mem1|mem_reg~227_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4625_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4625 .lut_mask = 16'h72AA;
defparam \mem1|mem_reg~4625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneive_lcell_comb \mem1|mem_reg~6121 (
// Equation(s):
// \mem1|mem_reg~6121_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6121_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6121 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \mem1|mem_reg~1763 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1763 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1763 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~6118 (
// Equation(s):
// \mem1|mem_reg~6118_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6118_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6118 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \mem1|mem_reg~1251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1251 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~6120 (
// Equation(s):
// \mem1|mem_reg~6120_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6120_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6120 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N13
dffeas \mem1|mem_reg~1187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1187 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneive_lcell_comb \mem1|mem_reg~6119 (
// Equation(s):
// \mem1|mem_reg~6119_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6119_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6119 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N5
dffeas \mem1|mem_reg~1699 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1699 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~4622 (
// Equation(s):
// \mem1|mem_reg~4622_combout  = (\addr[2]~12_combout  & (((\addr[5]~6_combout )))) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & ((!\mem1|mem_reg~1699_q ))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~1187_q ))))

	.dataa(\mem1|mem_reg~1187_q ),
	.datab(\mem1|mem_reg~1699_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4622_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4622 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~4622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \mem1|mem_reg~4623 (
// Equation(s):
// \mem1|mem_reg~4623_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4622_combout  & (!\mem1|mem_reg~1763_q )) # (!\mem1|mem_reg~4622_combout  & ((!\mem1|mem_reg~1251_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4622_combout ))))

	.dataa(\mem1|mem_reg~1763_q ),
	.datab(\mem1|mem_reg~1251_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4622_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4623_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4623 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \mem1|mem_reg~4626 (
// Equation(s):
// \mem1|mem_reg~4626_combout  = (\addr[6]~8_combout  & (((\mem1|mem_reg~4623_combout ) # (\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4625_combout  & ((!\addr[7]~1_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4625_combout ),
	.datac(\mem1|mem_reg~4623_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4626_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4626 .lut_mask = 16'hAAE4;
defparam \mem1|mem_reg~4626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~6126 (
// Equation(s):
// \mem1|mem_reg~6126_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6126_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6126 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N13
dffeas \mem1|mem_reg~3811 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3811 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3811 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~6125 (
// Equation(s):
// \mem1|mem_reg~6125_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6125_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6125 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N25
dffeas \mem1|mem_reg~3299 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3299 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3299 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N3
dffeas \mem1|mem_reg~3235 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3235 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cycloneive_lcell_comb \mem1|mem_reg~3747feeder (
// Equation(s):
// \mem1|mem_reg~3747feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~3747feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3747feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~3747feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N7
dffeas \mem1|mem_reg~3747 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3747 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3747 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~4627 (
// Equation(s):
// \mem1|mem_reg~4627_combout  = (\addr[2]~12_combout  & (\addr[5]~6_combout )) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & ((\mem1|mem_reg~3747_q ))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~3235_q ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~3235_q ),
	.datad(\mem1|mem_reg~3747_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4627_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4627 .lut_mask = 16'hDC98;
defparam \mem1|mem_reg~4627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneive_lcell_comb \mem1|mem_reg~4628 (
// Equation(s):
// \mem1|mem_reg~4628_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4627_combout  & (!\mem1|mem_reg~3811_q )) # (!\mem1|mem_reg~4627_combout  & ((!\mem1|mem_reg~3299_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4627_combout ))))

	.dataa(\mem1|mem_reg~3811_q ),
	.datab(\mem1|mem_reg~3299_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4627_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4628_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4628 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~4629 (
// Equation(s):
// \mem1|mem_reg~4629_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4626_combout  & ((\mem1|mem_reg~4628_combout ))) # (!\mem1|mem_reg~4626_combout  & (\mem1|mem_reg~4621_combout )))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4626_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4621_combout ),
	.datac(\mem1|mem_reg~4626_combout ),
	.datad(\mem1|mem_reg~4628_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4629_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4629 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~4629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~6137 (
// Equation(s):
// \mem1|mem_reg~6137_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6137_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6137 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N3
dffeas \mem1|mem_reg~3683 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3683 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
cycloneive_lcell_comb \mem1|mem_reg~6136 (
// Equation(s):
// \mem1|mem_reg~6136_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6136_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6136 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N23
dffeas \mem1|mem_reg~3171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3171 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~3619feeder (
// Equation(s):
// \mem1|mem_reg~3619feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~3619feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~3619feeder .lut_mask = 16'hF0F0;
defparam \mem1|mem_reg~3619feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N13
dffeas \mem1|mem_reg~3619 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~3619feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3619 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3619 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N23
dffeas \mem1|mem_reg~3107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~3107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~3107 .is_wysiwyg = "true";
defparam \mem1|mem_reg~3107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneive_lcell_comb \mem1|mem_reg~4637 (
// Equation(s):
// \mem1|mem_reg~4637_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~3619_q ) # ((\addr[2]~12_combout )))) # (!\addr[5]~6_combout  & (((\mem1|mem_reg~3107_q  & !\addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~3619_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~3107_q ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4637_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4637 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneive_lcell_comb \mem1|mem_reg~4638 (
// Equation(s):
// \mem1|mem_reg~4638_combout  = (\mem1|mem_reg~4637_combout  & (((!\addr[2]~12_combout )) # (!\mem1|mem_reg~3683_q ))) # (!\mem1|mem_reg~4637_combout  & (((!\mem1|mem_reg~3171_q  & \addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~3683_q ),
	.datab(\mem1|mem_reg~3171_q ),
	.datac(\mem1|mem_reg~4637_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4638_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4638 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~4638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~6127 (
// Equation(s):
// \mem1|mem_reg~6127_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6127_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6127 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N5
dffeas \mem1|mem_reg~2147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2147 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~6128 (
// Equation(s):
// \mem1|mem_reg~6128_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6128_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6128 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \mem1|mem_reg~2659 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2659 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N22
cycloneive_lcell_comb \mem1|mem_reg~2595feeder (
// Equation(s):
// \mem1|mem_reg~2595feeder_combout  = \dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~2595feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2595feeder .lut_mask = 16'hFF00;
defparam \mem1|mem_reg~2595feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N23
dffeas \mem1|mem_reg~2595 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2595feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2595 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2595 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N25
dffeas \mem1|mem_reg~2083 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2083_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2083 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2083 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~4630 (
// Equation(s):
// \mem1|mem_reg~4630_combout  = (\addr[2]~12_combout  & (((\addr[5]~6_combout )))) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~2595_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~2083_q )))))

	.dataa(\mem1|mem_reg~2595_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2083_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4630_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4630 .lut_mask = 16'hEE30;
defparam \mem1|mem_reg~4630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \mem1|mem_reg~4631 (
// Equation(s):
// \mem1|mem_reg~4631_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4630_combout  & ((!\mem1|mem_reg~2659_q ))) # (!\mem1|mem_reg~4630_combout  & (!\mem1|mem_reg~2147_q )))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4630_combout ))))

	.dataa(\mem1|mem_reg~2147_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~2659_q ),
	.datad(\mem1|mem_reg~4630_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4631_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4631 .lut_mask = 16'h3F44;
defparam \mem1|mem_reg~4631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N18
cycloneive_lcell_comb \mem1|mem_reg~6135 (
// Equation(s):
// \mem1|mem_reg~6135_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6135_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6135 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N19
dffeas \mem1|mem_reg~611 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~611 .is_wysiwyg = "true";
defparam \mem1|mem_reg~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneive_lcell_comb \mem1|mem_reg~6133 (
// Equation(s):
// \mem1|mem_reg~6133_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6133_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6133 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N11
dffeas \mem1|mem_reg~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~99 .is_wysiwyg = "true";
defparam \mem1|mem_reg~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~6134 (
// Equation(s):
// \mem1|mem_reg~6134_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6134_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6134 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \mem1|mem_reg~547 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~547 .is_wysiwyg = "true";
defparam \mem1|mem_reg~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N15
dffeas \mem1|mem_reg~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataw[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~35 .is_wysiwyg = "true";
defparam \mem1|mem_reg~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cycloneive_lcell_comb \mem1|mem_reg~4634 (
// Equation(s):
// \mem1|mem_reg~4634_combout  = (\addr[2]~12_combout  & (((\addr[5]~6_combout )))) # (!\addr[2]~12_combout  & ((\addr[5]~6_combout  & (!\mem1|mem_reg~547_q )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~35_q )))))

	.dataa(\mem1|mem_reg~547_q ),
	.datab(\addr[2]~12_combout ),
	.datac(\mem1|mem_reg~35_q ),
	.datad(\addr[5]~6_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4634_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4634 .lut_mask = 16'hDD30;
defparam \mem1|mem_reg~4634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneive_lcell_comb \mem1|mem_reg~4635 (
// Equation(s):
// \mem1|mem_reg~4635_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~4634_combout  & (!\mem1|mem_reg~611_q )) # (!\mem1|mem_reg~4634_combout  & ((!\mem1|mem_reg~99_q ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~4634_combout ))))

	.dataa(\mem1|mem_reg~611_q ),
	.datab(\mem1|mem_reg~99_q ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~4634_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4635_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4635 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~4635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~6132 (
// Equation(s):
// \mem1|mem_reg~6132_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6132_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6132 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N1
dffeas \mem1|mem_reg~1635 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1635 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \mem1|mem_reg~6129 (
// Equation(s):
// \mem1|mem_reg~6129_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6129_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6129 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N7
dffeas \mem1|mem_reg~1123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1123 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~6130 (
// Equation(s):
// \mem1|mem_reg~6130_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataw[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~6130_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6130 .lut_mask = 16'h0F0F;
defparam \mem1|mem_reg~6130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \mem1|mem_reg~1571 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1571 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneive_lcell_comb \mem1|mem_reg~6131 (
// Equation(s):
// \mem1|mem_reg~6131_combout  = !\dataw[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataw[3]~7_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~6131_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~6131 .lut_mask = 16'h00FF;
defparam \mem1|mem_reg~6131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \mem1|mem_reg~1059 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~6131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1059 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1059 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneive_lcell_comb \mem1|mem_reg~4632 (
// Equation(s):
// \mem1|mem_reg~4632_combout  = (\addr[5]~6_combout  & (((\addr[2]~12_combout )) # (!\mem1|mem_reg~1571_q ))) # (!\addr[5]~6_combout  & (((!\addr[2]~12_combout  & !\mem1|mem_reg~1059_q ))))

	.dataa(\mem1|mem_reg~1571_q ),
	.datab(\addr[5]~6_combout ),
	.datac(\addr[2]~12_combout ),
	.datad(\mem1|mem_reg~1059_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4632_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4632 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~4632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneive_lcell_comb \mem1|mem_reg~4633 (
// Equation(s):
// \mem1|mem_reg~4633_combout  = (\mem1|mem_reg~4632_combout  & (((!\addr[2]~12_combout )) # (!\mem1|mem_reg~1635_q ))) # (!\mem1|mem_reg~4632_combout  & (((!\mem1|mem_reg~1123_q  & \addr[2]~12_combout ))))

	.dataa(\mem1|mem_reg~1635_q ),
	.datab(\mem1|mem_reg~1123_q ),
	.datac(\mem1|mem_reg~4632_combout ),
	.datad(\addr[2]~12_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4633_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4633 .lut_mask = 16'h53F0;
defparam \mem1|mem_reg~4633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~4636 (
// Equation(s):
// \mem1|mem_reg~4636_combout  = (\addr[6]~8_combout  & (((\mem1|mem_reg~4633_combout ) # (\addr[7]~1_combout )))) # (!\addr[6]~8_combout  & (\mem1|mem_reg~4635_combout  & ((!\addr[7]~1_combout ))))

	.dataa(\addr[6]~8_combout ),
	.datab(\mem1|mem_reg~4635_combout ),
	.datac(\mem1|mem_reg~4633_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4636_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4636 .lut_mask = 16'hAAE4;
defparam \mem1|mem_reg~4636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneive_lcell_comb \mem1|mem_reg~4639 (
// Equation(s):
// \mem1|mem_reg~4639_combout  = (\addr[7]~1_combout  & ((\mem1|mem_reg~4636_combout  & (\mem1|mem_reg~4638_combout )) # (!\mem1|mem_reg~4636_combout  & ((\mem1|mem_reg~4631_combout ))))) # (!\addr[7]~1_combout  & (((\mem1|mem_reg~4636_combout ))))

	.dataa(\addr[7]~1_combout ),
	.datab(\mem1|mem_reg~4638_combout ),
	.datac(\mem1|mem_reg~4631_combout ),
	.datad(\mem1|mem_reg~4636_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4639_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4639 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~4639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \mem1|mem_reg~4640 (
// Equation(s):
// \mem1|mem_reg~4640_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~4629_combout ) # ((\addr[4]~4_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~4639_combout  & !\addr[4]~4_combout ))))

	.dataa(\mem1|mem_reg~4629_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~4639_combout ),
	.datad(\addr[4]~4_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4640_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4640 .lut_mask = 16'hCCB8;
defparam \mem1|mem_reg~4640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \mem1|mem_reg~4651 (
// Equation(s):
// \mem1|mem_reg~4651_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~4640_combout  & ((\mem1|mem_reg~4650_combout ))) # (!\mem1|mem_reg~4640_combout  & (\mem1|mem_reg~4619_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~4640_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~4619_combout ),
	.datac(\mem1|mem_reg~4650_combout ),
	.datad(\mem1|mem_reg~4640_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4651_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4651 .lut_mask = 16'hF588;
defparam \mem1|mem_reg~4651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~4779 (
// Equation(s):
// \mem1|mem_reg~4779_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~4736_combout  & (\mem1|mem_reg~4778_combout )) # (!\mem1|mem_reg~4736_combout  & ((\mem1|mem_reg~4651_combout ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~4736_combout ))))

	.dataa(\mem1|mem_reg~4778_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~4736_combout ),
	.datad(\mem1|mem_reg~4651_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~4779_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~4779 .lut_mask = 16'hBCB0;
defparam \mem1|mem_reg~4779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \IR|out[3]~feeder (
// Equation(s):
// \IR|out[3]~feeder_combout  = \mem1|mem_reg~4779_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|mem_reg~4779_combout ),
	.cin(gnd),
	.combout(\IR|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|out[3]~feeder .lut_mask = 16'hFF00;
defparam \IR|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \IR|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[3] .is_wysiwyg = "true";
defparam \IR|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \T2|out[3]~feeder (
// Equation(s):
// \T2|out[3]~feeder_combout  = \pc[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc[3]~3_combout ),
	.cin(gnd),
	.combout(\T2|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \T2|out[3]~feeder .lut_mask = 16'hFF00;
defparam \T2|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \T2|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\T2|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contr|T2write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \T2|out[3] .is_wysiwyg = "true";
defparam \T2|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \addr[3]~9 (
// Equation(s):
// \addr[3]~9_combout  = (\contr|WideOr11~0_combout  & (((\contr|WideOr12~combout )))) # (!\contr|WideOr11~0_combout  & ((\contr|WideOr12~combout  & ((\T1|out [3]))) # (!\contr|WideOr12~combout  & (pc[3]))))

	.dataa(pc[3]),
	.datab(\T1|out [3]),
	.datac(\contr|WideOr11~0_combout ),
	.datad(\contr|WideOr12~combout ),
	.cin(gnd),
	.combout(\addr[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \addr[3]~9 .lut_mask = 16'hFC0A;
defparam \addr[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \addr[3]~10 (
// Equation(s):
// \addr[3]~10_combout  = (\contr|WideOr11~0_combout  & ((\addr[3]~9_combout  & (\IR|out [3])) # (!\addr[3]~9_combout  & ((\T2|out [3]))))) # (!\contr|WideOr11~0_combout  & (((\addr[3]~9_combout ))))

	.dataa(\IR|out [3]),
	.datab(\contr|WideOr11~0_combout ),
	.datac(\T2|out [3]),
	.datad(\addr[3]~9_combout ),
	.cin(gnd),
	.combout(\addr[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr[3]~10 .lut_mask = 16'hBBC0;
defparam \addr[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cycloneive_lcell_comb \mem1|mem_reg~1965feeder (
// Equation(s):
// \mem1|mem_reg~1965feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1965feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1965feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1965feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N25
dffeas \mem1|mem_reg~1965 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1965feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1965 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cycloneive_lcell_comb \mem1|mem_reg~1981feeder (
// Equation(s):
// \mem1|mem_reg~1981feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1981feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1981feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1981feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N29
dffeas \mem1|mem_reg~1981 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1981feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1981 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N0
cycloneive_lcell_comb \mem1|mem_reg~1949feeder (
// Equation(s):
// \mem1|mem_reg~1949feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1949feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1949feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1949feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N1
dffeas \mem1|mem_reg~1949 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1949 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1949 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneive_lcell_comb \mem1|mem_reg~1933feeder (
// Equation(s):
// \mem1|mem_reg~1933feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1933feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1933feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1933feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N7
dffeas \mem1|mem_reg~1933 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1933feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1933 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~5497 (
// Equation(s):
// \mem1|mem_reg~5497_combout  = (\addr[1]~14_combout  & (\addr[0]~16_combout )) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~1949_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~1933_q )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~1949_q ),
	.datad(\mem1|mem_reg~1933_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5497_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5497 .lut_mask = 16'h8C9D;
defparam \mem1|mem_reg~5497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
cycloneive_lcell_comb \mem1|mem_reg~5498 (
// Equation(s):
// \mem1|mem_reg~5498_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5497_combout  & ((!\mem1|mem_reg~1981_q ))) # (!\mem1|mem_reg~5497_combout  & (!\mem1|mem_reg~1965_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5497_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1965_q ),
	.datac(\mem1|mem_reg~1981_q ),
	.datad(\mem1|mem_reg~5497_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5498_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5498 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~5498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~1213feeder (
// Equation(s):
// \mem1|mem_reg~1213feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1213feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1213feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1213feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N23
dffeas \mem1|mem_reg~1213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1213 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~1197feeder (
// Equation(s):
// \mem1|mem_reg~1197feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1197feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1197feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1197feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \mem1|mem_reg~1197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1197 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~1165feeder (
// Equation(s):
// \mem1|mem_reg~1165feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1165feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N11
dffeas \mem1|mem_reg~1165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1165 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N30
cycloneive_lcell_comb \mem1|mem_reg~1181feeder (
// Equation(s):
// \mem1|mem_reg~1181feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1181feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y17_N31
dffeas \mem1|mem_reg~1181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1181 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~5494 (
// Equation(s):
// \mem1|mem_reg~5494_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~1181_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1165_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1165_q ),
	.datab(\mem1|mem_reg~1181_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5494_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5494 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N2
cycloneive_lcell_comb \mem1|mem_reg~5495 (
// Equation(s):
// \mem1|mem_reg~5495_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5494_combout  & (!\mem1|mem_reg~1213_q )) # (!\mem1|mem_reg~5494_combout  & ((!\mem1|mem_reg~1197_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5494_combout ))))

	.dataa(\mem1|mem_reg~1213_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~1197_q ),
	.datad(\mem1|mem_reg~5494_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5495_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5495 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~1693feeder (
// Equation(s):
// \mem1|mem_reg~1693feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1693feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1693feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1693feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y15_N13
dffeas \mem1|mem_reg~1693 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1693 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~1677feeder (
// Equation(s):
// \mem1|mem_reg~1677feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1677feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1677feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1677feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N19
dffeas \mem1|mem_reg~1677 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1677 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~5492 (
// Equation(s):
// \mem1|mem_reg~5492_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~1693_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~1677_q )))))

	.dataa(\mem1|mem_reg~1693_q ),
	.datab(\mem1|mem_reg~1677_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5492_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5492 .lut_mask = 16'hF503;
defparam \mem1|mem_reg~5492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~1709feeder (
// Equation(s):
// \mem1|mem_reg~1709feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1709feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1709feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1709feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N19
dffeas \mem1|mem_reg~1709 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1709 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneive_lcell_comb \mem1|mem_reg~1725feeder (
// Equation(s):
// \mem1|mem_reg~1725feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1725feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1725feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1725feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N21
dffeas \mem1|mem_reg~1725 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5803_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1725 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N0
cycloneive_lcell_comb \mem1|mem_reg~5493 (
// Equation(s):
// \mem1|mem_reg~5493_combout  = (\mem1|mem_reg~5492_combout  & (((!\mem1|mem_reg~1725_q )) # (!\addr[1]~14_combout ))) # (!\mem1|mem_reg~5492_combout  & (\addr[1]~14_combout  & (!\mem1|mem_reg~1709_q )))

	.dataa(\mem1|mem_reg~5492_combout ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~1709_q ),
	.datad(\mem1|mem_reg~1725_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5493_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5493 .lut_mask = 16'h26AE;
defparam \mem1|mem_reg~5493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N4
cycloneive_lcell_comb \mem1|mem_reg~5496 (
// Equation(s):
// \mem1|mem_reg~5496_combout  = (\addr[4]~4_combout  & (((\addr[5]~6_combout )))) # (!\addr[4]~4_combout  & ((\addr[5]~6_combout  & ((\mem1|mem_reg~5493_combout ))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5495_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5495_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5493_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5496_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5496 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N12
cycloneive_lcell_comb \mem1|mem_reg~1469feeder (
// Equation(s):
// \mem1|mem_reg~1469feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1469feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1469feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1469feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N13
dffeas \mem1|mem_reg~1469 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1469 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneive_lcell_comb \mem1|mem_reg~1453feeder (
// Equation(s):
// \mem1|mem_reg~1453feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1453feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1453feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1453feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N19
dffeas \mem1|mem_reg~1453 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1453feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1453 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~1437feeder (
// Equation(s):
// \mem1|mem_reg~1437feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1437feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1437feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1437feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N5
dffeas \mem1|mem_reg~1437 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1437 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1437 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \mem1|mem_reg~1421feeder (
// Equation(s):
// \mem1|mem_reg~1421feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1421feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1421feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1421feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \mem1|mem_reg~1421 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1421 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5490 (
// Equation(s):
// \mem1|mem_reg~5490_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1437_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~1421_q  & !\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1437_q ),
	.datac(\mem1|mem_reg~1421_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5490_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5490 .lut_mask = 16'hAA27;
defparam \mem1|mem_reg~5490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~5491 (
// Equation(s):
// \mem1|mem_reg~5491_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5490_combout  & (!\mem1|mem_reg~1469_q )) # (!\mem1|mem_reg~5490_combout  & ((!\mem1|mem_reg~1453_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5490_combout ))))

	.dataa(\mem1|mem_reg~1469_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~1453_q ),
	.datad(\mem1|mem_reg~5490_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5491_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5491 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N22
cycloneive_lcell_comb \mem1|mem_reg~5499 (
// Equation(s):
// \mem1|mem_reg~5499_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5496_combout  & (\mem1|mem_reg~5498_combout )) # (!\mem1|mem_reg~5496_combout  & ((\mem1|mem_reg~5491_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5496_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5498_combout ),
	.datac(\mem1|mem_reg~5496_combout ),
	.datad(\mem1|mem_reg~5491_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5499_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5499 .lut_mask = 16'hDAD0;
defparam \mem1|mem_reg~5499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N2
cycloneive_lcell_comb \mem1|mem_reg~1341feeder (
// Equation(s):
// \mem1|mem_reg~1341feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1341feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1341feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1341feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N3
dffeas \mem1|mem_reg~1341 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1341 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneive_lcell_comb \mem1|mem_reg~1325feeder (
// Equation(s):
// \mem1|mem_reg~1325feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1325feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1325feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1325feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N27
dffeas \mem1|mem_reg~1325 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1325feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1325 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N4
cycloneive_lcell_comb \mem1|mem_reg~1309feeder (
// Equation(s):
// \mem1|mem_reg~1309feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1309feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1309feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1309feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N5
dffeas \mem1|mem_reg~1309 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1309 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~1293feeder (
// Equation(s):
// \mem1|mem_reg~1293feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1293feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N15
dffeas \mem1|mem_reg~1293 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1293 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
cycloneive_lcell_comb \mem1|mem_reg~5510 (
// Equation(s):
// \mem1|mem_reg~5510_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~1309_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~1293_q )))))

	.dataa(\mem1|mem_reg~1309_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~1293_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5510_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5510 .lut_mask = 16'hDD03;
defparam \mem1|mem_reg~5510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
cycloneive_lcell_comb \mem1|mem_reg~5511 (
// Equation(s):
// \mem1|mem_reg~5511_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5510_combout  & (!\mem1|mem_reg~1341_q )) # (!\mem1|mem_reg~5510_combout  & ((!\mem1|mem_reg~1325_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5510_combout ))))

	.dataa(\mem1|mem_reg~1341_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~1325_q ),
	.datad(\mem1|mem_reg~5510_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5511_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5511 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~1853feeder (
// Equation(s):
// \mem1|mem_reg~1853feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1853feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1853feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1853feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N1
dffeas \mem1|mem_reg~1853 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1853feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1853 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N30
cycloneive_lcell_comb \mem1|mem_reg~1837feeder (
// Equation(s):
// \mem1|mem_reg~1837feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1837feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1837feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1837feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N31
dffeas \mem1|mem_reg~1837 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1837feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1837 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1837 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneive_lcell_comb \mem1|mem_reg~1805feeder (
// Equation(s):
// \mem1|mem_reg~1805feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1805feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1805feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1805feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N9
dffeas \mem1|mem_reg~1805 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1805 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~1821feeder (
// Equation(s):
// \mem1|mem_reg~1821feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1821feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1821feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1821feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N25
dffeas \mem1|mem_reg~1821 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1821feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1821 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1821 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~5517 (
// Equation(s):
// \mem1|mem_reg~5517_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~1821_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1805_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1805_q ),
	.datab(\mem1|mem_reg~1821_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5517_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5517 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N22
cycloneive_lcell_comb \mem1|mem_reg~5518 (
// Equation(s):
// \mem1|mem_reg~5518_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5517_combout  & (!\mem1|mem_reg~1853_q )) # (!\mem1|mem_reg~5517_combout  & ((!\mem1|mem_reg~1837_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5517_combout ))))

	.dataa(\mem1|mem_reg~1853_q ),
	.datab(\mem1|mem_reg~1837_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5517_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5518_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5518 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~1069feeder (
// Equation(s):
// \mem1|mem_reg~1069feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1069feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1069feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1069feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \mem1|mem_reg~1069 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1069feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1069 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1069 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
cycloneive_lcell_comb \mem1|mem_reg~1085feeder (
// Equation(s):
// \mem1|mem_reg~1085feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1085feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1085feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1085feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N29
dffeas \mem1|mem_reg~1085 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1085feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1085 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1085 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N8
cycloneive_lcell_comb \mem1|mem_reg~1037feeder (
// Equation(s):
// \mem1|mem_reg~1037feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1037feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1037feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1037feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N9
dffeas \mem1|mem_reg~1037 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1037feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1037 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1037 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~1053feeder (
// Equation(s):
// \mem1|mem_reg~1053feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1053feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1053feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1053feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N31
dffeas \mem1|mem_reg~1053 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1053feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1053 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1053 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N18
cycloneive_lcell_comb \mem1|mem_reg~5514 (
// Equation(s):
// \mem1|mem_reg~5514_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~1053_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1037_q  & (!\addr[1]~14_combout )))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1037_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~1053_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5514_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5514 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~5514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N4
cycloneive_lcell_comb \mem1|mem_reg~5515 (
// Equation(s):
// \mem1|mem_reg~5515_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5514_combout  & ((!\mem1|mem_reg~1085_q ))) # (!\mem1|mem_reg~5514_combout  & (!\mem1|mem_reg~1069_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5514_combout ))))

	.dataa(\mem1|mem_reg~1069_q ),
	.datab(\mem1|mem_reg~1085_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5514_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5515_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5515 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \mem1|mem_reg~1581feeder (
// Equation(s):
// \mem1|mem_reg~1581feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1581feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1581feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1581feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \mem1|mem_reg~1581 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1581feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1581 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~1597feeder (
// Equation(s):
// \mem1|mem_reg~1597feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1597feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1597feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1597feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N5
dffeas \mem1|mem_reg~1597 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1597 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~1565feeder (
// Equation(s):
// \mem1|mem_reg~1565feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1565feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1565feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1565feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N29
dffeas \mem1|mem_reg~1565 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1565 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~1549feeder (
// Equation(s):
// \mem1|mem_reg~1549feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1549feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1549feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1549feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N5
dffeas \mem1|mem_reg~1549 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1549 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N30
cycloneive_lcell_comb \mem1|mem_reg~5512 (
// Equation(s):
// \mem1|mem_reg~5512_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1565_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~1549_q  & !\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~1565_q ),
	.datac(\mem1|mem_reg~1549_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5512_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5512 .lut_mask = 16'hAA27;
defparam \mem1|mem_reg~5512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N24
cycloneive_lcell_comb \mem1|mem_reg~5513 (
// Equation(s):
// \mem1|mem_reg~5513_combout  = (\mem1|mem_reg~5512_combout  & (((!\addr[1]~14_combout ) # (!\mem1|mem_reg~1597_q )))) # (!\mem1|mem_reg~5512_combout  & (!\mem1|mem_reg~1581_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1581_q ),
	.datab(\mem1|mem_reg~1597_q ),
	.datac(\mem1|mem_reg~5512_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5513_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5513 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~5513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N28
cycloneive_lcell_comb \mem1|mem_reg~5516 (
// Equation(s):
// \mem1|mem_reg~5516_combout  = (\addr[5]~6_combout  & ((\addr[4]~4_combout ) # ((\mem1|mem_reg~5513_combout )))) # (!\addr[5]~6_combout  & (!\addr[4]~4_combout  & (\mem1|mem_reg~5515_combout )))

	.dataa(\addr[5]~6_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5515_combout ),
	.datad(\mem1|mem_reg~5513_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5516_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5516 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~5516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~5519 (
// Equation(s):
// \mem1|mem_reg~5519_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5516_combout  & ((\mem1|mem_reg~5518_combout ))) # (!\mem1|mem_reg~5516_combout  & (\mem1|mem_reg~5511_combout )))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5516_combout ))))

	.dataa(\mem1|mem_reg~5511_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5518_combout ),
	.datad(\mem1|mem_reg~5516_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5519_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5519 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneive_lcell_comb \mem1|mem_reg~1917feeder (
// Equation(s):
// \mem1|mem_reg~1917feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1917feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1917feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1917feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N13
dffeas \mem1|mem_reg~1917 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1917feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1917 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N10
cycloneive_lcell_comb \mem1|mem_reg~1901feeder (
// Equation(s):
// \mem1|mem_reg~1901feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1901feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1901feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1901feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N11
dffeas \mem1|mem_reg~1901 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1901feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1901 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~1869feeder (
// Equation(s):
// \mem1|mem_reg~1869feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1869feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1869feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1869feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N13
dffeas \mem1|mem_reg~1869 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1869 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1869 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N10
cycloneive_lcell_comb \mem1|mem_reg~1885feeder (
// Equation(s):
// \mem1|mem_reg~1885feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1885feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1885feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1885feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N11
dffeas \mem1|mem_reg~1885 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1885feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1885 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~5507 (
// Equation(s):
// \mem1|mem_reg~5507_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~1885_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1869_q ))))

	.dataa(\mem1|mem_reg~1869_q ),
	.datab(\mem1|mem_reg~1885_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5507_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5507 .lut_mask = 16'hF305;
defparam \mem1|mem_reg~5507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneive_lcell_comb \mem1|mem_reg~5508 (
// Equation(s):
// \mem1|mem_reg~5508_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5507_combout  & (!\mem1|mem_reg~1917_q )) # (!\mem1|mem_reg~5507_combout  & ((!\mem1|mem_reg~1901_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5507_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1917_q ),
	.datac(\mem1|mem_reg~1901_q ),
	.datad(\mem1|mem_reg~5507_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5508_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5508 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N6
cycloneive_lcell_comb \mem1|mem_reg~1149feeder (
// Equation(s):
// \mem1|mem_reg~1149feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1149feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1149feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1149feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N7
dffeas \mem1|mem_reg~1149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1149 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneive_lcell_comb \mem1|mem_reg~1133feeder (
// Equation(s):
// \mem1|mem_reg~1133feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1133feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1133feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1133feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N3
dffeas \mem1|mem_reg~1133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1133 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~1117feeder (
// Equation(s):
// \mem1|mem_reg~1117feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1117feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N5
dffeas \mem1|mem_reg~1117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1117 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~1101feeder (
// Equation(s):
// \mem1|mem_reg~1101feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1101feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N23
dffeas \mem1|mem_reg~1101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1101 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N28
cycloneive_lcell_comb \mem1|mem_reg~5504 (
// Equation(s):
// \mem1|mem_reg~5504_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1117_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~1101_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1117_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~1101_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5504_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5504 .lut_mask = 16'hCC47;
defparam \mem1|mem_reg~5504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N8
cycloneive_lcell_comb \mem1|mem_reg~5505 (
// Equation(s):
// \mem1|mem_reg~5505_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5504_combout  & (!\mem1|mem_reg~1149_q )) # (!\mem1|mem_reg~5504_combout  & ((!\mem1|mem_reg~1133_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5504_combout ))))

	.dataa(\mem1|mem_reg~1149_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~1133_q ),
	.datad(\mem1|mem_reg~5504_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5505_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5505 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~1661feeder (
// Equation(s):
// \mem1|mem_reg~1661feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1661feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1661feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1661feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N9
dffeas \mem1|mem_reg~1661 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1661 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1661 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \mem1|mem_reg~1645feeder (
// Equation(s):
// \mem1|mem_reg~1645feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1645feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1645feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1645feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N25
dffeas \mem1|mem_reg~1645 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1645feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1645 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~1629feeder (
// Equation(s):
// \mem1|mem_reg~1629feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1629feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1629feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1629feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N17
dffeas \mem1|mem_reg~1629 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1629feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1629 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \mem1|mem_reg~1613feeder (
// Equation(s):
// \mem1|mem_reg~1613feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1613feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1613feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1613feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \mem1|mem_reg~1613 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1613feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1613 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N24
cycloneive_lcell_comb \mem1|mem_reg~5502 (
// Equation(s):
// \mem1|mem_reg~5502_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1629_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~1613_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1629_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~1613_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5502_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5502 .lut_mask = 16'hCC47;
defparam \mem1|mem_reg~5502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N18
cycloneive_lcell_comb \mem1|mem_reg~5503 (
// Equation(s):
// \mem1|mem_reg~5503_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5502_combout  & (!\mem1|mem_reg~1661_q )) # (!\mem1|mem_reg~5502_combout  & ((!\mem1|mem_reg~1645_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5502_combout ))))

	.dataa(\mem1|mem_reg~1661_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\mem1|mem_reg~1645_q ),
	.datad(\mem1|mem_reg~5502_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5503_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5503 .lut_mask = 16'h770C;
defparam \mem1|mem_reg~5503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N26
cycloneive_lcell_comb \mem1|mem_reg~5506 (
// Equation(s):
// \mem1|mem_reg~5506_combout  = (\addr[4]~4_combout  & (((\addr[5]~6_combout )))) # (!\addr[4]~4_combout  & ((\addr[5]~6_combout  & ((\mem1|mem_reg~5503_combout ))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5505_combout ))))

	.dataa(\addr[4]~4_combout ),
	.datab(\mem1|mem_reg~5505_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5503_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5506_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5506 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneive_lcell_comb \mem1|mem_reg~1389feeder (
// Equation(s):
// \mem1|mem_reg~1389feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1389feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1389feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1389feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N15
dffeas \mem1|mem_reg~1389 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1389feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1389 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N2
cycloneive_lcell_comb \mem1|mem_reg~1405feeder (
// Equation(s):
// \mem1|mem_reg~1405feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1405feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1405feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1405feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N3
dffeas \mem1|mem_reg~1405 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1405 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~1373feeder (
// Equation(s):
// \mem1|mem_reg~1373feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1373feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1373feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1373feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N21
dffeas \mem1|mem_reg~1373 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1373 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~1357feeder (
// Equation(s):
// \mem1|mem_reg~1357feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1357feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1357feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1357feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \mem1|mem_reg~1357 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1357 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
cycloneive_lcell_comb \mem1|mem_reg~5500 (
// Equation(s):
// \mem1|mem_reg~5500_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1373_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~1357_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1373_q ),
	.datab(\mem1|mem_reg~1357_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5500_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5500 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
cycloneive_lcell_comb \mem1|mem_reg~5501 (
// Equation(s):
// \mem1|mem_reg~5501_combout  = (\mem1|mem_reg~5500_combout  & (((!\addr[1]~14_combout ) # (!\mem1|mem_reg~1405_q )))) # (!\mem1|mem_reg~5500_combout  & (!\mem1|mem_reg~1389_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1389_q ),
	.datab(\mem1|mem_reg~1405_q ),
	.datac(\mem1|mem_reg~5500_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5501_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5501 .lut_mask = 16'h35F0;
defparam \mem1|mem_reg~5501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~5509 (
// Equation(s):
// \mem1|mem_reg~5509_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5506_combout  & (\mem1|mem_reg~5508_combout )) # (!\mem1|mem_reg~5506_combout  & ((\mem1|mem_reg~5501_combout ))))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5506_combout ))))

	.dataa(\mem1|mem_reg~5508_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\mem1|mem_reg~5506_combout ),
	.datad(\mem1|mem_reg~5501_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5509_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5509 .lut_mask = 16'hBCB0;
defparam \mem1|mem_reg~5509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
cycloneive_lcell_comb \mem1|mem_reg~5520 (
// Equation(s):
// \mem1|mem_reg~5520_combout  = (\addr[2]~12_combout  & (((\addr[3]~10_combout ) # (\mem1|mem_reg~5509_combout )))) # (!\addr[2]~12_combout  & (\mem1|mem_reg~5519_combout  & (!\addr[3]~10_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~5519_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5509_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5520_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5520 .lut_mask = 16'hAEA4;
defparam \mem1|mem_reg~5520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~1517feeder (
// Equation(s):
// \mem1|mem_reg~1517feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1517feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1517feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1517feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N27
dffeas \mem1|mem_reg~1517 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1517feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1517 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneive_lcell_comb \mem1|mem_reg~1533feeder (
// Equation(s):
// \mem1|mem_reg~1533feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1533feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1533feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1533feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N15
dffeas \mem1|mem_reg~1533 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1533feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1533 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N14
cycloneive_lcell_comb \mem1|mem_reg~1501feeder (
// Equation(s):
// \mem1|mem_reg~1501feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1501feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1501feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1501feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N15
dffeas \mem1|mem_reg~1501 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1501 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1501 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~1485feeder (
// Equation(s):
// \mem1|mem_reg~1485feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1485feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1485feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1485feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \mem1|mem_reg~1485 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1485feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1485 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~5523 (
// Equation(s):
// \mem1|mem_reg~5523_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1501_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~1485_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1501_q ),
	.datab(\mem1|mem_reg~1485_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5523_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5523 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneive_lcell_comb \mem1|mem_reg~5524 (
// Equation(s):
// \mem1|mem_reg~5524_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5523_combout  & ((!\mem1|mem_reg~1533_q ))) # (!\mem1|mem_reg~5523_combout  & (!\mem1|mem_reg~1517_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5523_combout ))))

	.dataa(\mem1|mem_reg~1517_q ),
	.datab(\mem1|mem_reg~1533_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5523_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5524_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5524 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneive_lcell_comb \mem1|mem_reg~1261feeder (
// Equation(s):
// \mem1|mem_reg~1261feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1261feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1261feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1261feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N3
dffeas \mem1|mem_reg~1261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1261 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~1277feeder (
// Equation(s):
// \mem1|mem_reg~1277feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1277feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1277feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1277feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N5
dffeas \mem1|mem_reg~1277 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1277 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneive_lcell_comb \mem1|mem_reg~1229feeder (
// Equation(s):
// \mem1|mem_reg~1229feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1229feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1229feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1229feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N21
dffeas \mem1|mem_reg~1229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1229 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \mem1|mem_reg~1245feeder (
// Equation(s):
// \mem1|mem_reg~1245feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1245feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N15
dffeas \mem1|mem_reg~1245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1245 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneive_lcell_comb \mem1|mem_reg~5525 (
// Equation(s):
// \mem1|mem_reg~5525_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~1245_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1229_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1229_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~1245_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5525_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5525 .lut_mask = 16'hA1F1;
defparam \mem1|mem_reg~5525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneive_lcell_comb \mem1|mem_reg~5526 (
// Equation(s):
// \mem1|mem_reg~5526_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5525_combout  & ((!\mem1|mem_reg~1277_q ))) # (!\mem1|mem_reg~5525_combout  & (!\mem1|mem_reg~1261_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5525_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~1261_q ),
	.datac(\mem1|mem_reg~1277_q ),
	.datad(\mem1|mem_reg~5525_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5526_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5526 .lut_mask = 16'h5F22;
defparam \mem1|mem_reg~5526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N16
cycloneive_lcell_comb \mem1|mem_reg~5527 (
// Equation(s):
// \mem1|mem_reg~5527_combout  = (\addr[4]~4_combout  & ((\mem1|mem_reg~5524_combout ) # ((\addr[5]~6_combout )))) # (!\addr[4]~4_combout  & (((!\addr[5]~6_combout  & \mem1|mem_reg~5526_combout ))))

	.dataa(\mem1|mem_reg~5524_combout ),
	.datab(\addr[4]~4_combout ),
	.datac(\addr[5]~6_combout ),
	.datad(\mem1|mem_reg~5526_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5527_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5527 .lut_mask = 16'hCBC8;
defparam \mem1|mem_reg~5527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cycloneive_lcell_comb \mem1|mem_reg~2045feeder (
// Equation(s):
// \mem1|mem_reg~2045feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2045feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2045feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2045feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N13
dffeas \mem1|mem_reg~2045 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2045feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2045 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2045 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneive_lcell_comb \mem1|mem_reg~2029feeder (
// Equation(s):
// \mem1|mem_reg~2029feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2029feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2029feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2029feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N17
dffeas \mem1|mem_reg~2029 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2029feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2029 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2029 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneive_lcell_comb \mem1|mem_reg~1997feeder (
// Equation(s):
// \mem1|mem_reg~1997feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1997feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1997feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1997feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N19
dffeas \mem1|mem_reg~1997 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1997feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1997 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N12
cycloneive_lcell_comb \mem1|mem_reg~2013feeder (
// Equation(s):
// \mem1|mem_reg~2013feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~2013feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~2013feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~2013feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N13
dffeas \mem1|mem_reg~2013 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~2013feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~2013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~2013 .is_wysiwyg = "true";
defparam \mem1|mem_reg~2013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cycloneive_lcell_comb \mem1|mem_reg~5528 (
// Equation(s):
// \mem1|mem_reg~5528_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~2013_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~1997_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1997_q ),
	.datab(\mem1|mem_reg~2013_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5528_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5528 .lut_mask = 16'hF035;
defparam \mem1|mem_reg~5528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
cycloneive_lcell_comb \mem1|mem_reg~5529 (
// Equation(s):
// \mem1|mem_reg~5529_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5528_combout  & (!\mem1|mem_reg~2045_q )) # (!\mem1|mem_reg~5528_combout  & ((!\mem1|mem_reg~2029_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5528_combout ))))

	.dataa(\mem1|mem_reg~2045_q ),
	.datab(\mem1|mem_reg~2029_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5528_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5529_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5529 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneive_lcell_comb \mem1|mem_reg~1757feeder (
// Equation(s):
// \mem1|mem_reg~1757feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1757feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1757feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1757feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N31
dffeas \mem1|mem_reg~1757 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1757feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1757 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1757 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N2
cycloneive_lcell_comb \mem1|mem_reg~1741feeder (
// Equation(s):
// \mem1|mem_reg~1741feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1741feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1741feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1741feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N3
dffeas \mem1|mem_reg~1741 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1741 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1741 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N12
cycloneive_lcell_comb \mem1|mem_reg~5521 (
// Equation(s):
// \mem1|mem_reg~5521_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~1757_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~1741_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~1757_q ),
	.datab(\mem1|mem_reg~1741_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5521_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5521 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneive_lcell_comb \mem1|mem_reg~1773feeder (
// Equation(s):
// \mem1|mem_reg~1773feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1773feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1773feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1773feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \mem1|mem_reg~1773 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1773feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1773 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneive_lcell_comb \mem1|mem_reg~1789feeder (
// Equation(s):
// \mem1|mem_reg~1789feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1789feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1789feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1789feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N7
dffeas \mem1|mem_reg~1789 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1789feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1789 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N6
cycloneive_lcell_comb \mem1|mem_reg~5522 (
// Equation(s):
// \mem1|mem_reg~5522_combout  = (\mem1|mem_reg~5521_combout  & (((!\addr[1]~14_combout ) # (!\mem1|mem_reg~1789_q )))) # (!\mem1|mem_reg~5521_combout  & (!\mem1|mem_reg~1773_q  & ((\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~5521_combout ),
	.datab(\mem1|mem_reg~1773_q ),
	.datac(\mem1|mem_reg~1789_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5522_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5522 .lut_mask = 16'h1BAA;
defparam \mem1|mem_reg~5522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N18
cycloneive_lcell_comb \mem1|mem_reg~5530 (
// Equation(s):
// \mem1|mem_reg~5530_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5527_combout  & (\mem1|mem_reg~5529_combout )) # (!\mem1|mem_reg~5527_combout  & ((\mem1|mem_reg~5522_combout ))))) # (!\addr[5]~6_combout  & (\mem1|mem_reg~5527_combout ))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5527_combout ),
	.datac(\mem1|mem_reg~5529_combout ),
	.datad(\mem1|mem_reg~5522_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5530_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5530 .lut_mask = 16'hE6C4;
defparam \mem1|mem_reg~5530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
cycloneive_lcell_comb \mem1|mem_reg~5531 (
// Equation(s):
// \mem1|mem_reg~5531_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5520_combout  & ((\mem1|mem_reg~5530_combout ))) # (!\mem1|mem_reg~5520_combout  & (\mem1|mem_reg~5499_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5520_combout ))))

	.dataa(\addr[3]~10_combout ),
	.datab(\mem1|mem_reg~5499_combout ),
	.datac(\mem1|mem_reg~5520_combout ),
	.datad(\mem1|mem_reg~5530_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5531_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5531 .lut_mask = 16'hF858;
defparam \mem1|mem_reg~5531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneive_lcell_comb \mem1|mem_reg~893feeder (
// Equation(s):
// \mem1|mem_reg~893feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~893feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~893feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~893feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N29
dffeas \mem1|mem_reg~893 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~893feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~893 .is_wysiwyg = "true";
defparam \mem1|mem_reg~893 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~877feeder (
// Equation(s):
// \mem1|mem_reg~877feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~877feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~877feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~877feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \mem1|mem_reg~877 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~877 .is_wysiwyg = "true";
defparam \mem1|mem_reg~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneive_lcell_comb \mem1|mem_reg~861feeder (
// Equation(s):
// \mem1|mem_reg~861feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~861feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~861feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~861feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N31
dffeas \mem1|mem_reg~861 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~861feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~861 .is_wysiwyg = "true";
defparam \mem1|mem_reg~861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \mem1|mem_reg~845feeder (
// Equation(s):
// \mem1|mem_reg~845feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~845feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~845feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~845feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \mem1|mem_reg~845 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~845 .is_wysiwyg = "true";
defparam \mem1|mem_reg~845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cycloneive_lcell_comb \mem1|mem_reg~5558 (
// Equation(s):
// \mem1|mem_reg~5558_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~861_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~845_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~861_q ),
	.datab(\mem1|mem_reg~845_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5558_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5558 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cycloneive_lcell_comb \mem1|mem_reg~5559 (
// Equation(s):
// \mem1|mem_reg~5559_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5558_combout  & (!\mem1|mem_reg~893_q )) # (!\mem1|mem_reg~5558_combout  & ((!\mem1|mem_reg~877_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5558_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~893_q ),
	.datac(\mem1|mem_reg~877_q ),
	.datad(\mem1|mem_reg~5558_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5559_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5559 .lut_mask = 16'h770A;
defparam \mem1|mem_reg~5559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N4
cycloneive_lcell_comb \mem1|mem_reg~365feeder (
// Equation(s):
// \mem1|mem_reg~365feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~365feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~365feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~365feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N5
dffeas \mem1|mem_reg~365 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~365 .is_wysiwyg = "true";
defparam \mem1|mem_reg~365 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \mem1|mem_reg~333feeder (
// Equation(s):
// \mem1|mem_reg~333feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~333feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~333feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~333feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \mem1|mem_reg~333 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~333 .is_wysiwyg = "true";
defparam \mem1|mem_reg~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \mem1|mem_reg~349feeder (
// Equation(s):
// \mem1|mem_reg~349feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~349feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~349feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~349feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N13
dffeas \mem1|mem_reg~349 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~349 .is_wysiwyg = "true";
defparam \mem1|mem_reg~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \mem1|mem_reg~5560 (
// Equation(s):
// \mem1|mem_reg~5560_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~349_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~333_q ))))

	.dataa(\mem1|mem_reg~333_q ),
	.datab(\addr[1]~14_combout ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~349_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5560_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5560 .lut_mask = 16'hC1F1;
defparam \mem1|mem_reg~5560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneive_lcell_comb \mem1|mem_reg~381feeder (
// Equation(s):
// \mem1|mem_reg~381feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~381feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~381feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~381feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N17
dffeas \mem1|mem_reg~381 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~381 .is_wysiwyg = "true";
defparam \mem1|mem_reg~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneive_lcell_comb \mem1|mem_reg~5561 (
// Equation(s):
// \mem1|mem_reg~5561_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5560_combout  & ((!\mem1|mem_reg~381_q ))) # (!\mem1|mem_reg~5560_combout  & (!\mem1|mem_reg~365_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5560_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~365_q ),
	.datac(\mem1|mem_reg~5560_combout ),
	.datad(\mem1|mem_reg~381_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5561_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5561 .lut_mask = 16'h52F2;
defparam \mem1|mem_reg~5561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneive_lcell_comb \mem1|mem_reg~5562 (
// Equation(s):
// \mem1|mem_reg~5562_combout  = (\addr[5]~6_combout  & ((\mem1|mem_reg~5559_combout ) # ((\addr[3]~10_combout )))) # (!\addr[5]~6_combout  & (((!\addr[3]~10_combout  & \mem1|mem_reg~5561_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5559_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5561_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5562_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5562 .lut_mask = 16'hADA8;
defparam \mem1|mem_reg~5562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneive_lcell_comb \mem1|mem_reg~1005feeder (
// Equation(s):
// \mem1|mem_reg~1005feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1005feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1005feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1005feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N15
dffeas \mem1|mem_reg~1005 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1005feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1005 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1005 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~989feeder (
// Equation(s):
// \mem1|mem_reg~989feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~989feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~989feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~989feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N27
dffeas \mem1|mem_reg~989 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~989feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~989 .is_wysiwyg = "true";
defparam \mem1|mem_reg~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N12
cycloneive_lcell_comb \mem1|mem_reg~973feeder (
// Equation(s):
// \mem1|mem_reg~973feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~973feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~973feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~973feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N13
dffeas \mem1|mem_reg~973 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~973feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~973 .is_wysiwyg = "true";
defparam \mem1|mem_reg~973 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~5563 (
// Equation(s):
// \mem1|mem_reg~5563_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~989_q ))) # (!\addr[0]~16_combout  & (((!\addr[1]~14_combout  & !\mem1|mem_reg~973_q ))))

	.dataa(\mem1|mem_reg~989_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~973_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5563_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5563 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~5563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneive_lcell_comb \mem1|mem_reg~1021feeder (
// Equation(s):
// \mem1|mem_reg~1021feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~1021feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~1021feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~1021feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N5
dffeas \mem1|mem_reg~1021 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~1021feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~1021 .is_wysiwyg = "true";
defparam \mem1|mem_reg~1021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~5564 (
// Equation(s):
// \mem1|mem_reg~5564_combout  = (\mem1|mem_reg~5563_combout  & (((!\mem1|mem_reg~1021_q ) # (!\addr[1]~14_combout )))) # (!\mem1|mem_reg~5563_combout  & (!\mem1|mem_reg~1005_q  & (\addr[1]~14_combout )))

	.dataa(\mem1|mem_reg~1005_q ),
	.datab(\mem1|mem_reg~5563_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~1021_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5564_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5564 .lut_mask = 16'h1CDC;
defparam \mem1|mem_reg~5564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneive_lcell_comb \mem1|mem_reg~509feeder (
// Equation(s):
// \mem1|mem_reg~509feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~509feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~509feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~509feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N23
dffeas \mem1|mem_reg~509 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~509feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~509 .is_wysiwyg = "true";
defparam \mem1|mem_reg~509 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \mem1|mem_reg~477feeder (
// Equation(s):
// \mem1|mem_reg~477feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~477feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~477feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~477feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N21
dffeas \mem1|mem_reg~477 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~477 .is_wysiwyg = "true";
defparam \mem1|mem_reg~477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneive_lcell_comb \mem1|mem_reg~461feeder (
// Equation(s):
// \mem1|mem_reg~461feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~461feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~461feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~461feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N31
dffeas \mem1|mem_reg~461 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~461 .is_wysiwyg = "true";
defparam \mem1|mem_reg~461 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneive_lcell_comb \mem1|mem_reg~5556 (
// Equation(s):
// \mem1|mem_reg~5556_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~477_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~461_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~477_q ),
	.datab(\mem1|mem_reg~461_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5556_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5556 .lut_mask = 16'hF053;
defparam \mem1|mem_reg~5556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneive_lcell_comb \mem1|mem_reg~493feeder (
// Equation(s):
// \mem1|mem_reg~493feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~493feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~493feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~493feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N23
dffeas \mem1|mem_reg~493 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~493feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~493 .is_wysiwyg = "true";
defparam \mem1|mem_reg~493 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneive_lcell_comb \mem1|mem_reg~5557 (
// Equation(s):
// \mem1|mem_reg~5557_combout  = (\mem1|mem_reg~5556_combout  & (((!\addr[1]~14_combout )) # (!\mem1|mem_reg~509_q ))) # (!\mem1|mem_reg~5556_combout  & (((!\mem1|mem_reg~493_q  & \addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~509_q ),
	.datab(\mem1|mem_reg~5556_combout ),
	.datac(\mem1|mem_reg~493_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5557_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5557 .lut_mask = 16'h47CC;
defparam \mem1|mem_reg~5557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~5565 (
// Equation(s):
// \mem1|mem_reg~5565_combout  = (\mem1|mem_reg~5562_combout  & (((\mem1|mem_reg~5564_combout )) # (!\addr[3]~10_combout ))) # (!\mem1|mem_reg~5562_combout  & (\addr[3]~10_combout  & ((\mem1|mem_reg~5557_combout ))))

	.dataa(\mem1|mem_reg~5562_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~5564_combout ),
	.datad(\mem1|mem_reg~5557_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5565_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5565 .lut_mask = 16'hE6A2;
defparam \mem1|mem_reg~5565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
cycloneive_lcell_comb \mem1|mem_reg~637feeder (
// Equation(s):
// \mem1|mem_reg~637feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~637feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~637feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~637feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N19
dffeas \mem1|mem_reg~637 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~637feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~637 .is_wysiwyg = "true";
defparam \mem1|mem_reg~637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneive_lcell_comb \mem1|mem_reg~621feeder (
// Equation(s):
// \mem1|mem_reg~621feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~621feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~621feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~621feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N9
dffeas \mem1|mem_reg~621 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~621feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~621 .is_wysiwyg = "true";
defparam \mem1|mem_reg~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \mem1|mem_reg~605feeder (
// Equation(s):
// \mem1|mem_reg~605feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~605feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~605feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~605feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N15
dffeas \mem1|mem_reg~605 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~605 .is_wysiwyg = "true";
defparam \mem1|mem_reg~605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \mem1|mem_reg~589feeder (
// Equation(s):
// \mem1|mem_reg~589feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~589feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~589feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~589feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \mem1|mem_reg~589 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~589feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~589 .is_wysiwyg = "true";
defparam \mem1|mem_reg~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \mem1|mem_reg~5534 (
// Equation(s):
// \mem1|mem_reg~5534_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~605_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~589_q )))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~605_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~589_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5534_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5534 .lut_mask = 16'hB0B5;
defparam \mem1|mem_reg~5534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \mem1|mem_reg~5535 (
// Equation(s):
// \mem1|mem_reg~5535_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5534_combout  & (!\mem1|mem_reg~637_q )) # (!\mem1|mem_reg~5534_combout  & ((!\mem1|mem_reg~621_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5534_combout ))))

	.dataa(\mem1|mem_reg~637_q ),
	.datab(\mem1|mem_reg~621_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5534_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5535_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5535 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneive_lcell_comb \mem1|mem_reg~765feeder (
// Equation(s):
// \mem1|mem_reg~765feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~765feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~765feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~765feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N29
dffeas \mem1|mem_reg~765 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~765feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~765 .is_wysiwyg = "true";
defparam \mem1|mem_reg~765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N20
cycloneive_lcell_comb \mem1|mem_reg~749feeder (
// Equation(s):
// \mem1|mem_reg~749feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~749feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~749feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~749feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N21
dffeas \mem1|mem_reg~749 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~749 .is_wysiwyg = "true";
defparam \mem1|mem_reg~749 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~733feeder (
// Equation(s):
// \mem1|mem_reg~733feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~733feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~733feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~733feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \mem1|mem_reg~733 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~733 .is_wysiwyg = "true";
defparam \mem1|mem_reg~733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~717feeder (
// Equation(s):
// \mem1|mem_reg~717feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~717feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~717feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~717feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \mem1|mem_reg~717 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~717 .is_wysiwyg = "true";
defparam \mem1|mem_reg~717 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~5532 (
// Equation(s):
// \mem1|mem_reg~5532_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~733_q ))) # (!\addr[0]~16_combout  & (((!\addr[1]~14_combout  & !\mem1|mem_reg~717_q ))))

	.dataa(\mem1|mem_reg~733_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~717_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5532_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5532 .lut_mask = 16'hC4C7;
defparam \mem1|mem_reg~5532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \mem1|mem_reg~5533 (
// Equation(s):
// \mem1|mem_reg~5533_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5532_combout  & (!\mem1|mem_reg~765_q )) # (!\mem1|mem_reg~5532_combout  & ((!\mem1|mem_reg~749_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5532_combout ))))

	.dataa(\mem1|mem_reg~765_q ),
	.datab(\mem1|mem_reg~749_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5532_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5533_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5533 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~5536 (
// Equation(s):
// \mem1|mem_reg~5536_combout  = (\addr[5]~6_combout  & ((\addr[3]~10_combout  & ((\mem1|mem_reg~5533_combout ))) # (!\addr[3]~10_combout  & (\mem1|mem_reg~5535_combout ))))

	.dataa(\addr[5]~6_combout ),
	.datab(\mem1|mem_reg~5535_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\mem1|mem_reg~5533_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5536_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5536 .lut_mask = 16'hA808;
defparam \mem1|mem_reg~5536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N16
cycloneive_lcell_comb \mem1|mem_reg~701feeder (
// Equation(s):
// \mem1|mem_reg~701feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~701feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~701feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~701feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N17
dffeas \mem1|mem_reg~701 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~701 .is_wysiwyg = "true";
defparam \mem1|mem_reg~701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N30
cycloneive_lcell_comb \mem1|mem_reg~685feeder (
// Equation(s):
// \mem1|mem_reg~685feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~685feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~685feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~685feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N31
dffeas \mem1|mem_reg~685 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~685 .is_wysiwyg = "true";
defparam \mem1|mem_reg~685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \mem1|mem_reg~669feeder (
// Equation(s):
// \mem1|mem_reg~669feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~669feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~669feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~669feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \mem1|mem_reg~669 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~669 .is_wysiwyg = "true";
defparam \mem1|mem_reg~669 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \mem1|mem_reg~653feeder (
// Equation(s):
// \mem1|mem_reg~653feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~653feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~653feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~653feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \mem1|mem_reg~653 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~653feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~653 .is_wysiwyg = "true";
defparam \mem1|mem_reg~653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \mem1|mem_reg~5552 (
// Equation(s):
// \mem1|mem_reg~5552_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~669_q ))) # (!\addr[0]~16_combout  & (((!\addr[1]~14_combout  & !\mem1|mem_reg~653_q ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~669_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~653_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5552_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5552 .lut_mask = 16'hA2A7;
defparam \mem1|mem_reg~5552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \mem1|mem_reg~5553 (
// Equation(s):
// \mem1|mem_reg~5553_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5552_combout  & (!\mem1|mem_reg~701_q )) # (!\mem1|mem_reg~5552_combout  & ((!\mem1|mem_reg~685_q ))))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5552_combout ))))

	.dataa(\mem1|mem_reg~701_q ),
	.datab(\mem1|mem_reg~685_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5552_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5553_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5553 .lut_mask = 16'h5F30;
defparam \mem1|mem_reg~5553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~141feeder (
// Equation(s):
// \mem1|mem_reg~141feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~141feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \mem1|mem_reg~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~141 .is_wysiwyg = "true";
defparam \mem1|mem_reg~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \mem1|mem_reg~189feeder (
// Equation(s):
// \mem1|mem_reg~189feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~189feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \mem1|mem_reg~189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~189 .is_wysiwyg = "true";
defparam \mem1|mem_reg~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \mem1|mem_reg~5547 (
// Equation(s):
// \mem1|mem_reg~5547_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout  & !\mem1|mem_reg~189_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~141_q  & (!\addr[1]~14_combout )))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~141_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~189_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5547_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5547 .lut_mask = 16'h01A1;
defparam \mem1|mem_reg~5547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cycloneive_lcell_comb \mem1|mem_reg~45feeder (
// Equation(s):
// \mem1|mem_reg~45feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~45feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N19
dffeas \mem1|mem_reg~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~45 .is_wysiwyg = "true";
defparam \mem1|mem_reg~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \mem1|mem_reg~5550 (
// Equation(s):
// \mem1|mem_reg~5550_combout  = ((\addr[0]~16_combout ) # (\mem1|mem_reg~45_q )) # (!\addr[1]~14_combout )

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(gnd),
	.datad(\mem1|mem_reg~45_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5550_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5550 .lut_mask = 16'hFFDD;
defparam \mem1|mem_reg~5550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \mem1|mem_reg~541feeder (
// Equation(s):
// \mem1|mem_reg~541feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~541feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~541feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~541feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \mem1|mem_reg~541 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~541feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~541 .is_wysiwyg = "true";
defparam \mem1|mem_reg~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~525feeder (
// Equation(s):
// \mem1|mem_reg~525feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~525feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~525feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~525feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \mem1|mem_reg~525 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~525feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5761_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~525 .is_wysiwyg = "true";
defparam \mem1|mem_reg~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \mem1|mem_reg~5548 (
// Equation(s):
// \mem1|mem_reg~5548_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~541_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~525_q  & !\addr[1]~14_combout ))))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~541_q ),
	.datac(\mem1|mem_reg~525_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5548_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5548 .lut_mask = 16'hAA27;
defparam \mem1|mem_reg~5548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneive_lcell_comb \mem1|mem_reg~573feeder (
// Equation(s):
// \mem1|mem_reg~573feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~573feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~573feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~573feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N21
dffeas \mem1|mem_reg~573 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~573feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~573 .is_wysiwyg = "true";
defparam \mem1|mem_reg~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneive_lcell_comb \mem1|mem_reg~557feeder (
// Equation(s):
// \mem1|mem_reg~557feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~557feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~557feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~557feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \mem1|mem_reg~557 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~557 .is_wysiwyg = "true";
defparam \mem1|mem_reg~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \mem1|mem_reg~5549 (
// Equation(s):
// \mem1|mem_reg~5549_combout  = (\mem1|mem_reg~5548_combout  & (((!\addr[1]~14_combout )) # (!\mem1|mem_reg~573_q ))) # (!\mem1|mem_reg~5548_combout  & (((!\mem1|mem_reg~557_q  & \addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~5548_combout ),
	.datab(\mem1|mem_reg~573_q ),
	.datac(\mem1|mem_reg~557_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5549_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5549 .lut_mask = 16'h27AA;
defparam \mem1|mem_reg~5549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~5551 (
// Equation(s):
// \mem1|mem_reg~5551_combout  = (\addr[5]~6_combout  & (((\mem1|mem_reg~5549_combout ) # (\addr[3]~10_combout )))) # (!\addr[5]~6_combout  & (!\mem1|mem_reg~5550_combout  & ((!\addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~5550_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5549_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5551_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5551 .lut_mask = 16'hCCD1;
defparam \mem1|mem_reg~5551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \mem1|mem_reg~5554 (
// Equation(s):
// \mem1|mem_reg~5554_combout  = (\mem1|mem_reg~5551_combout  & ((\mem1|mem_reg~5553_combout ) # ((!\addr[3]~10_combout )))) # (!\mem1|mem_reg~5551_combout  & (((\mem1|mem_reg~5547_combout  & \addr[3]~10_combout ))))

	.dataa(\mem1|mem_reg~5553_combout ),
	.datab(\mem1|mem_reg~5547_combout ),
	.datac(\mem1|mem_reg~5551_combout ),
	.datad(\addr[3]~10_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5554_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5554 .lut_mask = 16'hACF0;
defparam \mem1|mem_reg~5554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \mem1|mem_reg~397feeder (
// Equation(s):
// \mem1|mem_reg~397feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~397feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~397feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~397feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \mem1|mem_reg~397 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~397feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~397 .is_wysiwyg = "true";
defparam \mem1|mem_reg~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \mem1|mem_reg~413feeder (
// Equation(s):
// \mem1|mem_reg~413feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~413feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~413feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~413feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \mem1|mem_reg~413 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~413 .is_wysiwyg = "true";
defparam \mem1|mem_reg~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneive_lcell_comb \mem1|mem_reg~5537 (
// Equation(s):
// \mem1|mem_reg~5537_combout  = (\addr[1]~14_combout  & (((\addr[0]~16_combout )))) # (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & ((!\mem1|mem_reg~413_q ))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~397_q ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~397_q ),
	.datac(\mem1|mem_reg~413_q ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5537_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5537 .lut_mask = 16'hAF11;
defparam \mem1|mem_reg~5537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneive_lcell_comb \mem1|mem_reg~429feeder (
// Equation(s):
// \mem1|mem_reg~429feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~429feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~429feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~429feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N13
dffeas \mem1|mem_reg~429 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~429 .is_wysiwyg = "true";
defparam \mem1|mem_reg~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneive_lcell_comb \mem1|mem_reg~445feeder (
// Equation(s):
// \mem1|mem_reg~445feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~445feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~445feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~445feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \mem1|mem_reg~445 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~445 .is_wysiwyg = "true";
defparam \mem1|mem_reg~445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneive_lcell_comb \mem1|mem_reg~5538 (
// Equation(s):
// \mem1|mem_reg~5538_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5537_combout  & ((!\mem1|mem_reg~445_q ))) # (!\mem1|mem_reg~5537_combout  & (!\mem1|mem_reg~429_q )))) # (!\addr[1]~14_combout  & (\mem1|mem_reg~5537_combout ))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~5537_combout ),
	.datac(\mem1|mem_reg~429_q ),
	.datad(\mem1|mem_reg~445_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5538_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5538 .lut_mask = 16'h46CE;
defparam \mem1|mem_reg~5538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneive_lcell_comb \mem1|mem_reg~941feeder (
// Equation(s):
// \mem1|mem_reg~941feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~941feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~941feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~941feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N19
dffeas \mem1|mem_reg~941 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~941 .is_wysiwyg = "true";
defparam \mem1|mem_reg~941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneive_lcell_comb \mem1|mem_reg~925feeder (
// Equation(s):
// \mem1|mem_reg~925feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~925feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~925feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~925feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N15
dffeas \mem1|mem_reg~925 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~925feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~925 .is_wysiwyg = "true";
defparam \mem1|mem_reg~925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \mem1|mem_reg~909feeder (
// Equation(s):
// \mem1|mem_reg~909feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~909feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~909feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~909feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \mem1|mem_reg~909 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~909feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~909 .is_wysiwyg = "true";
defparam \mem1|mem_reg~909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneive_lcell_comb \mem1|mem_reg~5544 (
// Equation(s):
// \mem1|mem_reg~5544_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout )) # (!\mem1|mem_reg~925_q ))) # (!\addr[0]~16_combout  & (((!\mem1|mem_reg~909_q  & !\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~925_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~909_q ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5544_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5544 .lut_mask = 16'hCC47;
defparam \mem1|mem_reg~5544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneive_lcell_comb \mem1|mem_reg~957feeder (
// Equation(s):
// \mem1|mem_reg~957feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~957feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~957feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~957feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \mem1|mem_reg~957 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~957feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~957 .is_wysiwyg = "true";
defparam \mem1|mem_reg~957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneive_lcell_comb \mem1|mem_reg~5545 (
// Equation(s):
// \mem1|mem_reg~5545_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5544_combout  & ((!\mem1|mem_reg~957_q ))) # (!\mem1|mem_reg~5544_combout  & (!\mem1|mem_reg~941_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5544_combout ))))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~941_q ),
	.datac(\mem1|mem_reg~5544_combout ),
	.datad(\mem1|mem_reg~957_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5545_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5545 .lut_mask = 16'h52F2;
defparam \mem1|mem_reg~5545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneive_lcell_comb \mem1|mem_reg~813feeder (
// Equation(s):
// \mem1|mem_reg~813feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~813feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~813feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~813feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \mem1|mem_reg~813 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~813feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~813 .is_wysiwyg = "true";
defparam \mem1|mem_reg~813 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \mem1|mem_reg~829feeder (
// Equation(s):
// \mem1|mem_reg~829feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~829feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~829feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~829feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \mem1|mem_reg~829 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~829 .is_wysiwyg = "true";
defparam \mem1|mem_reg~829 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~781feeder (
// Equation(s):
// \mem1|mem_reg~781feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~781feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~781feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~781feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \mem1|mem_reg~781 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~781 .is_wysiwyg = "true";
defparam \mem1|mem_reg~781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
cycloneive_lcell_comb \mem1|mem_reg~797feeder (
// Equation(s):
// \mem1|mem_reg~797feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~797feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~797feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~797feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N3
dffeas \mem1|mem_reg~797 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~797feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~797 .is_wysiwyg = "true";
defparam \mem1|mem_reg~797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneive_lcell_comb \mem1|mem_reg~5539 (
// Equation(s):
// \mem1|mem_reg~5539_combout  = (\addr[0]~16_combout  & (((\addr[1]~14_combout ) # (!\mem1|mem_reg~797_q )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~781_q  & (!\addr[1]~14_combout )))

	.dataa(\addr[0]~16_combout ),
	.datab(\mem1|mem_reg~781_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~797_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5539_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5539 .lut_mask = 16'hA1AB;
defparam \mem1|mem_reg~5539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneive_lcell_comb \mem1|mem_reg~5540 (
// Equation(s):
// \mem1|mem_reg~5540_combout  = (\addr[1]~14_combout  & ((\mem1|mem_reg~5539_combout  & ((!\mem1|mem_reg~829_q ))) # (!\mem1|mem_reg~5539_combout  & (!\mem1|mem_reg~813_q )))) # (!\addr[1]~14_combout  & (((\mem1|mem_reg~5539_combout ))))

	.dataa(\mem1|mem_reg~813_q ),
	.datab(\mem1|mem_reg~829_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5539_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5540_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5540 .lut_mask = 16'h3F50;
defparam \mem1|mem_reg~5540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cycloneive_lcell_comb \mem1|mem_reg~301feeder (
// Equation(s):
// \mem1|mem_reg~301feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~301feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~301feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~301feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N5
dffeas \mem1|mem_reg~301 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~301 .is_wysiwyg = "true";
defparam \mem1|mem_reg~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \mem1|mem_reg~285feeder (
// Equation(s):
// \mem1|mem_reg~285feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~285feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~285feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~285feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N11
dffeas \mem1|mem_reg~285 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~285 .is_wysiwyg = "true";
defparam \mem1|mem_reg~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneive_lcell_comb \mem1|mem_reg~317feeder (
// Equation(s):
// \mem1|mem_reg~317feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~317feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~317feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~317feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \mem1|mem_reg~317 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~317 .is_wysiwyg = "true";
defparam \mem1|mem_reg~317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \mem1|mem_reg~5541 (
// Equation(s):
// \mem1|mem_reg~5541_combout  = (\addr[0]~16_combout  & ((\addr[1]~14_combout  & ((!\mem1|mem_reg~317_q ))) # (!\addr[1]~14_combout  & (!\mem1|mem_reg~285_q ))))

	.dataa(\mem1|mem_reg~285_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~317_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5541_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5541 .lut_mask = 16'h04C4;
defparam \mem1|mem_reg~5541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \mem1|mem_reg~5542 (
// Equation(s):
// \mem1|mem_reg~5542_combout  = (\mem1|mem_reg~5541_combout ) # ((\addr[1]~14_combout  & (!\mem1|mem_reg~301_q  & !\addr[0]~16_combout )))

	.dataa(\addr[1]~14_combout ),
	.datab(\mem1|mem_reg~301_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\mem1|mem_reg~5541_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5542_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5542 .lut_mask = 16'hFF02;
defparam \mem1|mem_reg~5542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \mem1|mem_reg~5543 (
// Equation(s):
// \mem1|mem_reg~5543_combout  = (\addr[3]~10_combout  & (\addr[5]~6_combout )) # (!\addr[3]~10_combout  & ((\addr[5]~6_combout  & (\mem1|mem_reg~5540_combout )) # (!\addr[5]~6_combout  & ((\mem1|mem_reg~5542_combout )))))

	.dataa(\addr[3]~10_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5540_combout ),
	.datad(\mem1|mem_reg~5542_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5543_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5543 .lut_mask = 16'hD9C8;
defparam \mem1|mem_reg~5543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \mem1|mem_reg~5546 (
// Equation(s):
// \mem1|mem_reg~5546_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5543_combout  & ((\mem1|mem_reg~5545_combout ))) # (!\mem1|mem_reg~5543_combout  & (\mem1|mem_reg~5538_combout )))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5543_combout ))))

	.dataa(\mem1|mem_reg~5538_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~5545_combout ),
	.datad(\mem1|mem_reg~5543_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5546_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5546 .lut_mask = 16'hF388;
defparam \mem1|mem_reg~5546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \mem1|mem_reg~5555 (
// Equation(s):
// \mem1|mem_reg~5555_combout  = (\addr[2]~12_combout  & (((\addr[4]~4_combout )))) # (!\addr[2]~12_combout  & ((\addr[4]~4_combout  & ((\mem1|mem_reg~5546_combout ))) # (!\addr[4]~4_combout  & (\mem1|mem_reg~5554_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~5554_combout ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5546_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5555_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5555 .lut_mask = 16'hF4A4;
defparam \mem1|mem_reg~5555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneive_lcell_comb \mem1|mem_reg~5566 (
// Equation(s):
// \mem1|mem_reg~5566_combout  = (\addr[2]~12_combout  & ((\mem1|mem_reg~5555_combout  & (\mem1|mem_reg~5565_combout )) # (!\mem1|mem_reg~5555_combout  & ((\mem1|mem_reg~5536_combout ))))) # (!\addr[2]~12_combout  & (((\mem1|mem_reg~5555_combout ))))

	.dataa(\addr[2]~12_combout ),
	.datab(\mem1|mem_reg~5565_combout ),
	.datac(\mem1|mem_reg~5536_combout ),
	.datad(\mem1|mem_reg~5555_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5566_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5566 .lut_mask = 16'hDDA0;
defparam \mem1|mem_reg~5566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \mem1|mem_reg~5567 (
// Equation(s):
// \mem1|mem_reg~5567_combout  = (\addr[6]~8_combout  & (\mem1|mem_reg~5531_combout )) # (!\addr[6]~8_combout  & ((\mem1|mem_reg~5566_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(gnd),
	.datac(\mem1|mem_reg~5531_combout ),
	.datad(\mem1|mem_reg~5566_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5567_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5567 .lut_mask = 16'hF5A0;
defparam \mem1|mem_reg~5567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \IR|out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5567_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[7]~1_combout ),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[13] .is_wysiwyg = "true";
defparam \IR|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneive_lcell_comb \contr|always1~7 (
// Equation(s):
// \contr|always1~7_combout  = (\IR|out [13] & (\IR|out [12] & (!\IR|out [14] & \IR|out [15])))

	.dataa(\IR|out [13]),
	.datab(\IR|out [12]),
	.datac(\IR|out [14]),
	.datad(\IR|out [15]),
	.cin(gnd),
	.combout(\contr|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \contr|always1~7 .lut_mask = 16'h0800;
defparam \contr|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \contr|next_state.S41~0 (
// Equation(s):
// \contr|next_state.S41~0_combout  = (\contr|state.S19~q  & \contr|always1~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\contr|state.S19~q ),
	.datad(\contr|always1~7_combout ),
	.cin(gnd),
	.combout(\contr|next_state.S41~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|next_state.S41~0 .lut_mask = 16'hF000;
defparam \contr|next_state.S41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \contr|state.S41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|next_state.S41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S41~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S41 .is_wysiwyg = "true";
defparam \contr|state.S41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \contr|WideOr0~0 (
// Equation(s):
// \contr|WideOr0~0_combout  = (\contr|state.S19~q ) # ((\contr|state.S41~q ) # ((\contr|state.S10~q ) # (\contr|state.S6~q )))

	.dataa(\contr|state.S19~q ),
	.datab(\contr|state.S41~q ),
	.datac(\contr|state.S10~q ),
	.datad(\contr|state.S6~q ),
	.cin(gnd),
	.combout(\contr|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \contr|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \contr|Selector7~0 (
// Equation(s):
// \contr|Selector7~0_combout  = (\reset~input_o  & (\contr|state.S19~q  & ((\contr|always1~2_combout )))) # (!\reset~input_o  & ((\contr|state.HALT~q ) # ((\contr|state.S19~q  & \contr|always1~2_combout ))))

	.dataa(\reset~input_o ),
	.datab(\contr|state.S19~q ),
	.datac(\contr|state.HALT~q ),
	.datad(\contr|always1~2_combout ),
	.cin(gnd),
	.combout(\contr|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector7~0 .lut_mask = 16'hDC50;
defparam \contr|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \contr|state.HALT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.HALT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.HALT .is_wysiwyg = "true";
defparam \contr|state.HALT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \contr|Selector0~11 (
// Equation(s):
// \contr|Selector0~11_combout  = (\reset~input_o  & ((\contr|state.HALT~q ) # (!\contr|state.S1~q )))

	.dataa(\reset~input_o ),
	.datab(\contr|state.S1~q ),
	.datac(\contr|state.HALT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\contr|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector0~11 .lut_mask = 16'hA2A2;
defparam \contr|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \contr|WideOr0~1 (
// Equation(s):
// \contr|WideOr0~1_combout  = (!\contr|state.HALT~q  & (!\contr|state.S46~q  & (!\contr|state.S25bar~q  & \contr|state.S1~q )))

	.dataa(\contr|state.HALT~q ),
	.datab(\contr|state.S46~q ),
	.datac(\contr|state.S25bar~q ),
	.datad(\contr|state.S1~q ),
	.cin(gnd),
	.combout(\contr|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|WideOr0~1 .lut_mask = 16'h0100;
defparam \contr|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \contr|Selector0~3 (
// Equation(s):
// \contr|Selector0~3_combout  = (\IR|out [11]) # (\IR|out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR|out [11]),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\contr|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector0~3 .lut_mask = 16'hFFF0;
defparam \contr|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \contr|Selector0~13 (
// Equation(s):
// \contr|Selector0~13_combout  = (((\IR|out [13] & \contr|Selector0~3_combout )) # (!\IR|out [14])) # (!\IR|out [15])

	.dataa(\IR|out [13]),
	.datab(\IR|out [15]),
	.datac(\IR|out [14]),
	.datad(\contr|Selector0~3_combout ),
	.cin(gnd),
	.combout(\contr|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector0~13 .lut_mask = 16'hBF3F;
defparam \contr|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \contr|Selector0~9 (
// Equation(s):
// \contr|Selector0~9_combout  = (\contr|Selector0~13_combout  & ((\IR|out [15]) # (!\contr|always1~3_combout )))

	.dataa(\contr|Selector0~13_combout ),
	.datab(gnd),
	.datac(\contr|always1~3_combout ),
	.datad(\IR|out [15]),
	.cin(gnd),
	.combout(\contr|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector0~9 .lut_mask = 16'hAA0A;
defparam \contr|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_lcell_comb \contr|Selector0~10 (
// Equation(s):
// \contr|Selector0~10_combout  = (\contr|state.S19~q  & ((\contr|always1~0_combout ) # ((\contr|Selector0~9_combout  & \contr|next_state.S13~5_combout ))))

	.dataa(\contr|Selector0~9_combout ),
	.datab(\contr|always1~0_combout ),
	.datac(\contr|state.S19~q ),
	.datad(\contr|next_state.S13~5_combout ),
	.cin(gnd),
	.combout(\contr|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector0~10 .lut_mask = 16'hE0C0;
defparam \contr|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \contr|Selector0~12 (
// Equation(s):
// \contr|Selector0~12_combout  = (!\contr|Selector0~11_combout  & (!\contr|Selector0~10_combout  & ((\contr|WideOr0~0_combout ) # (!\contr|WideOr0~1_combout ))))

	.dataa(\contr|WideOr0~0_combout ),
	.datab(\contr|Selector0~11_combout ),
	.datac(\contr|WideOr0~1_combout ),
	.datad(\contr|Selector0~10_combout ),
	.cin(gnd),
	.combout(\contr|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector0~12 .lut_mask = 16'h0023;
defparam \contr|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \contr|state.S1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|Selector0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S1 .is_wysiwyg = "true";
defparam \contr|state.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \contr|Selector8~1 (
// Equation(s):
// \contr|Selector8~1_combout  = (!\reset~input_o  & !\contr|state.S1~q )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\contr|state.S1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\contr|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector8~1 .lut_mask = 16'h0505;
defparam \contr|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \contr|state.S19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S19 .is_wysiwyg = "true";
defparam \contr|state.S19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \contr|Selector4~0 (
// Equation(s):
// \contr|Selector4~0_combout  = (\contr|Accwrite~0_combout  & (\contr|state.S19~q  & \IR|out [12]))

	.dataa(\contr|Accwrite~0_combout ),
	.datab(gnd),
	.datac(\contr|state.S19~q ),
	.datad(\IR|out [12]),
	.cin(gnd),
	.combout(\contr|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector4~0 .lut_mask = 16'hA000;
defparam \contr|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \contr|Selector4~1 (
// Equation(s):
// \contr|Selector4~1_combout  = (\contr|Selector4~0_combout ) # ((\contr|state.S41~q  & (!\IR|out [11] & \ac1|Equal18~12_combout )))

	.dataa(\contr|Selector4~0_combout ),
	.datab(\contr|state.S41~q ),
	.datac(\IR|out [11]),
	.datad(\ac1|Equal18~12_combout ),
	.cin(gnd),
	.combout(\contr|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Selector4~1 .lut_mask = 16'hAEAA;
defparam \contr|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \contr|state.S10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\contr|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contr|state.S10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contr|state.S10 .is_wysiwyg = "true";
defparam \contr|state.S10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \contr|WideOr12 (
// Equation(s):
// \contr|WideOr12~combout  = (\contr|state.S10~q ) # ((\contr|state.S53~q ) # ((\contr|state.S15~q ) # (!\contr|WideOr12~0_combout )))

	.dataa(\contr|state.S10~q ),
	.datab(\contr|state.S53~q ),
	.datac(\contr|WideOr12~0_combout ),
	.datad(\contr|state.S15~q ),
	.cin(gnd),
	.combout(\contr|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \contr|WideOr12 .lut_mask = 16'hFFEF;
defparam \contr|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \T2|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\contr|T2write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\T2|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \T2|out[6] .is_wysiwyg = "true";
defparam \T2|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \addr[6]~7 (
// Equation(s):
// \addr[6]~7_combout  = (\addr[4]~2_combout  & ((\contr|WideOr11~0_combout  & ((\T2|out [6]))) # (!\contr|WideOr11~0_combout  & (pc[6])))) # (!\addr[4]~2_combout  & (((\contr|WideOr11~0_combout ))))

	.dataa(\addr[4]~2_combout ),
	.datab(pc[6]),
	.datac(\T2|out [6]),
	.datad(\contr|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\addr[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \addr[6]~7 .lut_mask = 16'hF588;
defparam \addr[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \addr[6]~8 (
// Equation(s):
// \addr[6]~8_combout  = (\contr|WideOr12~combout  & ((\addr[6]~7_combout  & ((\IR|out [6]))) # (!\addr[6]~7_combout  & (\T1|out [6])))) # (!\contr|WideOr12~combout  & (((\addr[6]~7_combout ))))

	.dataa(\contr|WideOr12~combout ),
	.datab(\T1|out [6]),
	.datac(\IR|out [6]),
	.datad(\addr[6]~7_combout ),
	.cin(gnd),
	.combout(\addr[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \addr[6]~8 .lut_mask = 16'hF588;
defparam \addr[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \mem1|mem_reg~5484 (
// Equation(s):
// \mem1|mem_reg~5484_combout  = (!\addr[2]~12_combout  & (!\addr[0]~16_combout  & (!\addr[3]~10_combout  & !\addr[1]~14_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[3]~10_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5484_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5484 .lut_mask = 16'h0001;
defparam \mem1|mem_reg~5484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \mem1|mem_reg~271feeder (
// Equation(s):
// \mem1|mem_reg~271feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~271feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~271feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~271feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \mem1|mem_reg~271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~271feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~271 .is_wysiwyg = "true";
defparam \mem1|mem_reg~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \mem1|mem_reg~239feeder (
// Equation(s):
// \mem1|mem_reg~239feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~239feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \mem1|mem_reg~239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~239 .is_wysiwyg = "true";
defparam \mem1|mem_reg~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \mem1|mem_reg~5482 (
// Equation(s):
// \mem1|mem_reg~5482_combout  = (\addr[0]~16_combout ) # ((\mem1|mem_reg~239_q ) # (!\addr[1]~14_combout ))

	.dataa(gnd),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~239_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5482_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5482 .lut_mask = 16'hFFCF;
defparam \mem1|mem_reg~5482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cycloneive_lcell_comb \mem1|mem_reg~63feeder (
// Equation(s):
// \mem1|mem_reg~63feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~63feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N5
dffeas \mem1|mem_reg~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~63 .is_wysiwyg = "true";
defparam \mem1|mem_reg~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \mem1|mem_reg~15feeder (
// Equation(s):
// \mem1|mem_reg~15feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~15feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \mem1|mem_reg~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~15 .is_wysiwyg = "true";
defparam \mem1|mem_reg~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cycloneive_lcell_comb \mem1|mem_reg~47feeder (
// Equation(s):
// \mem1|mem_reg~47feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~47feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N9
dffeas \mem1|mem_reg~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~47 .is_wysiwyg = "true";
defparam \mem1|mem_reg~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \mem1|mem_reg~5480 (
// Equation(s):
// \mem1|mem_reg~5480_combout  = (!\addr[0]~16_combout  & ((\addr[1]~14_combout  & ((!\mem1|mem_reg~47_q ))) # (!\addr[1]~14_combout  & (!\mem1|mem_reg~15_q ))))

	.dataa(\mem1|mem_reg~15_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~47_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5480_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5480 .lut_mask = 16'h0131;
defparam \mem1|mem_reg~5480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \mem1|mem_reg~5966 (
// Equation(s):
// \mem1|mem_reg~5966_combout  = (\mem1|mem_reg~5480_combout ) # ((!\mem1|mem_reg~63_q  & (\addr[0]~16_combout  & \addr[1]~14_combout )))

	.dataa(\mem1|mem_reg~63_q ),
	.datab(\addr[0]~16_combout ),
	.datac(\addr[1]~14_combout ),
	.datad(\mem1|mem_reg~5480_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5966_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5966 .lut_mask = 16'hFF40;
defparam \mem1|mem_reg~5966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \mem1|mem_reg~79feeder (
// Equation(s):
// \mem1|mem_reg~79feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~79feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \mem1|mem_reg~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~79 .is_wysiwyg = "true";
defparam \mem1|mem_reg~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cycloneive_lcell_comb \mem1|mem_reg~127feeder (
// Equation(s):
// \mem1|mem_reg~127feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~127feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N15
dffeas \mem1|mem_reg~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~127 .is_wysiwyg = "true";
defparam \mem1|mem_reg~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \mem1|mem_reg~5479 (
// Equation(s):
// \mem1|mem_reg~5479_combout  = (\addr[0]~16_combout  & (((!\mem1|mem_reg~127_q  & \addr[1]~14_combout )))) # (!\addr[0]~16_combout  & (!\mem1|mem_reg~79_q  & ((!\addr[1]~14_combout ))))

	.dataa(\mem1|mem_reg~79_q ),
	.datab(\mem1|mem_reg~127_q ),
	.datac(\addr[0]~16_combout ),
	.datad(\addr[1]~14_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5479_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5479 .lut_mask = 16'h3005;
defparam \mem1|mem_reg~5479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \mem1|mem_reg~5481 (
// Equation(s):
// \mem1|mem_reg~5481_combout  = (\addr[2]~12_combout  & ((\addr[3]~10_combout ) # ((\mem1|mem_reg~5479_combout )))) # (!\addr[2]~12_combout  & (!\addr[3]~10_combout  & (\mem1|mem_reg~5966_combout )))

	.dataa(\addr[2]~12_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~5966_combout ),
	.datad(\mem1|mem_reg~5479_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5481_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5481 .lut_mask = 16'hBA98;
defparam \mem1|mem_reg~5481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \mem1|mem_reg~159feeder (
// Equation(s):
// \mem1|mem_reg~159feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~159feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~159feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~159feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \mem1|mem_reg~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5663_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~159 .is_wysiwyg = "true";
defparam \mem1|mem_reg~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \mem1|mem_reg~143feeder (
// Equation(s):
// \mem1|mem_reg~143feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~143feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~143feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~143feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \mem1|mem_reg~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~143 .is_wysiwyg = "true";
defparam \mem1|mem_reg~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \mem1|mem_reg~5477 (
// Equation(s):
// \mem1|mem_reg~5477_combout  = (!\addr[1]~14_combout  & ((\addr[0]~16_combout  & (!\mem1|mem_reg~159_q )) # (!\addr[0]~16_combout  & ((!\mem1|mem_reg~143_q )))))

	.dataa(\mem1|mem_reg~159_q ),
	.datab(\mem1|mem_reg~143_q ),
	.datac(\addr[1]~14_combout ),
	.datad(\addr[0]~16_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5477_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5477 .lut_mask = 16'h0503;
defparam \mem1|mem_reg~5477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \mem1|mem_reg~191feeder (
// Equation(s):
// \mem1|mem_reg~191feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|mem_reg~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~191feeder .lut_mask = 16'hFFFF;
defparam \mem1|mem_reg~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \mem1|mem_reg~191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem1|mem_reg~5799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|mem_reg~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|mem_reg~191 .is_wysiwyg = "true";
defparam \mem1|mem_reg~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \mem1|mem_reg~5965 (
// Equation(s):
// \mem1|mem_reg~5965_combout  = (\mem1|mem_reg~5477_combout ) # ((\addr[1]~14_combout  & (\addr[0]~16_combout  & !\mem1|mem_reg~191_q )))

	.dataa(\addr[1]~14_combout ),
	.datab(\addr[0]~16_combout ),
	.datac(\mem1|mem_reg~5477_combout ),
	.datad(\mem1|mem_reg~191_q ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5965_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5965 .lut_mask = 16'hF0F8;
defparam \mem1|mem_reg~5965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \mem1|mem_reg~5483 (
// Equation(s):
// \mem1|mem_reg~5483_combout  = (\addr[3]~10_combout  & ((\mem1|mem_reg~5481_combout  & (!\mem1|mem_reg~5482_combout )) # (!\mem1|mem_reg~5481_combout  & ((\mem1|mem_reg~5965_combout ))))) # (!\addr[3]~10_combout  & (((\mem1|mem_reg~5481_combout ))))

	.dataa(\mem1|mem_reg~5482_combout ),
	.datab(\addr[3]~10_combout ),
	.datac(\mem1|mem_reg~5481_combout ),
	.datad(\mem1|mem_reg~5965_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5483_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5483 .lut_mask = 16'h7C70;
defparam \mem1|mem_reg~5483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \mem1|mem_reg~5485 (
// Equation(s):
// \mem1|mem_reg~5485_combout  = (\addr[4]~4_combout  & (\mem1|mem_reg~5484_combout  & (!\mem1|mem_reg~271_q ))) # (!\addr[4]~4_combout  & (((\mem1|mem_reg~5483_combout ))))

	.dataa(\mem1|mem_reg~5484_combout ),
	.datab(\mem1|mem_reg~271_q ),
	.datac(\addr[4]~4_combout ),
	.datad(\mem1|mem_reg~5483_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5485_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5485 .lut_mask = 16'h2F20;
defparam \mem1|mem_reg~5485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \mem1|mem_reg~5486 (
// Equation(s):
// \mem1|mem_reg~5486_combout  = (!\addr[6]~8_combout  & (!\addr[5]~6_combout  & (\mem1|mem_reg~5485_combout  & !\addr[7]~1_combout )))

	.dataa(\addr[6]~8_combout ),
	.datab(\addr[5]~6_combout ),
	.datac(\mem1|mem_reg~5485_combout ),
	.datad(\addr[7]~1_combout ),
	.cin(gnd),
	.combout(\mem1|mem_reg~5486_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|mem_reg~5486 .lut_mask = 16'h0010;
defparam \mem1|mem_reg~5486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \IR|out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem1|mem_reg~5486_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\contr|state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|out[15] .is_wysiwyg = "true";
defparam \IR|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \contr|Accwrite~0 (
// Equation(s):
// \contr|Accwrite~0_combout  = (!\IR|out [15] & (!\IR|out [13] & !\IR|out [14]))

	.dataa(\IR|out [15]),
	.datab(gnd),
	.datac(\IR|out [13]),
	.datad(\IR|out [14]),
	.cin(gnd),
	.combout(\contr|Accwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Accwrite~0 .lut_mask = 16'h0005;
defparam \contr|Accwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \ac1|always0~4 (
// Equation(s):
// \ac1|always0~4_combout  = (\IR|out [4] & (!\IR|out [5] & ((!\IR|out [6])))) # (!\IR|out [4] & (\IR|out [3] & (\IR|out [5] $ (\IR|out [6]))))

	.dataa(\IR|out [5]),
	.datab(\IR|out [4]),
	.datac(\IR|out [3]),
	.datad(\IR|out [6]),
	.cin(gnd),
	.combout(\ac1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~4 .lut_mask = 16'h1064;
defparam \ac1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \ac1|always0~2 (
// Equation(s):
// \ac1|always0~2_combout  = (\IR|out [12] & ((\IR|out [14]) # (!\IR|out [11]))) # (!\IR|out [12] & ((\IR|out [11]) # (!\IR|out [14])))

	.dataa(\IR|out [12]),
	.datab(\IR|out [14]),
	.datac(gnd),
	.datad(\IR|out [11]),
	.cin(gnd),
	.combout(\ac1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~2 .lut_mask = 16'hDDBB;
defparam \ac1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \ac1|always0~3 (
// Equation(s):
// \ac1|always0~3_combout  = (\IR|out [15]) # ((\ac1|always0~2_combout ) # ((!\IR|out [14] & !\IR|out [13])))

	.dataa(\IR|out [15]),
	.datab(\IR|out [14]),
	.datac(\IR|out [13]),
	.datad(\ac1|always0~2_combout ),
	.cin(gnd),
	.combout(\ac1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~3 .lut_mask = 16'hFFAB;
defparam \ac1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \ac1|always0~5 (
// Equation(s):
// \ac1|always0~5_combout  = (\ac1|always0~3_combout  & (((\IR|out [7]) # (!\ac1|always0~4_combout )) # (!\contr|Accwrite~0_combout )))

	.dataa(\contr|Accwrite~0_combout ),
	.datab(\ac1|always0~4_combout ),
	.datac(\ac1|always0~3_combout ),
	.datad(\IR|out [7]),
	.cin(gnd),
	.combout(\ac1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|always0~5 .lut_mask = 16'hF070;
defparam \ac1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \ac1|Equal18~1 (
// Equation(s):
// \ac1|Equal18~1_combout  = (\IR|out [11] & \ac1|Equal18~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR|out [11]),
	.datad(\ac1|Equal18~0_combout ),
	.cin(gnd),
	.combout(\ac1|Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|Equal18~1 .lut_mask = 16'hF000;
defparam \ac1|Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \ac1|op[2]~5 (
// Equation(s):
// \ac1|op[2]~5_combout  = ((\ac1|always0~1_combout ) # ((\ac1|Equal18~1_combout ) # (!\ac1|op[0]~4_combout ))) # (!\ac1|always0~5_combout )

	.dataa(\ac1|always0~5_combout ),
	.datab(\ac1|always0~1_combout ),
	.datac(\ac1|Equal18~1_combout ),
	.datad(\ac1|op[0]~4_combout ),
	.cin(gnd),
	.combout(\ac1|op[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ac1|op[2]~5 .lut_mask = 16'hFDFF;
defparam \ac1|op[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cycloneive_lcell_comb \alu1|Mux3~0 (
// Equation(s):
// \alu1|Mux3~0_combout  = (\ac1|op[2]~5_combout  & (((\alu_b[4]~7_combout  & \alu_a[4]~7_combout )) # (!\ac1|op[1]~7_combout ))) # (!\ac1|op[2]~5_combout  & ((\alu_b[4]~7_combout  & ((\ac1|op[1]~7_combout ) # (!\alu_a[4]~7_combout ))) # 
// (!\alu_b[4]~7_combout  & ((\alu_a[4]~7_combout )))))

	.dataa(\ac1|op[1]~7_combout ),
	.datab(\alu_b[4]~7_combout ),
	.datac(\ac1|op[2]~5_combout ),
	.datad(\alu_a[4]~7_combout ),
	.cin(gnd),
	.combout(\alu1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux3~0 .lut_mask = 16'hDB5C;
defparam \alu1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \alu1|Mux3~1 (
// Equation(s):
// \alu1|Mux3~1_combout  = (\ac1|op[2]~5_combout  & ((\ac1|op[1]~7_combout  & (\alu1|Mux3~0_combout )) # (!\ac1|op[1]~7_combout  & ((\alu1|Add0~18_combout ))))) # (!\ac1|op[2]~5_combout  & (((\alu1|Mux3~0_combout ))))

	.dataa(\ac1|op[2]~5_combout ),
	.datab(\ac1|op[1]~7_combout ),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\alu1|Add0~18_combout ),
	.cin(gnd),
	.combout(\alu1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux3~1 .lut_mask = 16'hF2D0;
defparam \alu1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \z2|out~0 (
// Equation(s):
// \z2|out~0_combout  = (!\alu1|Mux3~1_combout  & (!\alu1|Mux5~1_combout  & (!\alu1|Mux0~1_combout  & !\alu1|Mux4~1_combout )))

	.dataa(\alu1|Mux3~1_combout ),
	.datab(\alu1|Mux5~1_combout ),
	.datac(\alu1|Mux0~1_combout ),
	.datad(\alu1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\z2|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \z2|out~0 .lut_mask = 16'h0001;
defparam \z2|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \z2|out~1 (
// Equation(s):
// \z2|out~1_combout  = (\contr|state.S3~q ) # ((\contr|state.S6~q ) # (\contr|state.S13~q ))

	.dataa(gnd),
	.datab(\contr|state.S3~q ),
	.datac(\contr|state.S6~q ),
	.datad(\contr|state.S13~q ),
	.cin(gnd),
	.combout(\z2|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \z2|out~1 .lut_mask = 16'hFFFC;
defparam \z2|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \z2|out~2 (
// Equation(s):
// \z2|out~2_combout  = (\alu1|Mux2~1_combout ) # ((\alu1|Mux7~1_combout ) # ((\alu1|Mux1~1_combout ) # (\alu1|Mux6~1_combout )))

	.dataa(\alu1|Mux2~1_combout ),
	.datab(\alu1|Mux7~1_combout ),
	.datac(\alu1|Mux1~1_combout ),
	.datad(\alu1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\z2|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \z2|out~2 .lut_mask = 16'hFFFE;
defparam \z2|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \z2|out~3 (
// Equation(s):
// \z2|out~3_combout  = (\z2|out~1_combout  & (\z2|out~0_combout  & ((!\z2|out~2_combout )))) # (!\z2|out~1_combout  & (((\z2|out~q ))))

	.dataa(\z2|out~0_combout ),
	.datab(\z2|out~1_combout ),
	.datac(\z2|out~q ),
	.datad(\z2|out~2_combout ),
	.cin(gnd),
	.combout(\z2|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \z2|out~3 .lut_mask = 16'h30B8;
defparam \z2|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \z2|out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\z2|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z2|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \z2|out .is_wysiwyg = "true";
defparam \z2|out .power_up = "low";
// synopsys translate_on

assign z = \z~output_o ;

assign cy = \cy~output_o ;

assign ACC[0] = \ACC[0]~output_o ;

assign ACC[1] = \ACC[1]~output_o ;

assign ACC[2] = \ACC[2]~output_o ;

assign ACC[3] = \ACC[3]~output_o ;

assign ACC[4] = \ACC[4]~output_o ;

assign ACC[5] = \ACC[5]~output_o ;

assign ACC[6] = \ACC[6]~output_o ;

assign ACC[7] = \ACC[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
