
*** Running vivado
    with args -log top_level_Intellight_Accelerat_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_Intellight_Accelerat_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_level_Intellight_Accelerat_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.188 ; gain = 10.391
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator/Intellight_Accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
Command: synth_design -top top_level_Intellight_Accelerat_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1252
WARNING: [Synth 8-9971] redeclaration of ansi port 'D' is not allowed [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/MII.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_Intellight_Accelerat_0_0' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_Intellight_Accelerat_0_0/synth/top_level_Intellight_Accelerat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Intellight_Accelerator_v1_0' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'Intellight_Accelerator_v1_0_S00_AXI' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:1199]
INFO: [Synth 8-6157] synthesizing module 'Accelerator' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Accelerator.v:12]
INFO: [Synth 8-6157] synthesizing module 'CU' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/CU.v:12]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_arith.v:50]
WARNING: [Synth 8-689] width (17) of port connection 'seed' does not match port width (16) of module 'lfsr' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/CU.v:70]
INFO: [Synth 8-6155] done synthesizing module 'CU' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/CU.v:12]
WARNING: [Synth 8-7071] port 'debug_cs' of module 'CU' is unconnected for instance 'CU_0' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Accelerator.v:70]
WARNING: [Synth 8-7071] port 'debug_ns' of module 'CU' is unconnected for instance 'CU_0' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Accelerator.v:70]
WARNING: [Synth 8-7023] instance 'CU_0' of module 'CU' has 13 connections declared, but only 11 given [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Accelerator.v:70]
INFO: [Synth 8-6157] synthesizing module 'MII' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/MII.v:12]
INFO: [Synth 8-6155] done synthesizing module 'MII' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/MII.v:12]
WARNING: [Synth 8-7071] port 'D' of module 'MII' is unconnected for instance 'MII_0' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Accelerator.v:88]
WARNING: [Synth 8-7071] port 'A_road' of module 'MII' is unconnected for instance 'MII_0' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Accelerator.v:88]
WARNING: [Synth 8-7071] port 'A_dur' of module 'MII' is unconnected for instance 'MII_0' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Accelerator.v:88]
WARNING: [Synth 8-7023] instance 'MII_0' of module 'MII' has 21 connections declared, but only 18 given [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Accelerator.v:88]
INFO: [Synth 8-6157] synthesizing module 'PG' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/PG.v:12]
INFO: [Synth 8-6157] synthesizing module 'max4to1' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_max.v:22]
INFO: [Synth 8-6155] done synthesizing module 'max4to1' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_max.v:22]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'PG' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/PG.v:12]
INFO: [Synth 8-6157] synthesizing module 'QA' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/QA.v:12]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'multiply' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_arith.v:12]
INFO: [Synth 8-6157] synthesizing module 'r_shift' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_arith.v:35]
INFO: [Synth 8-6155] done synthesizing module 'r_shift' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_arith.v:35]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/file_arith.v:12]
INFO: [Synth 8-6155] done synthesizing module 'QA' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/QA.v:12]
INFO: [Synth 8-6157] synthesizing module 'RD' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/RD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'RD' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/RD.v:12]
INFO: [Synth 8-6157] synthesizing module 'SD' [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/SD.v:13]
INFO: [Synth 8-6155] done synthesizing module 'SD' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/SD.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Accelerator' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Accelerator.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Intellight_Accelerator_v1_0_S00_AXI' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Intellight_Accelerator_v1_0' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level_Intellight_Accelerat_0_0' (0#1) [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_Intellight_Accelerat_0_0/synth/top_level_Intellight_Accelerat_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg49_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:382]
WARNING: [Synth 8-6014] Unused sequential element slv_reg50_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:383]
WARNING: [Synth 8-6014] Unused sequential element slv_reg51_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:384]
WARNING: [Synth 8-6014] Unused sequential element slv_reg52_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:385]
WARNING: [Synth 8-6014] Unused sequential element slv_reg53_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:386]
WARNING: [Synth 8-6014] Unused sequential element slv_reg54_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:387]
WARNING: [Synth 8-6014] Unused sequential element slv_reg55_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:388]
WARNING: [Synth 8-6014] Unused sequential element slv_reg56_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element slv_reg57_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:390]
WARNING: [Synth 8-6014] Unused sequential element slv_reg58_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:391]
WARNING: [Synth 8-6014] Unused sequential element slv_reg59_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:392]
WARNING: [Synth 8-6014] Unused sequential element slv_reg60_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:393]
WARNING: [Synth 8-6014] Unused sequential element slv_reg61_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:394]
WARNING: [Synth 8-6014] Unused sequential element slv_reg62_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:395]
WARNING: [Synth 8-6014] Unused sequential element slv_reg63_reg was removed.  [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ipshared/3b42/hdl/Intellight_Accelerator_v1_0_S00_AXI.v:396]
WARNING: [Synth 8-7129] Port seed[16] in module CU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.090 ; gain = 12.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.090 ; gain = 12.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.090 ; gain = 12.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1307.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1399.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.405 . Memory (MB): peak = 1400.074 ; gain = 0.340
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'CU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                  000000000000001 |                            01111
                  S_INIT |                  000000100000000 |                            10000
                    S_L0 |                  000000000000010 |                            00000
                    S_L1 |                  000000000000100 |                            00001
                    S_L2 |                  010000000000000 |                            00010
                    S_L3 |                  000010000000000 |                            00011
                    S_L4 |                  000100000000000 |                            00100
                    S_L5 |                  000001000000000 |                            00101
                    S_L6 |                  000000010000000 |                            00110
                    S_L7 |                  000000000100000 |                            00111
                    S_L8 |                  000000001000000 |                            01000
                    S_L9 |                  000000000001000 |                            01001
                   S_L10 |                  000000000010000 |                            01010
                   S_L11 |                  100000000000000 |                            01011
                  S_DONE |                  001000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'CU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 4     
	   4 Input   16 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 21    
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 65    
	  32 Input   32 Bit        Muxes := 32    
	   2 Input   16 Bit        Muxes := 38    
	   4 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 18    
	  15 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port seed[16] in module CU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Intellight_Accelerator_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                        | RTL Name                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level_Intellight_Accelerat_0_0 | inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/S_reg_reg[4][7]  | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top_level_Intellight_Accelerat_0_0 | inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][63] | 4      | 64    | YES          | NO                 | YES               | 64     | 0       | 
+-----------------------------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    60|
|2     |LUT1   |     3|
|3     |LUT2   |   162|
|4     |LUT3   |   104|
|5     |LUT4   |   273|
|6     |LUT5   |    38|
|7     |LUT6   |   874|
|8     |MUXF7  |   160|
|9     |MUXF8  |    64|
|10    |SRL16E |    72|
|11    |FDRE   |  1850|
|12    |FDSE   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1400.074 ; gain = 105.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1400.074 ; gain = 12.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1400.074 ; gain = 105.887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1400.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1400.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 54fbfbf5
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1400.074 ; gain = 105.887
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_Intellight_Accelerat_0_0_synth_1/top_level_Intellight_Accelerat_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_level_Intellight_Accelerat_0_0, cache-ID = 6353749fee5250cc
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_Intellight_Accelerat_0_0_synth_1/top_level_Intellight_Accelerat_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_Intellight_Accelerat_0_0_utilization_synth.rpt -pb top_level_Intellight_Accelerat_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 11:26:53 2022...
