$date
	Thu Sep 20 23:45:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$var wire 1 ! sum $end
$var wire 1 " my_sum $end
$var wire 1 # my_carryout $end
$var wire 1 $ carryout $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' carryin $end
$var integer 32 ( i [31:0] $end
$scope module adder $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' carryin $end
$var wire 1 ! sum $end
$var wire 1 $ carryout $end
$upscope $end
$scope module my_adder $end
$var wire 1 % a $end
$var wire 1 ) ab $end
$var wire 1 * aborac $end
$var wire 1 + aboracorbc $end
$var wire 1 , ac $end
$var wire 1 - axorb $end
$var wire 1 & b $end
$var wire 1 . bc $end
$var wire 1 ' carryin $end
$var wire 1 # carryout $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
x)
b0 (
0'
0&
0%
0$
x#
x"
0!
$end
#50000
0,
0.
0)
0-
#100000
0*
0"
#150000
0+
#200000
0#
#500000
1!
1%
b1 (
#550000
1-
#600000
1"
#1000000
1&
0%
b10 (
#1500000
0!
1$
1%
b11 (
#1550000
0-
1)
#1600000
0"
1*
#1650000
1+
#1700000
1#
#2000000
1!
0$
1'
0&
0%
b100 (
#2050000
1"
0)
#2100000
0*
#2150000
0+
#2200000
0#
#2500000
0!
1$
1%
b101 (
#2550000
1-
1,
#2600000
0"
1*
1#
#2650000
1+
#3000000
1&
0%
b110 (
#3050000
1.
0,
#3100000
0*
#3500000
1!
1%
b111 (
#3550000
0-
1)
1,
#3600000
1"
1*
#4000000
b1000 (
