Information: Clock object is not specified, all clock nets of the design are considered. (PWR-487)
Information: Found clock net clock of port clock
 
****************************************
Report : clock_tree_power
Design : counter
Version: B-2008.09
Date   : Wed May 24 17:26:30 2017
****************************************


Report Clock Tree Power on clock net clock.

Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: The derived static probability value (0.500000) for the clock net 'clock' conflicts with the annotated value (0.466667). Using the annotated value. (PWR-12)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)

Library(s) Used:

    NangateOpenCellLibrary_PDKv1_2_v2008_10 (File: /home/pxs/synopsys/NANgate_library/NangateOpenCellLibrary_PDKv1_2_v2008_10_typical_conditional_nldm.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10
Wire Load Model Mode: top


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW




  Cell Internal Power  = 717.8849 nW   (55%)
  Net Switching Power  = 595.1990 nW   (45%)
                         ---------
Total Dynamic Power    =   1.3131 uW  (100%)

Cell Leakage Power     =  36.9127 nW

1
