<profile>

<section name = "Vivado HLS Report for 'batch_align2D'" level="0">
<item name = "Date">Wed Oct 16 19:41:26 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">batch_align2d_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">90, 473859, 90, 473859, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memcpy..pyr_data_ptr">473761, 473761, 3, 1, 1, 473760, yes</column>
<column name="- memcpy.batch_align2D.cur_px_estimate.gep2.cur_px_estimate_ptr">8, 8, 2, 1, 1, 8, yes</column>
<column name="- memcpy.inv_out.">36, 36, 2, 1, 1, 36, yes</column>
<column name="- memcpy.cur_px_estimate_ptr.batch_align2D.cur_px_estimate.gep">8, 8, 2, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 651, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, 2, 2530, 3566, -</column>
<column name="Memory">232, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 605, -</column>
<column name="Register">-, -, 1075, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">13, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="batch_align2D_ctrl_s_axi_U">batch_align2D_ctrl_s_axi, 0, 0, 316, 552</column>
<column name="batch_align2D_debug_m_axi_U">batch_align2D_debug_m_axi, 2, 0, 512, 580</column>
<column name="batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U1">batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214</column>
<column name="batch_align2D_mux_366_32_1_1_U3">batch_align2D_mux_366_32_1_1, 0, 0, 0, 165</column>
<column name="batch_align2D_param_s_axi_U">batch_align2D_param_s_axi, 0, 0, 323, 554</column>
<column name="batch_align2D_pos_r_m_axi_U">batch_align2D_pos_r_m_axi, 2, 0, 512, 580</column>
<column name="batch_align2D_pyr_m_axi_U">batch_align2D_pyr_m_axi, 2, 0, 512, 580</column>
<column name="batch_align2D_sitofp_32ns_32_3_1_U2">batch_align2D_sitofp_32ns_32_3_1, 0, 0, 128, 341</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pyr_data_U">batch_align2D_pyr_data, 232, 0, 0, 473760, 8, 1, 3790080</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="cur_px_estimate_ptr6_1_fu_604_p2">+, 0, 0, 70, 63, 2</column>
<column name="cur_px_estimate_ptr6_2_fu_619_p2">+, 0, 0, 70, 63, 3</column>
<column name="cur_px_estimate_ptr6_3_fu_634_p2">+, 0, 0, 70, 63, 3</column>
<column name="indvar_next2_fu_516_p2">+, 0, 0, 12, 4, 1</column>
<column name="indvar_next3_fu_655_p2">+, 0, 0, 15, 6, 1</column>
<column name="indvar_next4_fu_745_p2">+, 0, 0, 12, 4, 1</column>
<column name="indvar_next_fu_499_p2">+, 0, 0, 26, 19, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state40_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state47_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1615">and, 0, 0, 2, 1, 1</column>
<column name="exitcond2_fu_510_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="exitcond3_fu_493_p2">icmp, 0, 0, 20, 19, 17</column>
<column name="exitcond4_fu_649_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="exitcond5_fu_739_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="sel_tmp10_i_fu_857_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="sel_tmp12_i_fu_871_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="sel_tmp2_i_fu_801_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="sel_tmp4_i_fu_815_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="sel_tmp6_i_fu_829_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="sel_tmp8_i_fu_843_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="sel_tmp_i_fu_787_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="ap_block_state27_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_io">or, 0, 0, 2, 1, 1</column>
<column name="UnifiedRetVal_i_fu_877_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp11_i_fu_863_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp1_i_fu_793_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp3_i_fu_807_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp5_i_fu_821_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp7_i_fu_835_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp9_i_fu_849_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">209, 48, 1, 48</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp3_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_indvar_phi_fu_382_p4">9, 2, 19, 38</column>
<column name="ap_sig_ioackin_debug_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_debug_WREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_pos_r_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_pos_r_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_pos_r_WREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_pyr_ARREADY">9, 2, 1, 2</column>
<column name="debug_blk_n_AW">9, 2, 1, 2</column>
<column name="debug_blk_n_B">9, 2, 1, 2</column>
<column name="debug_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_423_p0">27, 5, 32, 160</column>
<column name="grp_fu_428_p0">27, 5, 32, 160</column>
<column name="indvar3_reg_390">9, 2, 4, 8</column>
<column name="indvar6_reg_401">9, 2, 6, 12</column>
<column name="indvar8_reg_412">9, 2, 4, 8</column>
<column name="indvar_reg_378">9, 2, 19, 38</column>
<column name="pos_r_AWADDR">27, 5, 64, 320</column>
<column name="pos_r_AWLEN">15, 3, 32, 96</column>
<column name="pos_r_WDATA">15, 3, 32, 96</column>
<column name="pos_r_blk_n_AR">9, 2, 1, 2</column>
<column name="pos_r_blk_n_AW">9, 2, 1, 2</column>
<column name="pos_r_blk_n_B">9, 2, 1, 2</column>
<column name="pos_r_blk_n_R">9, 2, 1, 2</column>
<column name="pos_r_blk_n_W">9, 2, 1, 2</column>
<column name="pyr_blk_n_AR">9, 2, 1, 2</column>
<column name="pyr_blk_n_R">9, 2, 1, 2</column>
<column name="pyr_data_address0">33, 6, 19, 114</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_i_reg_1028">32, 0, 32, 0</column>
<column name="ap_CS_fsm">47, 0, 47, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_debug_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_debug_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_pos_r_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_pos_r_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_pos_r_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_pyr_ARREADY">1, 0, 1, 0</column>
<column name="cur_px_estimate_0_0">32, 0, 32, 0</column>
<column name="cur_px_estimate_0_1">32, 0, 32, 0</column>
<column name="cur_px_estimate_1_0">32, 0, 32, 0</column>
<column name="cur_px_estimate_1_1">32, 0, 32, 0</column>
<column name="cur_px_estimate_2_0">32, 0, 32, 0</column>
<column name="cur_px_estimate_2_1">32, 0, 32, 0</column>
<column name="cur_px_estimate_3_0">32, 0, 32, 0</column>
<column name="cur_px_estimate_3_1">32, 0, 32, 0</column>
<column name="debug_addr_reg_889">62, 0, 64, 2</column>
<column name="exitcond3_reg_916">1, 0, 1, 0</column>
<column name="exitcond3_reg_916_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond4_reg_1005">1, 0, 1, 0</column>
<column name="exitcond5_reg_1019">1, 0, 1, 0</column>
<column name="indvar3_reg_390">4, 0, 4, 0</column>
<column name="indvar6_reg_401">6, 0, 6, 0</column>
<column name="indvar8_reg_412">4, 0, 4, 0</column>
<column name="indvar_next_reg_920">19, 0, 19, 0</column>
<column name="indvar_reg_378">19, 0, 19, 0</column>
<column name="indvar_reg_378_pp0_iter1_reg">19, 0, 19, 0</column>
<column name="p_t1_reg_939">2, 0, 2, 0</column>
<column name="pos_addr_1_reg_977">63, 0, 64, 1</column>
<column name="pos_addr_2_reg_988">63, 0, 64, 1</column>
<column name="pos_addr_3_reg_999">63, 0, 64, 1</column>
<column name="pos_addr_reg_902">62, 0, 64, 2</column>
<column name="pyr_addr_read_reg_925">8, 0, 8, 0</column>
<column name="pyr_addr_reg_910">64, 0, 64, 0</column>
<column name="reg_431">8, 0, 8, 0</column>
<column name="reg_435">32, 0, 32, 0</column>
<column name="tmp_1_13_reg_1014">32, 0, 32, 0</column>
<column name="tmp_2_cast_reg_895">62, 0, 63, 1</column>
<column name="tmp_3_reg_943">1, 0, 1, 0</column>
<column name="tmp_9_1_reg_967">32, 0, 32, 0</column>
<column name="tmp_9_2_reg_983">32, 0, 32, 0</column>
<column name="tmp_9_3_reg_994">32, 0, 32, 0</column>
<column name="tmp_9_reg_957">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_AWVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_AWREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_AWADDR">in, 6, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WDATA">in, 32, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WSTRB">in, 4, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARADDR">in, 6, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RVALID">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RREADY">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RDATA">out, 32, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RRESP">out, 2, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BVALID">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BREADY">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BRESP">out, 2, s_axi, ctrl, scalar</column>
<column name="s_axi_param_AWVALID">in, 1, s_axi, param, scalar</column>
<column name="s_axi_param_AWREADY">out, 1, s_axi, param, scalar</column>
<column name="s_axi_param_AWADDR">in, 7, s_axi, param, scalar</column>
<column name="s_axi_param_WVALID">in, 1, s_axi, param, scalar</column>
<column name="s_axi_param_WREADY">out, 1, s_axi, param, scalar</column>
<column name="s_axi_param_WDATA">in, 32, s_axi, param, scalar</column>
<column name="s_axi_param_WSTRB">in, 4, s_axi, param, scalar</column>
<column name="s_axi_param_ARVALID">in, 1, s_axi, param, scalar</column>
<column name="s_axi_param_ARREADY">out, 1, s_axi, param, scalar</column>
<column name="s_axi_param_ARADDR">in, 7, s_axi, param, scalar</column>
<column name="s_axi_param_RVALID">out, 1, s_axi, param, scalar</column>
<column name="s_axi_param_RREADY">in, 1, s_axi, param, scalar</column>
<column name="s_axi_param_RDATA">out, 32, s_axi, param, scalar</column>
<column name="s_axi_param_RRESP">out, 2, s_axi, param, scalar</column>
<column name="s_axi_param_BVALID">out, 1, s_axi, param, scalar</column>
<column name="s_axi_param_BREADY">in, 1, s_axi, param, scalar</column>
<column name="s_axi_param_BRESP">out, 2, s_axi, param, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, batch_align2D, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, batch_align2D, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, batch_align2D, return value</column>
<column name="m_axi_pyr_AWVALID">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWREADY">in, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWADDR">out, 64, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWID">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWLEN">out, 8, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWSIZE">out, 3, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWBURST">out, 2, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWLOCK">out, 2, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWCACHE">out, 4, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWPROT">out, 3, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWQOS">out, 4, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWREGION">out, 4, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_AWUSER">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_WVALID">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_WREADY">in, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_WDATA">out, 32, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_WSTRB">out, 4, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_WLAST">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_WID">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_WUSER">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARVALID">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARREADY">in, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARADDR">out, 64, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARID">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARLEN">out, 8, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARSIZE">out, 3, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARBURST">out, 2, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARLOCK">out, 2, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARCACHE">out, 4, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARPROT">out, 3, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARQOS">out, 4, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARREGION">out, 4, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_ARUSER">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_RVALID">in, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_RREADY">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_RDATA">in, 32, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_RLAST">in, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_RID">in, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_RUSER">in, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_RRESP">in, 2, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_BVALID">in, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_BREADY">out, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_BRESP">in, 2, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_BID">in, 1, m_axi, pyr, pointer</column>
<column name="m_axi_pyr_BUSER">in, 1, m_axi, pyr, pointer</column>
<column name="m_axi_patches_AWVALID">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWREADY">in, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWADDR">out, 64, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWID">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWLEN">out, 8, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWSIZE">out, 3, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWBURST">out, 2, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWLOCK">out, 2, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWCACHE">out, 4, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWPROT">out, 3, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWQOS">out, 4, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWREGION">out, 4, m_axi, patches, pointer</column>
<column name="m_axi_patches_AWUSER">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_WVALID">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_WREADY">in, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_WDATA">out, 32, m_axi, patches, pointer</column>
<column name="m_axi_patches_WSTRB">out, 4, m_axi, patches, pointer</column>
<column name="m_axi_patches_WLAST">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_WID">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_WUSER">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARVALID">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARREADY">in, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARADDR">out, 64, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARID">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARLEN">out, 8, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARSIZE">out, 3, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARBURST">out, 2, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARLOCK">out, 2, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARCACHE">out, 4, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARPROT">out, 3, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARQOS">out, 4, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARREGION">out, 4, m_axi, patches, pointer</column>
<column name="m_axi_patches_ARUSER">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_RVALID">in, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_RREADY">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_RDATA">in, 32, m_axi, patches, pointer</column>
<column name="m_axi_patches_RLAST">in, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_RID">in, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_RUSER">in, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_RRESP">in, 2, m_axi, patches, pointer</column>
<column name="m_axi_patches_BVALID">in, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_BREADY">out, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_BRESP">in, 2, m_axi, patches, pointer</column>
<column name="m_axi_patches_BID">in, 1, m_axi, patches, pointer</column>
<column name="m_axi_patches_BUSER">in, 1, m_axi, patches, pointer</column>
<column name="m_axi_pos_r_AWVALID">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWREADY">in, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWADDR">out, 64, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWID">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWLEN">out, 8, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWSIZE">out, 3, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWBURST">out, 2, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWLOCK">out, 2, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWCACHE">out, 4, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWPROT">out, 3, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWQOS">out, 4, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWREGION">out, 4, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_AWUSER">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_WVALID">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_WREADY">in, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_WDATA">out, 32, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_WSTRB">out, 4, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_WLAST">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_WID">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_WUSER">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARVALID">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARREADY">in, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARADDR">out, 64, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARID">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARLEN">out, 8, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARSIZE">out, 3, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARBURST">out, 2, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARLOCK">out, 2, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARCACHE">out, 4, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARPROT">out, 3, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARQOS">out, 4, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARREGION">out, 4, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_ARUSER">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_RVALID">in, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_RREADY">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_RDATA">in, 32, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_RLAST">in, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_RID">in, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_RUSER">in, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_RRESP">in, 2, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_BVALID">in, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_BREADY">out, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_BRESP">in, 2, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_BID">in, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_pos_r_BUSER">in, 1, m_axi, pos_r, pointer</column>
<column name="m_axi_debug_AWVALID">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWREADY">in, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWADDR">out, 64, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWID">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWLEN">out, 8, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWSIZE">out, 3, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWBURST">out, 2, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWLOCK">out, 2, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWCACHE">out, 4, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWPROT">out, 3, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWQOS">out, 4, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWREGION">out, 4, m_axi, debug, pointer</column>
<column name="m_axi_debug_AWUSER">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_WVALID">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_WREADY">in, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_WDATA">out, 32, m_axi, debug, pointer</column>
<column name="m_axi_debug_WSTRB">out, 4, m_axi, debug, pointer</column>
<column name="m_axi_debug_WLAST">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_WID">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_WUSER">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARVALID">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARREADY">in, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARADDR">out, 64, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARID">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARLEN">out, 8, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARSIZE">out, 3, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARBURST">out, 2, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARLOCK">out, 2, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARCACHE">out, 4, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARPROT">out, 3, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARQOS">out, 4, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARREGION">out, 4, m_axi, debug, pointer</column>
<column name="m_axi_debug_ARUSER">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_RVALID">in, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_RREADY">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_RDATA">in, 32, m_axi, debug, pointer</column>
<column name="m_axi_debug_RLAST">in, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_RID">in, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_RUSER">in, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_RRESP">in, 2, m_axi, debug, pointer</column>
<column name="m_axi_debug_BVALID">in, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_BREADY">out, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_BRESP">in, 2, m_axi, debug, pointer</column>
<column name="m_axi_debug_BID">in, 1, m_axi, debug, pointer</column>
<column name="m_axi_debug_BUSER">in, 1, m_axi, debug, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'pyr_addr_rd_req', batch_align2d_hls/align2d.c:135">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;pyr&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
