

================================================================
== Vivado HLS Report for 'Dilate'
================================================================
* Date:           Wed May 13 10:16:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CornerDetect
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.986|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  793101|  793101|  793101|  793101|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  793100|  793100|      1030|          -|          -|   770|    no    |
        | + loop_width  |    1027|    1027|         3|          1|          1|  1026|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    265|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      0|     65|
|Memory           |        3|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     31|
|Register         |        -|      -|    175|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        3|      0|    175|    361|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|      0|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |doCorner_mux_32_8ocq_U31  |doCorner_mux_32_8ocq  |        0|      0|  0|  13|
    |doCorner_mux_32_8ocq_U32  |doCorner_mux_32_8ocq  |        0|      0|  0|  13|
    |doCorner_mux_32_8ocq_U33  |doCorner_mux_32_8ocq  |        0|      0|  0|  13|
    |doCorner_mux_32_8ocq_U34  |doCorner_mux_32_8ocq  |        0|      0|  0|  13|
    |doCorner_mux_32_8ocq_U35  |doCorner_mux_32_8ocq  |        0|      0|  0|  13|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  65|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |FAST_t_opr_k_buf_dEe  |        1|  0|   0|  1024|    8|     1|         8192|
    |k_buf_0_val_4_U  |FAST_t_opr_k_buf_dEe  |        1|  0|   0|  1024|    8|     1|         8192|
    |k_buf_0_val_5_U  |FAST_t_opr_k_buf_dEe  |        1|  0|   0|  1024|    8|     1|         8192|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  3072|   24|     3|        24576|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_cast_fu_372_p2           |     +    |      0|  0|  10|           2|          10|
    |ImagLoc_x_fu_366_p2                |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_262_p2                      |     +    |      0|  0|  10|          10|           1|
    |j_V_fu_340_p2                      |     +    |      0|  0|  11|          11|           1|
    |row_assign_7_2_t_fu_324_p2         |     -    |      0|  0|   4|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    and   |      0|  0|   1|           1|           1|
    |ap_condition_614                   |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op100_store_state4    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op93_read_state4      |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op94_store_state4     |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op97_store_state4     |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_460_p2              |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_i_fu_408_p2            |    and   |      0|  0|   1|           1|           1|
    |exitcond460_i_i_fu_334_p2          |   icmp   |      0|  0|   5|          11|          11|
    |exitcond461_i_i_fu_256_p2          |   icmp   |      0|  0|   5|          10|           9|
    |icmp2_fu_356_p2                    |   icmp   |      0|  0|   5|          10|           1|
    |icmp3_fu_402_p2                    |   icmp   |      0|  0|   1|           2|           1|
    |icmp_fu_290_p2                     |   icmp   |      0|  0|   5|           9|           1|
    |tmp_176_2_fu_302_p2                |   icmp   |      0|  0|   5|          10|           1|
    |tmp_222_0_1_fu_599_p2              |   icmp   |      0|  0|   4|           8|           8|
    |tmp_222_0_2_fu_613_p2              |   icmp   |      0|  0|   4|           8|           8|
    |tmp_222_1_1_fu_641_p2              |   icmp   |      0|  0|   4|           8|           8|
    |tmp_222_1_2_fu_655_p2              |   icmp   |      0|  0|   4|           8|           8|
    |tmp_222_1_fu_627_p2                |   icmp   |      0|  0|   4|           8|           8|
    |tmp_222_2_1_fu_713_p2              |   icmp   |      0|  0|   4|           8|           8|
    |tmp_222_2_2_fu_727_p2              |   icmp   |      0|  0|   4|           8|           8|
    |tmp_222_2_fu_701_p2                |   icmp   |      0|  0|   4|           8|           8|
    |tmp_39_fu_296_p2                   |   icmp   |      0|  0|   5|          10|           1|
    |tmp_40_fu_308_p2                   |   icmp   |      0|  0|   5|          10|          10|
    |tmp_s_fu_268_p2                    |   icmp   |      0|  0|   5|          10|          10|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_448_p2                  |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_0_fu_491_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_510_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_529_p3        |  select  |      0|  0|   8|           1|           8|
    |p_assign_1_cast_cast_fu_428_p3     |  select  |      0|  0|   2|           1|           2|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_562_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_9_fu_580_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_1_fu_619_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_2_fu_633_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_3_fu_647_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_4_fu_661_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_5_fu_706_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_6_fu_719_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_fu_605_p3      |  select  |      0|  0|   8|           1|           8|
    |x_fu_436_p3                        |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |col_assign_1_t_fu_474_p2           |    xor   |      0|  0|   2|           2|           2|
    |not_s_fu_422_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_386_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_7_1_t_fu_318_p2         |    xor   |      0|  0|   2|           2|           1|
    |tmp_146_not_fu_274_p2              |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 265|         214|         278|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          5|    1|          5|
    |ap_done                    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   3|          2|    1|          2|
    |k_buf_0_val_4_d1           |   3|          3|    8|         24|
    |k_buf_0_val_5_d1           |   3|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   3|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   3|          2|    1|          2|
    |t_V_4_reg_245              |   3|          2|   11|         22|
    |t_V_reg_234                |   3|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  31|         25|   43|        105|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |brmerge_reg_874                        |   1|   0|    1|          0|
    |col_buf_0_val_0_0_reg_903              |   8|   0|    8|          0|
    |exitcond460_i_i_reg_856                |   1|   0|    1|          0|
    |exitcond460_i_i_reg_856_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_V_reg_813                            |  10|   0|   10|          0|
    |icmp_reg_827                           |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_881             |  10|   0|   10|          0|
    |k_buf_0_val_4_addr_reg_887             |  10|   0|   10|          0|
    |k_buf_0_val_5_addr_reg_893             |  10|   0|   10|          0|
    |or_cond_i_i_i_reg_865                  |   1|   0|    1|          0|
    |or_cond_i_i_reg_899                    |   1|   0|    1|          0|
    |or_cond_i_i_reg_899_pp0_iter1_reg      |   1|   0|    1|          0|
    |right_border_buf_0_1_fu_152            |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_148            |   8|   0|    8|          0|
    |row_assign_7_1_t_reg_846               |   2|   0|    2|          0|
    |row_assign_7_2_t_reg_851               |   2|   0|    2|          0|
    |src_kernel_win_0_va_1_fu_124           |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_128           |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_132           |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_136           |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_140           |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_fu_144           |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_120             |   8|   0|    8|          0|
    |t_V_4_reg_245                          |  11|   0|   11|          0|
    |t_V_reg_234                            |  10|   0|   10|          0|
    |temp_0_i_i_i_0210_i_4_reg_910          |   8|   0|    8|          0|
    |tmp_146_not_reg_822                    |   1|   0|    1|          0|
    |tmp_176_2_reg_836                      |   1|   0|    1|          0|
    |tmp_39_reg_832                         |   1|   0|    1|          0|
    |tmp_40_reg_840                         |   1|   0|    1|          0|
    |tmp_64_reg_869                         |   2|   0|    2|          0|
    |tmp_s_reg_818                          |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 175|   0|  175|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        Dilate       | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i_i)
3 --> 
	6  / (exitcond460_i_i)
	4  / (!exitcond460_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_6 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str174, i32 0, i32 0, [1 x i8]* @p_str175, [1 x i8]* @p_str176, [1 x i8]* @p_str177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str178, [1 x i8]* @p_str179)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [1 x i8]* @p_str172)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.77ns)   --->   "%k_buf_0_val_3 = alloca [1024 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 18 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 19 [1/1] (2.77ns)   --->   "%k_buf_0_val_4 = alloca [1024 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 19 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (2.77ns)   --->   "%k_buf_0_val_5 = alloca [1024 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 20 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 21 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rend_i_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 22 'specregionend' 'rend_i_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %_ZN8ap_fixedILi31ELi11EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit36.i.i ], [ %i_V, %5 ]"   --->   Operation 24 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.94ns)   --->   "%exitcond461_i_i = icmp eq i10 %t_V, -254" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 25 'icmp' 'exitcond461_i_i' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 770, i64 770, i64 770)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.41ns)   --->   "%i_V = add i10 %t_V, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 27 'add' 'i_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i_i, label %"morp_opr<dilate_kernel, BORDER_REPLICATE, 0, 0, 768, 1024>.exit", label %1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 29 'specloopname' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 30 'specregionbegin' 'tmp_37' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.94ns)   --->   "%tmp_s = icmp ult i10 %t_V, -256" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 31 'icmp' 'tmp_s' <Predicate = (!exitcond461_i_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.80ns)   --->   "%tmp_146_not = xor i1 %tmp_s, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 32 'xor' 'tmp_146_not' <Predicate = (!exitcond461_i_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.62ns)   --->   "%icmp = icmp ne i9 %tmp, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 34 'icmp' 'icmp' <Predicate = (!exitcond461_i_i)> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.94ns)   --->   "%tmp_39 = icmp eq i10 %t_V, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 35 'icmp' 'tmp_39' <Predicate = (!exitcond461_i_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.94ns)   --->   "%tmp_176_2 = icmp eq i10 %t_V, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 36 'icmp' 'tmp_176_2' <Predicate = (!exitcond461_i_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.94ns)   --->   "%tmp_40 = icmp ugt i10 %t_V, -256" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 37 'icmp' 'tmp_40' <Predicate = (!exitcond461_i_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 38 'trunc' 'tmp_53' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.80ns)   --->   "%row_assign_7_1_t = xor i2 %tmp_53, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 39 'xor' 'row_assign_7_1_t' <Predicate = (!exitcond461_i_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.63ns)   --->   "%row_assign_7_2_t = sub i2 -2, %tmp_53" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 40 'sub' 'row_assign_7_2_t' <Predicate = (!exitcond461_i_i)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.46ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 41 'br' <Predicate = (!exitcond461_i_i)> <Delay = 0.46>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1259]   --->   Operation 42 'ret' <Predicate = (exitcond461_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.55>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%t_V_4 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge485.i.i ]"   --->   Operation 43 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%t_V_4_cast = zext i11 %t_V_4 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 44 'zext' 't_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.88ns)   --->   "%exitcond460_i_i = icmp eq i11 %t_V_4, -1022" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 45 'icmp' 'exitcond460_i_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1026, i64 1026, i64 1026)"   --->   Operation 46 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.48ns)   --->   "%j_V = add i11 %t_V_4, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 47 'add' 'j_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i_i, label %5, label %.critedge.i.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_54 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_4, i32 1, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 49 'partselect' 'tmp_54' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.94ns)   --->   "%icmp2 = icmp ne i10 %tmp_54, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 50 'icmp' 'icmp2' <Predicate = (!exitcond460_i_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i11 %t_V_4 to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 51 'trunc' 'tmp_55' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.48ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_4_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 52 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.41ns)   --->   "%ImagLoc_x_cast = add i10 -1, %tmp_55" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 53 'add' 'ImagLoc_x_cast' <Predicate = (!exitcond460_i_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 54 'bitselect' 'tmp_56' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i)   --->   "%rev = xor i1 %tmp_56, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 55 'xor' 'rev' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_62 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %ImagLoc_x, i32 10, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 56 'partselect' 'tmp_62' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.50ns)   --->   "%icmp3 = icmp ne i2 %tmp_62, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 57 'icmp' 'icmp3' <Predicate = (!exitcond460_i_i)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond_i_i_i = and i1 %icmp3, %rev" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 58 'and' 'or_cond_i_i_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 59 'bitselect' 'tmp_63' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%not_s = xor i1 %tmp_63, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 60 'xor' 'not_s' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_1_cast_cast = select i1 %not_s, i10 -1, i10 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 61 'select' 'p_assign_1_cast_cast' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.99ns) (out node of the LUT)   --->   "%x = select i1 %or_cond_i_i_i, i10 %ImagLoc_x_cast, i10 %p_assign_1_cast_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 62 'select' 'x' <Predicate = (!exitcond460_i_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i10 %x to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 63 'trunc' 'tmp_64' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.80ns)   --->   "%brmerge = or i1 %icmp3, %tmp_146_not" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 64 'or' 'brmerge' <Predicate = (!exitcond460_i_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_41 = zext i10 %x to i64" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 65 'zext' 'tmp_41' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1024 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_41" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 66 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 67 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1024 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_41" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 68 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (2.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 69 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1024 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_41" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 70 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (2.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 71 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i, label %3, label %._crit_edge478.i.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 72 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit494.i.i.0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 73 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_39, label %"operator().exit536.i.i.0", label %._crit_edge480.i.i.1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 74 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_176_2, label %"operator().exit536.i.i.2", label %._crit_edge480.i.i.2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 75 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.i_ifconv"   --->   Operation 76 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader462.i.i.preheader.0, label %._crit_edge478.i.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 77 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.80ns)   --->   "%or_cond_i_i = and i1 %icmp, %icmp2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 78 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %._crit_edge.i542.i.i.0.0, label %._crit_edge485.i.i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 79 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 12.9>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_7 = load i8* %src_kernel_win_0_va_6" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 80 'load' 'src_kernel_win_0_va_7' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 81 'load' 'right_border_buf_0_2' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = load i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 82 'load' 'right_border_buf_0_3' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 83 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 84 [1/1] (0.80ns)   --->   "%col_assign_1_t = xor i2 %tmp_64, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 84 'xor' 'col_assign_1_t' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_0_0)   --->   "%tmp_49 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %src_kernel_win_0_va_7, i8 undef, i8 undef, i2 %col_assign_1_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 85 'mux' 'tmp_49' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.35ns) (out node of the LUT)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_49" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 86 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 1.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/2] (2.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 87 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_1_0)   --->   "%tmp_50 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_3, i8 undef, i8 undef, i2 %col_assign_1_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 88 'mux' 'tmp_50' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.35ns) (out node of the LUT)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_50" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 89 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 1.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (2.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 90 'load' 'k_buf_0_val_5_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_2_0)   --->   "%tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_2, i8 undef, i8 undef, i2 %col_assign_1_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 91 'mux' 'tmp_51' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.35ns) (out node of the LUT)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_51" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 92 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 1.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (3.40ns)   --->   "%tmp_67 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 93 'read' 'tmp_67' <Predicate = (or_cond_i_i_i & !icmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 94 [1/1] (2.77ns)   --->   "store i8 %tmp_67, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 94 'store' <Predicate = (or_cond_i_i_i & !icmp & tmp_39)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 95 [1/1] (2.77ns)   --->   "store i8 %tmp_67, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 95 'store' <Predicate = (or_cond_i_i_i & !icmp & tmp_39)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.i.1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 96 'br' <Predicate = (or_cond_i_i_i & !icmp & tmp_39)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.77ns)   --->   "store i8 %tmp_67, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 97 'store' <Predicate = (or_cond_i_i_i & !icmp & tmp_176_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.i.2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 98 'br' <Predicate = (or_cond_i_i_i & !icmp & tmp_176_2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.77ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 99 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 100 [1/1] (2.77ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 100 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 101 [1/1] (3.40ns)   --->   "%tmp_66 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 101 'read' 'tmp_66' <Predicate = (or_cond_i_i_i & icmp & tmp_s)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 102 [1/1] (2.77ns)   --->   "store i8 %tmp_66, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 102 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 103 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 104 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %src_kernel_win_0_va_6" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 105 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 106 'br' <Predicate = (or_cond_i_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.35ns)   --->   "%tmp_52 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_7_1_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 107 'mux' 'tmp_52' <Predicate = (tmp_40)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_40, i8 %tmp_52, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 108 'select' 'src_kernel_win_0_va_8' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.35ns)   --->   "%tmp_57 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_7_2_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 109 'mux' 'tmp_57' <Predicate = (tmp_40)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_9 = select i1 %tmp_40, i8 %tmp_57, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 110 'select' 'src_kernel_win_0_va_9' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 111 'load' 'src_kernel_win_0_va_12' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 112 'load' 'src_kernel_win_0_va_13' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 113 'load' 'src_kernel_win_0_va_14' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 114 'load' 'src_kernel_win_0_va_15' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.31ns)   --->   "%tmp_222_0_1 = icmp ugt i8 %src_kernel_win_0_va_14, %src_kernel_win_0_va_15" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 115 'icmp' 'tmp_222_0_1' <Predicate = (or_cond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.44ns)   --->   "%temp_0_i_i_i_0210_i = select i1 %tmp_222_0_1, i8 %src_kernel_win_0_va_14, i8 %src_kernel_win_0_va_15" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 116 'select' 'temp_0_i_i_i_0210_i' <Predicate = (or_cond_i_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.31ns)   --->   "%tmp_222_0_2 = icmp ugt i8 %src_kernel_win_0_va_9, %temp_0_i_i_i_0210_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 117 'icmp' 'tmp_222_0_2' <Predicate = (or_cond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.44ns)   --->   "%temp_0_i_i_i_0210_i_1 = select i1 %tmp_222_0_2, i8 %src_kernel_win_0_va_9, i8 %temp_0_i_i_i_0210_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 118 'select' 'temp_0_i_i_i_0210_i_1' <Predicate = (or_cond_i_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.31ns)   --->   "%tmp_222_1 = icmp ugt i8 %src_kernel_win_0_va_13, %temp_0_i_i_i_0210_i_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 119 'icmp' 'tmp_222_1' <Predicate = (or_cond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.44ns)   --->   "%temp_0_i_i_i_0210_i_2 = select i1 %tmp_222_1, i8 %src_kernel_win_0_va_13, i8 %temp_0_i_i_i_0210_i_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 120 'select' 'temp_0_i_i_i_0210_i_2' <Predicate = (or_cond_i_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.31ns)   --->   "%tmp_222_1_1 = icmp ugt i8 %src_kernel_win_0_va_12, %temp_0_i_i_i_0210_i_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 121 'icmp' 'tmp_222_1_1' <Predicate = (or_cond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.44ns)   --->   "%temp_0_i_i_i_0210_i_3 = select i1 %tmp_222_1_1, i8 %src_kernel_win_0_va_12, i8 %temp_0_i_i_i_0210_i_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 122 'select' 'temp_0_i_i_i_0210_i_3' <Predicate = (or_cond_i_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.31ns)   --->   "%tmp_222_1_2 = icmp ugt i8 %src_kernel_win_0_va_8, %temp_0_i_i_i_0210_i_3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 123 'icmp' 'tmp_222_1_2' <Predicate = (or_cond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.44ns)   --->   "%temp_0_i_i_i_0210_i_4 = select i1 %tmp_222_1_2, i8 %src_kernel_win_0_va_8, i8 %temp_0_i_i_i_0210_i_3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 124 'select' 'temp_0_i_i_i_0210_i_4' <Predicate = (or_cond_i_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 125 'load' 'src_kernel_win_0_va_17' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 126 'load' 'src_kernel_win_0_va_18' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_18, i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 127 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_9, i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 128 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 129 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 130 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 132 'specregionbegin' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 133 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str29) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 134 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 135 'load' 'src_kernel_win_0_va_10' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 136 'load' 'src_kernel_win_0_va_11' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.31ns)   --->   "%tmp_222_2 = icmp ugt i8 %src_kernel_win_0_va_11, %temp_0_i_i_i_0210_i_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 137 'icmp' 'tmp_222_2' <Predicate = (or_cond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.44ns)   --->   "%temp_0_i_i_i_0210_i_5 = select i1 %tmp_222_2, i8 %src_kernel_win_0_va_11, i8 %temp_0_i_i_i_0210_i_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 138 'select' 'temp_0_i_i_i_0210_i_5' <Predicate = (or_cond_i_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.31ns)   --->   "%tmp_222_2_1 = icmp ugt i8 %src_kernel_win_0_va_10, %temp_0_i_i_i_0210_i_5" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 139 'icmp' 'tmp_222_2_1' <Predicate = (or_cond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.44ns)   --->   "%temp_0_i_i_i_0210_i_6 = select i1 %tmp_222_2_1, i8 %src_kernel_win_0_va_10, i8 %temp_0_i_i_i_0210_i_5" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 140 'select' 'temp_0_i_i_i_0210_i_6' <Predicate = (or_cond_i_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.31ns)   --->   "%tmp_222_2_2 = icmp ugt i8 %col_buf_0_val_0_0, %temp_0_i_i_i_0210_i_6" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 141 'icmp' 'tmp_222_2_2' <Predicate = (or_cond_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.44ns)   --->   "%tmp_42 = select i1 %tmp_222_2_2, i8 %col_buf_0_val_0_0, i8 %temp_0_i_i_i_0210_i_6" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 142 'select' 'tmp_42' <Predicate = (or_cond_i_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_42)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 143 'write' <Predicate = (or_cond_i_i)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i.i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 144 'br' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 145 'load' 'src_kernel_win_0_va_16' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_38)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 146 'specregionend' 'empty' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 147 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 148 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 149 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_37)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 150 'specregionend' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111]
src_kernel_win_0_va_6  (alloca           ) [ 0011111]
right_border_buf_0_s   (alloca           ) [ 0011111]
right_border_buf_0_1   (alloca           ) [ 0011111]
StgValue_16            (specinterface    ) [ 0000000]
StgValue_17            (specinterface    ) [ 0000000]
k_buf_0_val_3          (alloca           ) [ 0011111]
k_buf_0_val_4          (alloca           ) [ 0011111]
k_buf_0_val_5          (alloca           ) [ 0011111]
rbegin_i_i_i           (specregionbegin  ) [ 0000000]
rend_i_i_i_0           (specregionend    ) [ 0000000]
StgValue_23            (br               ) [ 0111111]
t_V                    (phi              ) [ 0010000]
exitcond461_i_i        (icmp             ) [ 0011111]
StgValue_26            (speclooptripcount) [ 0000000]
i_V                    (add              ) [ 0111111]
StgValue_28            (br               ) [ 0000000]
StgValue_29            (specloopname     ) [ 0000000]
tmp_37                 (specregionbegin  ) [ 0001111]
tmp_s                  (icmp             ) [ 0001110]
tmp_146_not            (xor              ) [ 0001110]
tmp                    (partselect       ) [ 0000000]
icmp                   (icmp             ) [ 0001110]
tmp_39                 (icmp             ) [ 0001110]
tmp_176_2              (icmp             ) [ 0001110]
tmp_40                 (icmp             ) [ 0001110]
tmp_53                 (trunc            ) [ 0000000]
row_assign_7_1_t       (xor              ) [ 0001110]
row_assign_7_2_t       (sub              ) [ 0001110]
StgValue_41            (br               ) [ 0011111]
StgValue_42            (ret              ) [ 0000000]
t_V_4                  (phi              ) [ 0001000]
t_V_4_cast             (zext             ) [ 0000000]
exitcond460_i_i        (icmp             ) [ 0011111]
StgValue_46            (speclooptripcount) [ 0000000]
j_V                    (add              ) [ 0011111]
StgValue_48            (br               ) [ 0000000]
tmp_54                 (partselect       ) [ 0000000]
icmp2                  (icmp             ) [ 0000000]
tmp_55                 (trunc            ) [ 0000000]
ImagLoc_x              (add              ) [ 0000000]
ImagLoc_x_cast         (add              ) [ 0000000]
tmp_56                 (bitselect        ) [ 0000000]
rev                    (xor              ) [ 0000000]
tmp_62                 (partselect       ) [ 0000000]
icmp3                  (icmp             ) [ 0000000]
or_cond_i_i_i          (and              ) [ 0011111]
tmp_63                 (bitselect        ) [ 0000000]
not_s                  (xor              ) [ 0000000]
p_assign_1_cast_cast   (select           ) [ 0000000]
x                      (select           ) [ 0000000]
tmp_64                 (trunc            ) [ 0001100]
brmerge                (or               ) [ 0001100]
tmp_41                 (zext             ) [ 0000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001100]
StgValue_72            (br               ) [ 0000000]
StgValue_73            (br               ) [ 0000000]
StgValue_74            (br               ) [ 0000000]
StgValue_75            (br               ) [ 0000000]
StgValue_76            (br               ) [ 0000000]
StgValue_77            (br               ) [ 0000000]
or_cond_i_i            (and              ) [ 0001110]
StgValue_79            (br               ) [ 0000000]
src_kernel_win_0_va_7  (load             ) [ 0000000]
right_border_buf_0_2   (load             ) [ 0000000]
right_border_buf_0_3   (load             ) [ 0000000]
k_buf_0_val_3_load     (load             ) [ 0000000]
col_assign_1_t         (xor              ) [ 0000000]
tmp_49                 (mux              ) [ 0000000]
col_buf_0_val_0_0      (select           ) [ 0001010]
k_buf_0_val_4_load     (load             ) [ 0000000]
tmp_50                 (mux              ) [ 0000000]
col_buf_0_val_1_0      (select           ) [ 0000000]
k_buf_0_val_5_load     (load             ) [ 0000000]
tmp_51                 (mux              ) [ 0000000]
col_buf_0_val_2_0      (select           ) [ 0000000]
tmp_67                 (read             ) [ 0000000]
StgValue_94            (store            ) [ 0000000]
StgValue_95            (store            ) [ 0000000]
StgValue_96            (br               ) [ 0000000]
StgValue_97            (store            ) [ 0000000]
StgValue_98            (br               ) [ 0000000]
StgValue_99            (store            ) [ 0000000]
StgValue_100           (store            ) [ 0000000]
tmp_66                 (read             ) [ 0000000]
StgValue_102           (store            ) [ 0000000]
StgValue_103           (store            ) [ 0000000]
StgValue_104           (store            ) [ 0000000]
StgValue_105           (store            ) [ 0000000]
StgValue_106           (br               ) [ 0000000]
tmp_52                 (mux              ) [ 0000000]
src_kernel_win_0_va_8  (select           ) [ 0000000]
tmp_57                 (mux              ) [ 0000000]
src_kernel_win_0_va_9  (select           ) [ 0000000]
src_kernel_win_0_va_12 (load             ) [ 0000000]
src_kernel_win_0_va_13 (load             ) [ 0000000]
src_kernel_win_0_va_14 (load             ) [ 0000000]
src_kernel_win_0_va_15 (load             ) [ 0000000]
tmp_222_0_1            (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i    (select           ) [ 0000000]
tmp_222_0_2            (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_1  (select           ) [ 0000000]
tmp_222_1              (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_2  (select           ) [ 0000000]
tmp_222_1_1            (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_3  (select           ) [ 0000000]
tmp_222_1_2            (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_4  (select           ) [ 0001010]
src_kernel_win_0_va_17 (load             ) [ 0000000]
src_kernel_win_0_va_18 (load             ) [ 0000000]
StgValue_127           (store            ) [ 0000000]
StgValue_128           (store            ) [ 0000000]
StgValue_129           (store            ) [ 0000000]
StgValue_130           (store            ) [ 0000000]
StgValue_131           (specloopname     ) [ 0000000]
tmp_38                 (specregionbegin  ) [ 0000000]
StgValue_133           (specpipeline     ) [ 0000000]
StgValue_134           (specloopname     ) [ 0000000]
src_kernel_win_0_va_10 (load             ) [ 0000000]
src_kernel_win_0_va_11 (load             ) [ 0000000]
tmp_222_2              (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_5  (select           ) [ 0000000]
tmp_222_2_1            (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_6  (select           ) [ 0000000]
tmp_222_2_2            (icmp             ) [ 0000000]
tmp_42                 (select           ) [ 0000000]
StgValue_143           (write            ) [ 0000000]
StgValue_144           (br               ) [ 0000000]
src_kernel_win_0_va_16 (load             ) [ 0000000]
empty                  (specregionend    ) [ 0000000]
StgValue_147           (store            ) [ 0000000]
StgValue_148           (store            ) [ 0000000]
StgValue_149           (br               ) [ 0011111]
empty_68               (specregionend    ) [ 0000000]
StgValue_151           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str178"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="src_kernel_win_0_va_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="src_kernel_win_0_va_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="src_kernel_win_0_va_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="src_kernel_win_0_va_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_kernel_win_0_va_4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src_kernel_win_0_va_5_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="src_kernel_win_0_va_6_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="right_border_buf_0_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="right_border_buf_0_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="k_buf_0_val_3_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="k_buf_0_val_4_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="k_buf_0_val_5_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_67/4 tmp_66/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="StgValue_143_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_143/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="k_buf_0_val_3_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="1"/>
<pin id="227" dir="0" index="4" bw="10" slack="0"/>
<pin id="228" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
<pin id="230" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 StgValue_97/4 StgValue_102/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="k_buf_0_val_4_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="1"/>
<pin id="222" dir="0" index="4" bw="10" slack="0"/>
<pin id="223" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
<pin id="225" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 StgValue_95/4 StgValue_100/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="k_buf_0_val_5_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="1"/>
<pin id="217" dir="0" index="4" bw="10" slack="0"/>
<pin id="218" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
<pin id="220" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 StgValue_94/4 StgValue_99/4 "/>
</bind>
</comp>

<comp id="234" class="1005" name="t_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="1"/>
<pin id="236" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="t_V_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="10" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="t_V_4_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="1"/>
<pin id="247" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="t_V_4_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="11" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond461_i_i_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="10" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i_i/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="10" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_146_not_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_146_not/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="0" index="3" bw="5" slack="0"/>
<pin id="285" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_39_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_176_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_176_2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_40_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="0" index="1" bw="10" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_53_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="row_assign_7_1_t_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="2" slack="0"/>
<pin id="321" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_7_1_t/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="row_assign_7_2_t_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="2" slack="0"/>
<pin id="327" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_2_t/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="t_V_4_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_4_cast/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="exitcond460_i_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i_i/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="j_V_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_54_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="11" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="0" index="3" bw="5" slack="0"/>
<pin id="351" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_55_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="ImagLoc_x_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="11" slack="0"/>
<pin id="369" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="ImagLoc_x_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="0"/>
<pin id="375" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x_cast/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_56_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="12" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="rev_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_62_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="0" index="1" bw="12" slack="0"/>
<pin id="395" dir="0" index="2" bw="5" slack="0"/>
<pin id="396" dir="0" index="3" bw="5" slack="0"/>
<pin id="397" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_cond_i_i_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_63_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="12" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="not_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_s/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_assign_1_cast_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="10" slack="0"/>
<pin id="431" dir="0" index="2" bw="10" slack="0"/>
<pin id="432" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1_cast_cast/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="x_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="10" slack="0"/>
<pin id="439" dir="0" index="2" bw="10" slack="0"/>
<pin id="440" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_64_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="brmerge_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="1"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_41_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_cond_i_i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="src_kernel_win_0_va_7_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="3"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_7/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="right_border_buf_0_2_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="3"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_2/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="right_border_buf_0_3_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="3"/>
<pin id="473" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_3/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="col_assign_1_t_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="1"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_1_t/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_49_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="0" index="3" bw="1" slack="0"/>
<pin id="484" dir="0" index="4" bw="2" slack="0"/>
<pin id="485" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="col_buf_0_val_0_0_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="8" slack="0"/>
<pin id="494" dir="0" index="2" bw="8" slack="0"/>
<pin id="495" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_50_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="0" index="3" bw="1" slack="0"/>
<pin id="503" dir="0" index="4" bw="2" slack="0"/>
<pin id="504" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="col_buf_0_val_1_0_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="0" index="2" bw="8" slack="0"/>
<pin id="514" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_51_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="0" index="3" bw="1" slack="0"/>
<pin id="522" dir="0" index="4" bw="2" slack="0"/>
<pin id="523" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="col_buf_0_val_2_0_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="0" index="2" bw="8" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="StgValue_103_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="3"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="StgValue_104_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="3"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="StgValue_105_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="3"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_52_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="0" index="2" bw="8" slack="0"/>
<pin id="555" dir="0" index="3" bw="8" slack="0"/>
<pin id="556" dir="0" index="4" bw="2" slack="2"/>
<pin id="557" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="src_kernel_win_0_va_8_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="2"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="0" index="2" bw="8" slack="0"/>
<pin id="566" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_57_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="8" slack="0"/>
<pin id="572" dir="0" index="2" bw="8" slack="0"/>
<pin id="573" dir="0" index="3" bw="8" slack="0"/>
<pin id="574" dir="0" index="4" bw="2" slack="2"/>
<pin id="575" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="src_kernel_win_0_va_9_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="2"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="0"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_9/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="src_kernel_win_0_va_12_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="3"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="src_kernel_win_0_va_13_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="3"/>
<pin id="592" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="src_kernel_win_0_va_14_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="3"/>
<pin id="595" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="src_kernel_win_0_va_15_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="3"/>
<pin id="598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_222_0_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_222_0_1/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="temp_0_i_i_i_0210_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="0" index="2" bw="8" slack="0"/>
<pin id="609" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_222_0_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_222_0_2/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="temp_0_i_i_i_0210_i_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="0" index="2" bw="8" slack="0"/>
<pin id="623" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_1/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_222_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_222_1/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="temp_0_i_i_i_0210_i_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="0"/>
<pin id="636" dir="0" index="2" bw="8" slack="0"/>
<pin id="637" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_2/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_222_1_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_222_1_1/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="temp_0_i_i_i_0210_i_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="0"/>
<pin id="650" dir="0" index="2" bw="8" slack="0"/>
<pin id="651" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_3/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_222_1_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="8" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_222_1_2/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="temp_0_i_i_i_0210_i_4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="0" index="2" bw="8" slack="0"/>
<pin id="665" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_4/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="src_kernel_win_0_va_17_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="3"/>
<pin id="671" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="src_kernel_win_0_va_18_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="3"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_18/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="StgValue_127_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="3"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="StgValue_128_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="3"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="StgValue_129_store_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="3"/>
<pin id="688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="StgValue_130_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="3"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="src_kernel_win_0_va_10_load_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="4"/>
<pin id="697" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="src_kernel_win_0_va_11_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="4"/>
<pin id="700" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_222_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="1"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_222_2/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="temp_0_i_i_i_0210_i_5_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="0" index="2" bw="8" slack="1"/>
<pin id="710" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_5/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_222_2_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="0" index="1" bw="8" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_222_2_1/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="temp_0_i_i_i_0210_i_6_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="0"/>
<pin id="722" dir="0" index="2" bw="8" slack="0"/>
<pin id="723" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_6/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_222_2_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="1"/>
<pin id="729" dir="0" index="1" bw="8" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_222_2_2/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_42_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="1"/>
<pin id="735" dir="0" index="2" bw="8" slack="0"/>
<pin id="736" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="src_kernel_win_0_va_16_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="4"/>
<pin id="742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="StgValue_147_store_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="4"/>
<pin id="746" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="StgValue_148_store_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="1"/>
<pin id="750" dir="0" index="1" bw="8" slack="4"/>
<pin id="751" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/5 "/>
</bind>
</comp>

<comp id="752" class="1005" name="src_kernel_win_0_va_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="4"/>
<pin id="754" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="759" class="1005" name="src_kernel_win_0_va_1_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="4"/>
<pin id="761" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="src_kernel_win_0_va_2_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="3"/>
<pin id="767" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="src_kernel_win_0_va_3_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="3"/>
<pin id="774" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="778" class="1005" name="src_kernel_win_0_va_4_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="3"/>
<pin id="780" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="785" class="1005" name="src_kernel_win_0_va_5_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="3"/>
<pin id="787" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="791" class="1005" name="src_kernel_win_0_va_6_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="3"/>
<pin id="793" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="797" class="1005" name="right_border_buf_0_s_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="3"/>
<pin id="799" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="803" class="1005" name="right_border_buf_0_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="3"/>
<pin id="805" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="exitcond461_i_i_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i_i "/>
</bind>
</comp>

<comp id="813" class="1005" name="i_V_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="10" slack="0"/>
<pin id="815" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_s_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_146_not_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146_not "/>
</bind>
</comp>

<comp id="827" class="1005" name="icmp_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="832" class="1005" name="tmp_39_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_176_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="1"/>
<pin id="838" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_176_2 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_40_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="2"/>
<pin id="842" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="846" class="1005" name="row_assign_7_1_t_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="2"/>
<pin id="848" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_7_1_t "/>
</bind>
</comp>

<comp id="851" class="1005" name="row_assign_7_2_t_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="2" slack="2"/>
<pin id="853" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_7_2_t "/>
</bind>
</comp>

<comp id="856" class="1005" name="exitcond460_i_i_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="1"/>
<pin id="858" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i_i "/>
</bind>
</comp>

<comp id="860" class="1005" name="j_V_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="11" slack="0"/>
<pin id="862" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="865" class="1005" name="or_cond_i_i_i_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_64_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="1"/>
<pin id="871" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="874" class="1005" name="brmerge_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="881" class="1005" name="k_buf_0_val_3_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="1"/>
<pin id="883" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="k_buf_0_val_4_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="10" slack="1"/>
<pin id="889" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="893" class="1005" name="k_buf_0_val_5_addr_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="10" slack="1"/>
<pin id="895" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="899" class="1005" name="or_cond_i_i_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="903" class="1005" name="col_buf_0_val_0_0_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="1"/>
<pin id="905" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="910" class="1005" name="temp_0_i_i_i_0210_i_4_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_0210_i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="106" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="118" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="98" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="98" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="98" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="168" pin="2"/><net_sink comp="211" pin=4"/></net>

<net id="226"><net_src comp="168" pin="2"/><net_sink comp="199" pin=4"/></net>

<net id="231"><net_src comp="168" pin="2"/><net_sink comp="187" pin=4"/></net>

<net id="232"><net_src comp="199" pin="3"/><net_sink comp="211" pin=4"/></net>

<net id="233"><net_src comp="187" pin="3"/><net_sink comp="199" pin=4"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="238" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="238" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="238" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="64" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="238" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="68" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="294"><net_src comp="280" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="238" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="238" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="238" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="238" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="72" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="74" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="314" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="249" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="249" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="78" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="249" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="82" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="84" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="249" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="4" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="86" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="360"><net_src comp="346" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="249" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="88" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="330" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="90" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="362" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="92" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="366" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="94" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="96" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="366" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="86" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="94" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="392" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="72" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="386" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="92" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="366" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="94" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="90" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="48" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="408" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="372" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="428" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="402" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="436" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="464"><net_src comp="356" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="478"><net_src comp="100" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="102" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="465" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="104" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="104" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="490"><net_src comp="474" pin="2"/><net_sink comp="479" pin=4"/></net>

<net id="496"><net_src comp="187" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="497"><net_src comp="479" pin="5"/><net_sink comp="491" pin=2"/></net>

<net id="505"><net_src comp="102" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="471" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="104" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="508"><net_src comp="104" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="509"><net_src comp="474" pin="2"/><net_sink comp="498" pin=4"/></net>

<net id="515"><net_src comp="199" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="498" pin="5"/><net_sink comp="510" pin=2"/></net>

<net id="524"><net_src comp="102" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="468" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="104" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="527"><net_src comp="104" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="528"><net_src comp="474" pin="2"/><net_sink comp="517" pin=4"/></net>

<net id="534"><net_src comp="211" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="517" pin="5"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="510" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="529" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="491" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="558"><net_src comp="102" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="491" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="510" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="529" pin="3"/><net_sink comp="551" pin=3"/></net>

<net id="567"><net_src comp="551" pin="5"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="510" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="576"><net_src comp="102" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="491" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="510" pin="3"/><net_sink comp="569" pin=2"/></net>

<net id="579"><net_src comp="529" pin="3"/><net_sink comp="569" pin=3"/></net>

<net id="585"><net_src comp="569" pin="5"/><net_sink comp="580" pin=1"/></net>

<net id="586"><net_src comp="529" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="603"><net_src comp="593" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="593" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="596" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="580" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="605" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="580" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="605" pin="3"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="590" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="619" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="590" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="619" pin="3"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="587" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="633" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="587" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="633" pin="3"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="562" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="647" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="562" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="647" pin="3"/><net_sink comp="661" pin=2"/></net>

<net id="679"><net_src comp="672" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="580" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="669" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="562" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="698" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="695" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="706" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="724"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="695" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="706" pin="3"/><net_sink comp="719" pin=2"/></net>

<net id="731"><net_src comp="719" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="719" pin="3"/><net_sink comp="732" pin=2"/></net>

<net id="739"><net_src comp="732" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="755"><net_src comp="120" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="762"><net_src comp="124" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="768"><net_src comp="128" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="775"><net_src comp="132" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="781"><net_src comp="136" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="788"><net_src comp="140" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="794"><net_src comp="144" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="800"><net_src comp="148" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="806"><net_src comp="152" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="812"><net_src comp="256" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="262" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="821"><net_src comp="268" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="274" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="830"><net_src comp="290" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="835"><net_src comp="296" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="302" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="308" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="849"><net_src comp="318" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="551" pin=4"/></net>

<net id="854"><net_src comp="324" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="569" pin=4"/></net>

<net id="859"><net_src comp="334" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="340" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="868"><net_src comp="408" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="444" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="877"><net_src comp="448" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="884"><net_src comp="181" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="890"><net_src comp="193" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="896"><net_src comp="205" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="902"><net_src comp="460" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="491" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="913"><net_src comp="661" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="706" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {5 }
 - Input state : 
	Port: Dilate : p_src_data_stream_V | {4 }
  - Chain level:
	State 1
		rend_i_i_i_0 : 1
	State 2
		exitcond461_i_i : 1
		i_V : 1
		StgValue_28 : 2
		tmp_s : 1
		tmp_146_not : 2
		tmp : 1
		icmp : 2
		tmp_39 : 1
		tmp_176_2 : 1
		tmp_40 : 1
		tmp_53 : 1
		row_assign_7_1_t : 2
		row_assign_7_2_t : 2
	State 3
		t_V_4_cast : 1
		exitcond460_i_i : 1
		j_V : 1
		StgValue_48 : 2
		tmp_54 : 1
		icmp2 : 2
		tmp_55 : 1
		ImagLoc_x : 2
		ImagLoc_x_cast : 2
		tmp_56 : 3
		rev : 4
		tmp_62 : 3
		icmp3 : 4
		or_cond_i_i_i : 5
		tmp_63 : 3
		not_s : 4
		p_assign_1_cast_cast : 4
		x : 5
		tmp_64 : 6
		brmerge : 5
		tmp_41 : 6
		k_buf_0_val_3_addr : 7
		k_buf_0_val_3_load : 8
		k_buf_0_val_4_addr : 7
		k_buf_0_val_4_load : 8
		k_buf_0_val_5_addr : 7
		k_buf_0_val_5_load : 8
		StgValue_72 : 5
		or_cond_i_i : 3
		StgValue_79 : 3
	State 4
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_99 : 1
		StgValue_100 : 1
		StgValue_103 : 2
		StgValue_104 : 2
		StgValue_105 : 2
		tmp_52 : 2
		src_kernel_win_0_va_8 : 3
		tmp_57 : 2
		src_kernel_win_0_va_9 : 3
		tmp_222_0_1 : 1
		temp_0_i_i_i_0210_i : 2
		tmp_222_0_2 : 4
		temp_0_i_i_i_0210_i_1 : 5
		tmp_222_1 : 6
		temp_0_i_i_i_0210_i_2 : 7
		tmp_222_1_1 : 8
		temp_0_i_i_i_0210_i_3 : 9
		tmp_222_1_2 : 10
		temp_0_i_i_i_0210_i_4 : 11
		StgValue_127 : 1
		StgValue_128 : 4
		StgValue_129 : 1
		StgValue_130 : 4
	State 5
		tmp_222_2 : 1
		temp_0_i_i_i_0210_i_5 : 2
		tmp_222_2_1 : 3
		temp_0_i_i_i_0210_i_6 : 4
		tmp_222_2_2 : 5
		tmp_42 : 6
		StgValue_143 : 7
		empty : 1
		StgValue_147 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |  p_assign_1_cast_cast_fu_428 |    0    |    10   |
|          |           x_fu_436           |    0    |    10   |
|          |   col_buf_0_val_0_0_fu_491   |    0    |    8    |
|          |   col_buf_0_val_1_0_fu_510   |    0    |    8    |
|          |   col_buf_0_val_2_0_fu_529   |    0    |    8    |
|          | src_kernel_win_0_va_8_fu_562 |    0    |    8    |
|          | src_kernel_win_0_va_9_fu_580 |    0    |    8    |
|  select  |  temp_0_i_i_i_0210_i_fu_605  |    0    |    8    |
|          | temp_0_i_i_i_0210_i_1_fu_619 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_2_fu_633 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_3_fu_647 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_4_fu_661 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_5_fu_706 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_6_fu_719 |    0    |    8    |
|          |         tmp_42_fu_732        |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |    exitcond461_i_i_fu_256    |    0    |    5    |
|          |         tmp_s_fu_268         |    0    |    5    |
|          |          icmp_fu_290         |    0    |    5    |
|          |         tmp_39_fu_296        |    0    |    5    |
|          |       tmp_176_2_fu_302       |    0    |    5    |
|          |         tmp_40_fu_308        |    0    |    5    |
|          |    exitcond460_i_i_fu_334    |    0    |    5    |
|          |         icmp2_fu_356         |    0    |    5    |
|   icmp   |         icmp3_fu_402         |    0    |    1    |
|          |      tmp_222_0_1_fu_599      |    0    |    4    |
|          |      tmp_222_0_2_fu_613      |    0    |    4    |
|          |       tmp_222_1_fu_627       |    0    |    4    |
|          |      tmp_222_1_1_fu_641      |    0    |    4    |
|          |      tmp_222_1_2_fu_655      |    0    |    4    |
|          |       tmp_222_2_fu_701       |    0    |    4    |
|          |      tmp_222_2_1_fu_713      |    0    |    4    |
|          |      tmp_222_2_2_fu_727      |    0    |    4    |
|----------|------------------------------|---------|---------|
|          |         tmp_49_fu_479        |    0    |    13   |
|          |         tmp_50_fu_498        |    0    |    13   |
|    mux   |         tmp_51_fu_517        |    0    |    13   |
|          |         tmp_52_fu_551        |    0    |    13   |
|          |         tmp_57_fu_569        |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |          i_V_fu_262          |    0    |    10   |
|    add   |          j_V_fu_340          |    0    |    11   |
|          |       ImagLoc_x_fu_366       |    0    |    11   |
|          |     ImagLoc_x_cast_fu_372    |    0    |    10   |
|----------|------------------------------|---------|---------|
|          |      tmp_146_not_fu_274      |    0    |    1    |
|          |    row_assign_7_1_t_fu_318   |    0    |    2    |
|    xor   |          rev_fu_386          |    0    |    1    |
|          |         not_s_fu_422         |    0    |    1    |
|          |     col_assign_1_t_fu_474    |    0    |    2    |
|----------|------------------------------|---------|---------|
|    sub   |    row_assign_7_2_t_fu_324   |    0    |    3    |
|----------|------------------------------|---------|---------|
|    and   |     or_cond_i_i_i_fu_408     |    0    |    1    |
|          |      or_cond_i_i_fu_460      |    0    |    1    |
|----------|------------------------------|---------|---------|
|    or    |        brmerge_fu_448        |    0    |    1    |
|----------|------------------------------|---------|---------|
|   read   |        grp_read_fu_168       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   StgValue_143_write_fu_174  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_280          |    0    |    0    |
|partselect|         tmp_54_fu_346        |    0    |    0    |
|          |         tmp_62_fu_392        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_53_fu_314        |    0    |    0    |
|   trunc  |         tmp_55_fu_362        |    0    |    0    |
|          |         tmp_64_fu_444        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       t_V_4_cast_fu_330      |    0    |    0    |
|          |         tmp_41_fu_453        |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_56_fu_378        |    0    |    0    |
|          |         tmp_63_fu_414        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   317   |
|----------|------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       brmerge_reg_874       |    1   |
|  col_buf_0_val_0_0_reg_903  |    8   |
|   exitcond460_i_i_reg_856   |    1   |
|   exitcond461_i_i_reg_809   |    1   |
|         i_V_reg_813         |   10   |
|         icmp_reg_827        |    1   |
|         j_V_reg_860         |   11   |
|  k_buf_0_val_3_addr_reg_881 |   10   |
|  k_buf_0_val_4_addr_reg_887 |   10   |
|  k_buf_0_val_5_addr_reg_893 |   10   |
|    or_cond_i_i_i_reg_865    |    1   |
|     or_cond_i_i_reg_899     |    1   |
| right_border_buf_0_1_reg_803|    8   |
| right_border_buf_0_s_reg_797|    8   |
|   row_assign_7_1_t_reg_846  |    2   |
|   row_assign_7_2_t_reg_851  |    2   |
|src_kernel_win_0_va_1_reg_759|    8   |
|src_kernel_win_0_va_2_reg_765|    8   |
|src_kernel_win_0_va_3_reg_772|    8   |
|src_kernel_win_0_va_4_reg_778|    8   |
|src_kernel_win_0_va_5_reg_785|    8   |
|src_kernel_win_0_va_6_reg_791|    8   |
| src_kernel_win_0_va_reg_752 |    8   |
|        t_V_4_reg_245        |   11   |
|         t_V_reg_234         |   10   |
|temp_0_i_i_i_0210_i_4_reg_910|    8   |
|     tmp_146_not_reg_822     |    1   |
|      tmp_176_2_reg_836      |    1   |
|        tmp_39_reg_832       |    1   |
|        tmp_40_reg_840       |    1   |
|        tmp_64_reg_869       |    2   |
|        tmp_s_reg_818        |    1   |
+-----------------------------+--------+
|            Total            |   177  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_187 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_199 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_199 |  p4  |   2  |  10  |   20   ||    3    |
| grp_access_fu_211 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_211 |  p4  |   2  |  10  |   20   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   100  ||   2.33  ||    15   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   317  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   15   |
|  Register |    -   |    -   |   177  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   177  |   332  |
+-----------+--------+--------+--------+--------+
