#! /data/data/com.termux/files/usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/data/data/com.termux/files/usr/lib/ivl/system.vpi";
:vpi_module "/data/data/com.termux/files/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/data/data/com.termux/files/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/data/data/com.termux/files/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/data/data/com.termux/files/usr/lib/ivl/va_math.vpi";
S_0xb400007bbb677000 .scope module, "regfile_test" "regfile_test" 2 3;
 .timescale -9 -12;
v0xb400007bbb638dc0_0 .var "clk", 0 0;
v0xb400007bbb638e60_0 .var "expected", 63 0;
v0xb400007bbb638f00_0 .var/i "i", 31 0;
v0xb400007bbb638fa0_0 .var "random_val", 63 0;
v0xb400007bbb639040_0 .var "rd1_addr", 4 0;
v0xb400007bbb6390e0_0 .net "rd1_out", 63 0, v0xb400007bbb6386e0_0;  1 drivers
v0xb400007bbb639180_0 .var "rd2_addr", 4 0;
v0xb400007bbb639220_0 .net "rd2_out", 63 0, v0xb400007bbb638820_0;  1 drivers
v0xb400007bbb6392c0_0 .var "rsel", 4 0;
v0xb400007bbb639360_0 .var "rst", 0 0;
v0xb400007bbb639400_0 .var "wr1_addr", 4 0;
v0xb400007bbb6394a0_0 .var "wr1_data", 63 0;
v0xb400007bbb639540_0 .var "wr_en", 0 0;
S_0xb400007bbb677180 .scope task, "dump_all_regs" "dump_all_regs" 2 38, 2 38 0, S_0xb400007bbb677000;
 .timescale -9 -12;
v0xb400007bbb6383c0_0 .var/i "k", 31 0;
v0xb400007bbb638460_0 .var "temp", 63 0;
TD_regfile_test.dump_all_regs ;
    %vpi_call 2 42 "$display", "\012----------------------------------------" {0 0 0};
    %vpi_call 2 43 "$display", "REGISTER FILE STATE @ time %0t", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb400007bbb6383c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0xb400007bbb6383c0_0;
    %cmpi/s 19, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0xb400007bbb6383c0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0xb400007bbb639040_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0xb400007bbb6390e0_0;
    %store/vec4 v0xb400007bbb638460_0, 0, 64;
    %vpi_call 2 48 "$display", "R%0d = %h", v0xb400007bbb6383c0_0, v0xb400007bbb638460_0 {0 0 0};
    %load/vec4 v0xb400007bbb6383c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb400007bbb6383c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 50 "$display", "----------------------------------------\012" {0 0 0};
    %end;
S_0xb400007bbb677300 .scope task, "read_regs" "read_regs" 2 74, 2 74 0, S_0xb400007bbb677000;
 .timescale -9 -12;
v0xb400007bbb638140_0 .var "a", 4 0;
v0xb400007bbb6381e0_0 .var "b", 4 0;
TD_regfile_test.read_regs ;
    %load/vec4 v0xb400007bbb638140_0;
    %store/vec4 v0xb400007bbb639040_0, 0, 5;
    %load/vec4 v0xb400007bbb6381e0_0;
    %store/vec4 v0xb400007bbb639180_0, 0, 5;
    %delay 1000, 0;
    %end;
S_0xb400007bbb677480 .scope module, "uut" "regfile" 2 19, 3 3 0, S_0xb400007bbb677000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 5 "wr1_addr";
    .port_info 4 /INPUT 64 "wr1_data";
    .port_info 5 /INPUT 5 "rd1_addr";
    .port_info 6 /OUTPUT 64 "rd1_out";
    .port_info 7 /INPUT 5 "rd2_addr";
    .port_info 8 /OUTPUT 64 "rd2_out";
P_0xb400007bbb687680 .param/l "DATA_W" 0 3 4, +C4<00000000000000000000000001000000>;
P_0xb400007bbb6876c0 .param/l "NUM_REGS" 0 3 5, +C4<00000000000000000000000000010011>;
P_0xb400007bbb687700 .param/l "REG_ADDR_W" 0 3 6, +C4<00000000000000000000000000000101>;
v0xb400007bbb6385a0_0 .net "clk", 0 0, v0xb400007bbb638dc0_0;  1 drivers
v0xb400007bbb638640_0 .net "rd1_addr", 4 0, v0xb400007bbb639040_0;  1 drivers
v0xb400007bbb6386e0_0 .var "rd1_out", 63 0;
v0xb400007bbb638780_0 .net "rd2_addr", 4 0, v0xb400007bbb639180_0;  1 drivers
v0xb400007bbb638820_0 .var "rd2_out", 63 0;
v0xb400007bbb6388c0 .array "regs", 18 0, 63 0;
v0xb400007bbb638a00_0 .net "rst", 0 0, v0xb400007bbb639360_0;  1 drivers
v0xb400007bbb638aa0_0 .net "wr1_addr", 4 0, v0xb400007bbb639400_0;  1 drivers
v0xb400007bbb638b40_0 .net "wr1_data", 63 0, v0xb400007bbb6394a0_0;  1 drivers
v0xb400007bbb638be0_0 .net "wr_en", 0 0, v0xb400007bbb639540_0;  1 drivers
v0xb400007bbb6388c0_0 .array/port v0xb400007bbb6388c0, 0;
v0xb400007bbb6388c0_1 .array/port v0xb400007bbb6388c0, 1;
v0xb400007bbb6388c0_2 .array/port v0xb400007bbb6388c0, 2;
E_0xb400007bbb676e40/0 .event anyedge, v0xb400007bbb638640_0, v0xb400007bbb6388c0_0, v0xb400007bbb6388c0_1, v0xb400007bbb6388c0_2;
v0xb400007bbb6388c0_3 .array/port v0xb400007bbb6388c0, 3;
v0xb400007bbb6388c0_4 .array/port v0xb400007bbb6388c0, 4;
v0xb400007bbb6388c0_5 .array/port v0xb400007bbb6388c0, 5;
v0xb400007bbb6388c0_6 .array/port v0xb400007bbb6388c0, 6;
E_0xb400007bbb676e40/1 .event anyedge, v0xb400007bbb6388c0_3, v0xb400007bbb6388c0_4, v0xb400007bbb6388c0_5, v0xb400007bbb6388c0_6;
v0xb400007bbb6388c0_7 .array/port v0xb400007bbb6388c0, 7;
v0xb400007bbb6388c0_8 .array/port v0xb400007bbb6388c0, 8;
v0xb400007bbb6388c0_9 .array/port v0xb400007bbb6388c0, 9;
v0xb400007bbb6388c0_10 .array/port v0xb400007bbb6388c0, 10;
E_0xb400007bbb676e40/2 .event anyedge, v0xb400007bbb6388c0_7, v0xb400007bbb6388c0_8, v0xb400007bbb6388c0_9, v0xb400007bbb6388c0_10;
v0xb400007bbb6388c0_11 .array/port v0xb400007bbb6388c0, 11;
v0xb400007bbb6388c0_12 .array/port v0xb400007bbb6388c0, 12;
v0xb400007bbb6388c0_13 .array/port v0xb400007bbb6388c0, 13;
v0xb400007bbb6388c0_14 .array/port v0xb400007bbb6388c0, 14;
E_0xb400007bbb676e40/3 .event anyedge, v0xb400007bbb6388c0_11, v0xb400007bbb6388c0_12, v0xb400007bbb6388c0_13, v0xb400007bbb6388c0_14;
v0xb400007bbb6388c0_15 .array/port v0xb400007bbb6388c0, 15;
v0xb400007bbb6388c0_16 .array/port v0xb400007bbb6388c0, 16;
v0xb400007bbb6388c0_17 .array/port v0xb400007bbb6388c0, 17;
v0xb400007bbb6388c0_18 .array/port v0xb400007bbb6388c0, 18;
E_0xb400007bbb676e40/4 .event anyedge, v0xb400007bbb6388c0_15, v0xb400007bbb6388c0_16, v0xb400007bbb6388c0_17, v0xb400007bbb6388c0_18;
E_0xb400007bbb676e40 .event/or E_0xb400007bbb676e40/0, E_0xb400007bbb676e40/1, E_0xb400007bbb676e40/2, E_0xb400007bbb676e40/3, E_0xb400007bbb676e40/4;
E_0xb400007bbb676e80 .event posedge, v0xb400007bbb6385a0_0;
S_0xb400007bbb677600 .scope task, "write_reg" "write_reg" 2 58, 2 58 0, S_0xb400007bbb677000;
 .timescale -9 -12;
v0xb400007bbb638c80_0 .var "addr", 4 0;
v0xb400007bbb638d20_0 .var "data", 63 0;
TD_regfile_test.write_reg ;
    %wait E_0xb400007bbb676e80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb400007bbb639540_0, 0;
    %load/vec4 v0xb400007bbb638c80_0;
    %assign/vec4 v0xb400007bbb639400_0, 0;
    %load/vec4 v0xb400007bbb638d20_0;
    %assign/vec4 v0xb400007bbb6394a0_0, 0;
    %wait E_0xb400007bbb676e80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb400007bbb639540_0, 0;
    %fork TD_regfile_test.dump_all_regs, S_0xb400007bbb677180;
    %join;
    %end;
    .scope S_0xb400007bbb677480;
T_3 ;
    %wait E_0xb400007bbb676e80;
    %load/vec4 v0xb400007bbb638a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb400007bbb6388c0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb400007bbb6388c0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb400007bbb6388c0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xb400007bbb638be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0xb400007bbb638aa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0xb400007bbb638aa0_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %jmp/0xz  T_3.5, 5;
    %load/vec4 v0xb400007bbb638b40_0;
    %load/vec4 v0xb400007bbb638aa0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb400007bbb6388c0, 0, 4;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xb400007bbb677480;
T_4 ;
    %wait E_0xb400007bbb676e40;
    %load/vec4 v0xb400007bbb638640_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_4.2, 5;
    %load/vec4 v0xb400007bbb638640_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xb400007bbb638640_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0xb400007bbb6388c0, 4;
    %store/vec4 v0xb400007bbb6386e0_0, 0, 64;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xb400007bbb6386e0_0, 0, 64;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xb400007bbb677000;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb400007bbb638dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb400007bbb639360_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0xb400007bbb677000;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0xb400007bbb638dc0_0;
    %inv;
    %store/vec4 v0xb400007bbb638dc0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0xb400007bbb677000;
T_7 ;
    %vpi_call 2 94 "$display", "---- CPU BOOTUP RESET TEST ----" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb400007bbb639540_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb400007bbb639400_0, 0, 5;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xb400007bbb6394a0_0, 0, 64;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb400007bbb639040_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb400007bbb639180_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb400007bbb639360_0, 0, 1;
    %wait E_0xb400007bbb676e80;
    %wait E_0xb400007bbb676e80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb400007bbb639360_0, 0, 1;
    %fork TD_regfile_test.dump_all_regs, S_0xb400007bbb677180;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb400007bbb638140_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb400007bbb6381e0_0, 0, 5;
    %fork TD_regfile_test.read_regs, S_0xb400007bbb677300;
    %join;
    %load/vec4 v0xb400007bbb6390e0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_7.0, 6;
    %vpi_call 2 112 "$display", "FAIL: NULL register not zero after reset" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 114 "$display", "PASS: NULL register zero after reset" {0 0 0};
T_7.1 ;
    %vpi_call 2 120 "$display", "---- FULL REGISTER WRITE/READ TEST ----" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xb400007bbb638f00_0, 0, 32;
T_7.2 ;
    %load/vec4 v0xb400007bbb638f00_0;
    %cmpi/s 19, 0, 32;
    %jmp/0xz T_7.3, 5;
    %vpi_func 2 123 "$random" 32 {0 0 0};
    %pad/s 64;
    %store/vec4 v0xb400007bbb638fa0_0, 0, 64;
    %load/vec4 v0xb400007bbb638f00_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0xb400007bbb638c80_0, 0, 5;
    %load/vec4 v0xb400007bbb638fa0_0;
    %store/vec4 v0xb400007bbb638d20_0, 0, 64;
    %fork TD_regfile_test.write_reg, S_0xb400007bbb677600;
    %join;
    %load/vec4 v0xb400007bbb638f00_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0xb400007bbb638140_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb400007bbb6381e0_0, 0, 5;
    %fork TD_regfile_test.read_regs, S_0xb400007bbb677300;
    %join;
    %load/vec4 v0xb400007bbb638fa0_0;
    %store/vec4 v0xb400007bbb638e60_0, 0, 64;
    %load/vec4 v0xb400007bbb6390e0_0;
    %load/vec4 v0xb400007bbb638e60_0;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %vpi_call 2 131 "$display", "FAIL: R%0d expected %h got %h", v0xb400007bbb638f00_0, v0xb400007bbb638e60_0, v0xb400007bbb6390e0_0 {0 0 0};
T_7.4 ;
    %load/vec4 v0xb400007bbb638f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb400007bbb638f00_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call 2 138 "$display", "---- NULL REGISTER IMMUTABILITY TEST ----" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb400007bbb638c80_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0xb400007bbb638d20_0, 0, 64;
    %fork TD_regfile_test.write_reg, S_0xb400007bbb677600;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb400007bbb638140_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb400007bbb6381e0_0, 0, 5;
    %fork TD_regfile_test.read_regs, S_0xb400007bbb677300;
    %join;
    %load/vec4 v0xb400007bbb6390e0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_7.6, 6;
    %vpi_call 2 145 "$display", "FAIL: NULL register changed! Got %h", v0xb400007bbb6390e0_0 {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call 2 147 "$display", "PASS: NULL register immutable" {0 0 0};
T_7.7 ;
    %vpi_call 2 153 "$display", "---- RANDOMIZED STRESS TEST ----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb400007bbb638f00_0, 0, 32;
T_7.8 ;
    %load/vec4 v0xb400007bbb638f00_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_7.9, 5;
    %vpi_func 2 156 "$random" 32 {0 0 0};
    %pushi/vec4 18, 0, 32;
    %mod/s;
    %addi 18, 0, 32;
    %pushi/vec4 18, 0, 32;
    %mod/s;
    %pad/s 5;
    %store/vec4 v0xb400007bbb6392c0_0, 0, 5;
    %load/vec4 v0xb400007bbb6392c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xb400007bbb6392c0_0, 0, 5;
T_7.10 ;
    %vpi_func 2 159 "$random" 32 {0 0 0};
    %pad/s 64;
    %store/vec4 v0xb400007bbb638fa0_0, 0, 64;
    %load/vec4 v0xb400007bbb6392c0_0;
    %store/vec4 v0xb400007bbb638c80_0, 0, 5;
    %load/vec4 v0xb400007bbb638fa0_0;
    %store/vec4 v0xb400007bbb638d20_0, 0, 64;
    %fork TD_regfile_test.write_reg, S_0xb400007bbb677600;
    %join;
    %load/vec4 v0xb400007bbb6392c0_0;
    %store/vec4 v0xb400007bbb638140_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb400007bbb6381e0_0, 0, 5;
    %fork TD_regfile_test.read_regs, S_0xb400007bbb677300;
    %join;
    %load/vec4 v0xb400007bbb6390e0_0;
    %load/vec4 v0xb400007bbb638fa0_0;
    %cmp/ne;
    %jmp/0xz  T_7.12, 6;
    %vpi_call 2 166 "$display", "FAIL [Random]: R%0d expected %h got %h", v0xb400007bbb6392c0_0, v0xb400007bbb638fa0_0, v0xb400007bbb6390e0_0 {0 0 0};
T_7.12 ;
    %load/vec4 v0xb400007bbb638f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb400007bbb638f00_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %vpi_call 2 171 "$display", "---- ALL TESTS COMPLETE ----" {0 0 0};
    %vpi_call 2 172 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_test.v";
    "regfile.v";
