
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul12u_pwr_1_152_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul12u_pwr_1_152_mre_00_0000.v) [C](mul12u_pwr_1_152_mre_00_0000.c) |
| mul12u_pwr_1_142_mre_00_0019 | 4.25 | 17 | 68.75 | 0.0019121215 |  [Verilog](mul12u_pwr_1_142_mre_00_0019.v) [C](mul12u_pwr_1_142_mre_00_0019.c) |
| mul12u_pwr_1_090_mre_00_0119 | 32.25 | 129 | 89.0625 | 0.0118528345 |  [Verilog](mul12u_pwr_1_090_mre_00_0119.v) [C](mul12u_pwr_1_090_mre_00_0119.c) |
| mul12u_pwr_0_925_mre_00_1641 | 1184.25 | 4737 | 96.8627929688 | 0.1641052307 |  [Verilog](mul12u_pwr_0_925_mre_00_1641.v) [C](mul12u_pwr_0_925_mre_00_1641.c) |
| mul12u_pwr_0_609_mre_01_0300 | 7168.25 | 28673 | 99.7131347656 | 1.029966245 |  [Verilog](mul12u_pwr_0_609_mre_01_0300.v) [C](mul12u_pwr_0_609_mre_01_0300.c) |
| mul12u_pwr_0_273_mre_05_0072 | 63232.2 | 252929 | 99.8550415039 | 5.0071793332 |  [Verilog](mul12u_pwr_0_273_mre_05_0072.v) [C](mul12u_pwr_0_273_mre_05_0072.c) |
| mul12u_pwr_0_023_mre_43_1092 | 980992.2 | 3923969 | 99.9508857727 | 43.1091732549 |  [Verilog](mul12u_pwr_0_023_mre_43_1092.v) [C](mul12u_pwr_0_023_mre_43_1092.c) |
| mul12u_pwr_0_000_mre_87_9786 | 3143680.2 | 12574721 | 99.951171875 | 87.978574008 |  [Verilog](mul12u_pwr_0_000_mre_87_9786.v) [C](mul12u_pwr_0_000_mre_87_9786.c) |

Parameters
--------------
![Parameters figure](fig.png)
         