$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module reduction_testbench $end
  $var wire 8 % original_data [7:0] $end
  $scope module DESIGN_INSTANCE $end
   $var wire 8 # data [7:0] $end
   $var wire 1 $ result $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11010010 #
0$
b11010010 %
#10
b11000011 #
1$
#20
