<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test_serdes.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="test_serdes.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="test_serdes.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="test_serdes.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_serdes.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="test_serdes.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_serdes.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="test_serdes.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="test_serdes.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="test_serdes.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="test_serdes.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="test_serdes.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="test_serdes.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="test_serdes.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_serdes.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="test_serdes.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_serdes.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_serdes.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="test_serdes.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="test_serdes.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="test_serdes.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="test_serdes.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="test_serdes.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_serdes.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="test_serdes_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="test_serdes_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_serdes_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="test_serdes_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="test_serdes_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="test_serdes_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="test_serdes_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="test_serdes_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_serdes_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_serdes_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="test_serdes_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="test_serdes_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_serdes_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_serdes_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="test_serdes_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="test_serdes_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_serdes_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1453804509" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1453804509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453804509" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8044045766496564272" xil_pn:start_ts="1453804509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453804509" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5217660806524586812" xil_pn:start_ts="1453804509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453804509" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1453804509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453804509" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3429158130320806236" xil_pn:start_ts="1453804509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453804509" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1453804509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453804509" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6619648587846342" xil_pn:start_ts="1453804509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1454399233" xil_pn:in_ck="3514279352310003760" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7799857727796567964" xil_pn:start_ts="1454399206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="test_serdes.lso"/>
      <outfile xil_pn:name="test_serdes.ngc"/>
      <outfile xil_pn:name="test_serdes.ngr"/>
      <outfile xil_pn:name="test_serdes.prj"/>
      <outfile xil_pn:name="test_serdes.stx"/>
      <outfile xil_pn:name="test_serdes.syr"/>
      <outfile xil_pn:name="test_serdes.xst"/>
      <outfile xil_pn:name="test_serdes_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1453804521" xil_pn:in_ck="1236393589592436256" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5804685727972470777" xil_pn:start_ts="1453804521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1454404585" xil_pn:in_ck="7057972197521477933" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7274567563248274600" xil_pn:start_ts="1454404554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="test_serdes.bld"/>
      <outfile xil_pn:name="test_serdes.ngd"/>
      <outfile xil_pn:name="test_serdes_cs.blc"/>
      <outfile xil_pn:name="test_serdes_cs.ngc"/>
      <outfile xil_pn:name="test_serdes_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1454404718" xil_pn:in_ck="2674216134529379692" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="5951755017322214492" xil_pn:start_ts="1454404585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="test_serdes.pcf"/>
      <outfile xil_pn:name="test_serdes_map.map"/>
      <outfile xil_pn:name="test_serdes_map.mrp"/>
      <outfile xil_pn:name="test_serdes_map.ncd"/>
      <outfile xil_pn:name="test_serdes_map.ngm"/>
      <outfile xil_pn:name="test_serdes_map.xrpt"/>
      <outfile xil_pn:name="test_serdes_summary.xml"/>
      <outfile xil_pn:name="test_serdes_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1454404816" xil_pn:in_ck="7937839009754223237" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4683095148457160514" xil_pn:start_ts="1454404718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="test_serdes.ncd"/>
      <outfile xil_pn:name="test_serdes.pad"/>
      <outfile xil_pn:name="test_serdes.par"/>
      <outfile xil_pn:name="test_serdes.ptwx"/>
      <outfile xil_pn:name="test_serdes.unroutes"/>
      <outfile xil_pn:name="test_serdes.xpi"/>
      <outfile xil_pn:name="test_serdes_pad.csv"/>
      <outfile xil_pn:name="test_serdes_pad.txt"/>
      <outfile xil_pn:name="test_serdes_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1454404906" xil_pn:in_ck="-2722957710205074744" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1454404816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="test_serdes.bgn"/>
      <outfile xil_pn:name="test_serdes.bit"/>
      <outfile xil_pn:name="test_serdes.drc"/>
      <outfile xil_pn:name="test_serdes.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1454404005" xil_pn:in_ck="-2722957710205087598" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="6552783135083104433" xil_pn:start_ts="1454404005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1454404315" xil_pn:in_ck="-2722957710205087598" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-7274567563248274600" xil_pn:start_ts="1454404315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1454404816" xil_pn:in_ck="2674216134529379560" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1454404783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="test_serdes.twr"/>
      <outfile xil_pn:name="test_serdes.twx"/>
    </transform>
  </transforms>

</generated_project>
