```verilog
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: zhangsy
// 
// Create Date: 2019/09/06 15:52:14
// Design Name: 
// Module Name: state
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module state(
															input clk,
															input rst,
															input isStart,
															input [7:0] Data_A,Data_B,
															output reg done,
															output  [15:0] LCM
														);
reg [15:0]LCM_r;
parameter IDLE = 3'd0;
parameter ifAB=3'd1;
parameter F1_if =3'd2;
parameter F2_if = 3'd3;
parameter JF   = 3'd4;
parameter S_if = 3'd5;
parameter Out  = 3'd6;
parameter Out1 = 3'd7;

//-------------------state-----------
 reg [3:0] cur_state;
 reg [3:0] next_state;
always @ (posedge clk)
	if(rst)
	begin
		cur_state <= IDLE;
		
	end
	else
		cur_state <= next_state;

//---------------combation--------
reg[7:0] Max,Sec,Thr;
always @ ( * )
	begin
		case(cur_state)
		  IDLE:
		      begin
		          Max = 0;
                  Sec = 0;
                  Thr =0;
                  next_state = ifAB;
		      end
			ifAB:
				begin
					if(Data_A > Data_B)
						begin
							Max = Data_A;
							Sec = Data_B;
							//i <= i+1'b1;
							next_state = JF;
						end 
					else if(Data_A < Data_B)
									begin
										Max = Data_B;
										Sec = Data_A;
										next_state = JF;
									//	i <= i+1'b1;
									end 
					 else if(Data_A == Data_B) next_state = Out1;
				end 	
			JF:
				begin
						Thr = Max-Sec; 	
						
						next_state = S_if;
				end 
			S_if:
				begin
					if(Thr == Sec)
							next_state = Out;
						else if(Thr>Sec)
							next_state = F1_if;	
								
						else if(Thr<Sec)next_state = F2_if;;
				end 
			F1_if:
				begin
					Max = Thr;
					Sec = Sec;
					next_state = JF;
				
				end 
			F2_if:
				begin
					Max = Sec;
					Sec = Thr;
					next_state = JF;
				end 
			Out1:
				begin
					next_state = IDLE;
				end 
			Out:
				next_state = IDLE;
		endcase
		
	end 
always @(posedge clk)
	if(rst)
	begin
		LCM_r <= 0;
		done <=0;
	end 
	else if(next_state == Out1)
		begin
				LCM_r <= Data_A;
				done <=1;
		end 
	else if(next_state==Out)
				begin
						LCM_r <= (Data_A*Data_B)/Thr;
						done <=1;
				end 
	else 	
		begin
		 LCM_r <= 0;
		 done <=0;
		end 
	assign LCM = LCM_r;
endmodule
```
