$date
	Sun Oct 23 01:18:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#150366
b100 &
b100 %
1$
b100 !
1"
#150367
0"
#150370
b10 &
b10 %
#150374
b1 &
1#
b1 %
#150378
b0 &
b0 %
0#
0$
#1118939
b11110 !
1"
#1118942
b11110 &
b11110 %
1$
#1118943
0"
#1118946
b1111 &
b1111 %
#1118950
b101110 &
b101110 %
#1118954
b10111 &
b10111 %
#1118958
b1000110 &
b1000110 %
#1118962
b100011 &
b100011 %
#1118966
b1101010 &
b1101010 %
#1118970
b110101 &
b110101 %
#1118974
b10100000 &
b10100000 %
#1118978
b1010000 &
b1010000 %
#1118982
b101000 &
b101000 %
#1118986
b10100 &
b10100 %
#1118990
b1010 &
b1010 %
#1118994
b101 &
b101 %
#1118998
b10000 &
b10000 %
#1119002
b1000 &
b1000 %
#1119006
b100 &
b100 %
#1119010
b10 &
b10 %
#1119014
b1 &
1#
b1 %
#1119018
b0 &
b0 %
0#
0$
#2140979
b101 !
1"
#2140982
b101 &
b101 %
1$
#2140983
0"
#2140986
b10000 &
b10000 %
#2140990
b1000 &
b1000 %
#2140994
b100 &
b100 %
#2140998
b10 &
b10 %
#2141002
b1 &
b1 %
1#
#2141006
b0 &
0#
b0 %
0$
#4500012
