Tsung-Yi Wu , Tzi-Wei Kao , Shi-Yi Huang , Tai-Lun Li , How-Rern Lin, Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
