INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
WARNING: [VRFC 10-3676] redeclaration of ansi port 'act_greed' is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/PG.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_2bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_YX08AZ
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_YJTKIJ
INFO: [VRFC 10-311] analyzing module EV_imp_1QWL980
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper_tb
