

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Jun 29 02:58:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.083 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  21.000 ns|  21.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                  |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance             |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_decision_function_7_fu_108    |decision_function_7  |        2|        2|  14.000 ns|  14.000 ns|    1|    1|      yes|
        |grp_decision_function_6_fu_132    |decision_function_6  |        1|        1|   7.000 ns|   7.000 ns|    1|    1|      yes|
        |s_V_2_decision_function_5_fu_154  |decision_function_5  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |s_V_3_decision_function_4_fu_166  |decision_function_4  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |s_V_4_decision_function_3_fu_178  |decision_function_3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |s_V_5_decision_function_2_fu_192  |decision_function_2  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |s_V_6_decision_function_1_fu_202  |decision_function_1  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |s_V_7_decision_function_fu_214    |decision_function    |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    270|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     434|   3123|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     672|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1106|   3393|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+---------------------+---------+----+-----+------+-----+
    |             Instance             |        Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------+---------------------+---------+----+-----+------+-----+
    |s_V_7_decision_function_fu_214    |decision_function    |        0|   0|    0|    29|    0|
    |s_V_6_decision_function_1_fu_202  |decision_function_1  |        0|   0|    0|   202|    0|
    |s_V_5_decision_function_2_fu_192  |decision_function_2  |        0|   0|    0|   173|    0|
    |s_V_4_decision_function_3_fu_178  |decision_function_3  |        0|   0|    0|   284|    0|
    |s_V_3_decision_function_4_fu_166  |decision_function_4  |        0|   0|    0|   358|    0|
    |s_V_2_decision_function_5_fu_154  |decision_function_5  |        0|   0|    0|   286|    0|
    |grp_decision_function_6_fu_132    |decision_function_6  |        0|   0|   48|   629|    0|
    |grp_decision_function_7_fu_108    |decision_function_7  |        0|   0|  386|  1162|    0|
    +----------------------------------+---------------------+---------+----+-----+------+-----+
    |Total                             |                     |        0|   0|  434|  3123|    0|
    +----------------------------------+---------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln712_1_fu_232_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln712_2_fu_250_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_3_fu_236_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_4_fu_220_p2  |         +|   0|  0|  32|          32|           8|
    |add_ln712_5_fu_226_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_6_fu_240_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_fu_245_p2    |         +|   0|  0|  39|          32|          32|
    |ap_return              |         +|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 270|         256|         232|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln712_1_reg_349                |  32|   0|   32|          0|
    |add_ln712_1_reg_349_pp0_iter2_reg  |  32|   0|   32|          0|
    |add_ln712_5_reg_339                |  32|   0|   32|          0|
    |add_ln712_6_reg_354                |  32|   0|   32|          0|
    |add_ln712_6_reg_354_pp0_iter2_reg  |  32|   0|   32|          0|
    |p_read1_int_reg                    |  32|   0|   32|          0|
    |p_read2_int_reg                    |  32|   0|   32|          0|
    |p_read3_int_reg                    |  32|   0|   32|          0|
    |p_read4_int_reg                    |  32|   0|   32|          0|
    |p_read5_int_reg                    |  32|   0|   32|          0|
    |p_read6_int_reg                    |  32|   0|   32|          0|
    |p_read7_int_reg                    |  32|   0|   32|          0|
    |p_read8_int_reg                    |  32|   0|   32|          0|
    |p_read9_int_reg                    |  32|   0|   32|          0|
    |p_read_int_reg                     |  32|   0|   32|          0|
    |s_V_1_reg_344                      |  32|   0|   32|          0|
    |s_V_1_reg_344_pp0_iter2_reg        |  32|   0|   32|          0|
    |s_V_2_reg_319                      |  32|   0|   32|          0|
    |s_V_3_reg_324                      |  32|   0|   32|          0|
    |s_V_4_reg_329                      |  32|   0|   32|          0|
    |s_V_5_reg_334                      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 672|   0|  672|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|     myproject|  return value|
|p_read     |   in|   32|     ap_none|        p_read|        scalar|
|p_read1    |   in|   32|     ap_none|       p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|       p_read2|        scalar|
|p_read3    |   in|   32|     ap_none|       p_read3|        scalar|
|p_read4    |   in|   32|     ap_none|       p_read4|        scalar|
|p_read5    |   in|   32|     ap_none|       p_read5|        scalar|
|p_read6    |   in|   32|     ap_none|       p_read6|        scalar|
|p_read7    |   in|   32|     ap_none|       p_read7|        scalar|
|p_read8    |   in|   32|     ap_none|       p_read8|        scalar|
|p_read9    |   in|   32|     ap_none|       p_read9|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

