# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-DNO_INIT_MEM -Wall -Wno-fatal -I/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu -I/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga --cc /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/ALU.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/ControlUnit.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/MIPS32SOC.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/DataMemory.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/InstMemory.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/RegisterFile.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/BitExtender.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/PCDecoder.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/MemDecoder.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/MemReadDataDecoder.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/MemWriteDataEncoder.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/ClockGenerator.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/MillisCounter.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga/DualPortVGARam.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga/FontRom.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga/RomColorPalette.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga/VGA80X30Color.v /home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga/VGATextCard.v --top-module MIPS32SOC -Mdir /home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build -CFLAGS -I/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim -std=c++14 -O2 -DNDEBUG"
T      8924   871572  1576452876   973883892  1576452876   973883892 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC.cpp"
T      3426   871089  1576452876   973883892  1576452876   973883892 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC.h"
T      1537   871590  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC.mk"
T      5996   871576  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_DataMemory.cpp"
T      1323   871575  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_DataMemory.h"
T      6340   871584  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_DualPortVGARam.cpp"
T      1450   871583  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_DualPortVGARam.h"
T      1023   871586  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_FontRom.cpp"
T      1112   871585  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_FontRom.h"
T      1708   871578  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_InstMemory.cpp"
T      1260   871577  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_InstMemory.h"
T    110258   871574  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_MIPS32SOC.cpp"
T      3905   871573  1576452876   973883892  1576452876   973883892 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_MIPS32SOC.h"
T      4120   871580  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_RegisterFile.cpp"
T      1481   871579  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_RegisterFile.h"
T      2688   871588  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_RomColorPalette.cpp"
T      1320   871587  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_RomColorPalette.h"
T      1481   871582  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_VGATextCard.cpp"
T      1590   871581  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_VGATextCard.h"
T       687   871088  1576452876   973883892  1576452876   973883892 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC__Dpi.cpp"
T       617   871087  1576452876   973883892  1576452876   973883892 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC__Dpi.h"
T      5892   871086  1576452876   973883892  1576452876   973883892 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC__Syms.cpp"
T      1981   871085  1576452876   969883853  1576452876   969883853 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC__Syms.h"
T      4621   871591  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC__ver.d"
T         0        0  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC__verFiles.dat"
T      1498   871589  1576452876   977883932  1576452876   977883932 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/build-sim/verilog-build/VMIPS32SOC_classes.mk"
S       803   273995  1576443251   242414666  1576443251   242414666 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/ALU.v"
S       403   273993  1576433869   334209854  1573981668   274614000 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/BitExtender.v"
S       869   273988  1576433869   286209314  1575576206   394029000 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/BranchResolver.v"
S      1144   272908  1576435777   935894901  1552864156           0 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/ClockGenerator.v"
S     13453   273996  1576448823   385143110  1576448823   385143110 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/ControlUnit.v"
S       790   273986  1576436219   129017634  1576436219   129017634 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/DataMemory.v"
S       585   274081  1576435333    98840734  1576435333    98840734 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/IO.v"
S       389   274057  1576436172   728377677  1576436172   728377677 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/InstMemory.v"
S      8683   273990  1576451283   769346028  1576451283   769346028 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/MIPS32SOC.v"
S      2270   273989  1576449120   516615571  1576449120   516615571 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/MemDecoder.v"
S      2020   273983  1576434059   208345129  1576434059   208345129 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/MemReadDataDecoder.v"
S      2178   273999  1576434025   407965026  1576434025   407965026 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/MemWriteDataEncoder.v"
S       961   274080  1576444996   261018516  1576444996   261018516 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/MillisCounter.v"
S       613   273991  1576452597   599144930  1576452597   599144930 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/PCDecoder.v"
S       604   273992  1576440747   333279438  1576440747   333279438 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/RegisterFile.v"
S       266   273994  1576443213   105992859  1576443213   105992859 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/alu_defines.vh"
S       952   273997  1576433869   378210349  1575596573   442130000 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/cpu/mips32_opcodes.vh"
S       918   274001  1576436216   592980477  1576436216   592980477 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga/DualPortVGARam.v"
S       379   274003  1576433869   394210529  1551813535           0 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga/FontRom.v"
S      1013   274000  1576433869   394210529  1551796445           0 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga/RomColorPalette.v"
S      3240   274002  1576433869   394210529  1537589804           0 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga/VGA80X30Color.v"
S      2378   274005  1576433869   394210529  1574807499   419530000 "/home/carlos_villa/GitHub/MIPS32SOC_P52019/cpp/sim/../../MIPS32SOC-ParteFinal/verilog/vga/VGATextCard.v"
S   5556200  3422472  1565686295   529491687  1565686295   529491687 "/opt/verilator/bin/verilator_bin"
