Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 11:56:30 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   115 |
|    Minimum number of control sets                        |   115 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   115 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    94 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           36 |
| Yes          | No                    | No                     |            2765 |          600 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+--------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm1/fsm1_write_en                 |                    |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                 |                    |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__7_n_0             |                    |                1 |              2 |
|  clk         | fsm10/out[1]_i_1__13_n_0           |                    |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                 |                    |                1 |              2 |
|  clk         | fsm5/out[1]_i_1__6_n_0             |                    |                1 |              2 |
|  clk         | fsm3/out[1]_i_1__9_n_0             |                    |                1 |              2 |
|  clk         | fsm/fsm_write_en                   |                    |                2 |              2 |
|  clk         | fsm2/fsm2_write_en                 |                    |                2 |              2 |
|  clk         | fsm8/fsm8_write_en                 |                    |                2 |              3 |
|  clk         | fsm4/fsm4_write_en                 |                    |                1 |              3 |
|  clk         | fsm11/fsm11_write_en               |                    |                2 |              3 |
|  clk         | fsm7/fsm7_write_en                 |                    |                2 |              3 |
|  clk         | fsm12/out[2]_i_1__10_n_0           |                    |                2 |              3 |
|  clk         | fsm12/done_reg_0                   | fsm12/done_reg     |                2 |              4 |
|  clk         | fsm0/E[0]                          |                    |                2 |              4 |
|  clk         | fsm12/i10_write_en                 | i10/out[3]_i_1_n_0 |                1 |              4 |
|  clk         | fsm12/i00_write_en                 | fsm12/done_reg_1   |                1 |              4 |
|  clk         | fsm10/E[0]                         |                    |                2 |              4 |
|  clk         | fsm8/j0_write_en                   | fsm8/done_reg_0    |                2 |              4 |
|  clk         | fsm8/E[0]                          |                    |                1 |              4 |
|  clk         | fsm/out_reg[0]_56                  |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_58                  |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_57                  |                    |               27 |             32 |
|  clk         | fsm/out_reg[3]_3                   |                    |               23 |             32 |
|  clk         | fsm/out_reg[0]_6                   |                    |               27 |             32 |
|  clk         | fsm/out_reg[0]_7                   |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_9                   |                    |               26 |             32 |
|  clk         | fsm/out_reg[3]_2                   |                    |               23 |             32 |
|  clk         | cond_computed6/x0_write_en         |                    |                2 |             32 |
|  clk         | fsm/out_reg[0]_55                  |                    |               31 |             32 |
|  clk         | fsm/out_reg[0]_54                  |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_53                  |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_52                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_51                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_50                  |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_5                   |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_49                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_48                  |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_47                  |                    |               27 |             32 |
|  clk         | fsm/out_reg[0]_46                  |                    |               27 |             32 |
|  clk         | fsm/out_reg[0]_45                  |                    |               26 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en    |                    |                6 |             32 |
|  clk         | par_done_reg8/A_read0_10_write_en  |                    |               14 |             32 |
|  clk         | fsm7/y0_10_write_en                |                    |                7 |             32 |
|  clk         | fsm7/y0_00_write_en                |                    |                7 |             32 |
|  clk         | fsm7/tmp_int_read0_10_write_en     |                    |                7 |             32 |
|  clk         | fsm7/tmp_int_read0_00_write_en     |                    |                8 |             32 |
|  clk         | fsm7/A_read1_10_write_en           |                    |               13 |             32 |
|  clk         | fsm7/A_read1_00_write_en           |                    |               10 |             32 |
|  clk         | fsm5/y0_write_en                   |                    |                2 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                    |               12 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                    |                9 |             32 |
|  clk         | fsm/out_reg[3]_4                   |                    |               28 |             32 |
|  clk         | cond_computed6/x1_write_en         |                    |                2 |             32 |
|  clk         | fsm/out_reg[0]_39                  |                    |               26 |             32 |
|  clk         | fsm1/y1_write_en                   |                    |                2 |             32 |
|  clk         | fsm1/x_int_read0_0_write_en        |                    |                4 |             32 |
|  clk         | fsm/out_reg[3]_9                   |                    |               27 |             32 |
|  clk         | fsm/out_reg[3]_8                   |                    |               23 |             32 |
|  clk         | fsm/out_reg[3]_7                   |                    |               27 |             32 |
|  clk         | fsm/out_reg[3]_6                   |                    |               28 |             32 |
|  clk         | fsm/out_reg[3]_5                   |                    |               25 |             32 |
|  clk         | fsm/out_reg[0]_10                  |                    |               25 |             32 |
|  clk         | fsm/out_reg[0]_21                  |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_20                  |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_2                   |                    |               27 |             32 |
|  clk         | fsm/out_reg[0]_19                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_18                  |                    |               27 |             32 |
|  clk         | fsm/out_reg[0]_17                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_16                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_14                  |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_13                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_12                  |                    |               27 |             32 |
|  clk         | fsm/out_reg[0]_11                  |                    |               21 |             32 |
|  clk         | fsm/out_reg[0]_43                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_0                   |                    |               26 |             32 |
|  clk         | fsm/A_int_read0_0_write_en         |                    |               16 |             32 |
|  clk         | fsm4/x_read0_10_write_en           |                    |               12 |             32 |
|  clk         | fsm4/x_read0_00_write_en           |                    |               11 |             32 |
|  clk         | fsm4/A_read0_00_write_en           |                    |               14 |             32 |
|  clk         | fsm3/t_10_write_en                 |                    |               10 |             32 |
|  clk         | fsm2/t_00_write_en                 |                    |                9 |             32 |
|  clk         | fsm11/out_reg[0]_4[0]              |                    |               15 |             32 |
|  clk         | fsm11/E[0]                         |                    |               13 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en    |                    |                9 |             32 |
|  clk         | A_sh_read0_0/A_sh_read0_0_write_en |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_23                  |                    |               23 |             32 |
|  clk         | fsm/out_reg[0]_44                  |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_42                  |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_41                  |                    |               27 |             32 |
|  clk         | fsm/out_reg[0]_40                  |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_4                   |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_38                  |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_37                  |                    |               27 |             32 |
|  clk         | fsm/out_reg[0]_36                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_35                  |                    |               25 |             32 |
|  clk         | fsm/out_reg[0]_34                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_33                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_32                  |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_31                  |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_30                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_3                   |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_29                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_28                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_27                  |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_26                  |                    |               23 |             32 |
|  clk         | fsm/out_reg[0]_25                  |                    |               23 |             32 |
|  clk         | fsm/out_reg[0]_24                  |                    |               24 |             32 |
|  clk         | fsm/out_reg[0]_22                  |                    |               22 |             32 |
|  clk         |                                    | mult_pipe1/p_0_in  |                9 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in  |               11 |             51 |
|  clk         |                                    | mult_pipe3/p_0_in  |                8 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in  |                8 |             51 |
|  clk         |                                    |                    |               53 |            138 |
+--------------+------------------------------------+--------------------+------------------+----------------+


