--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Processor.twx Processor.ncd -o Processor.twr Processor.pcf
-ucf Nexys3_master.ucf

Design file:              Processor.ncd
Physical constraint file: Processor.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7719533 paths analyzed, 780 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.886ns.
--------------------------------------------------------------------------------

Paths for end point BranchUnit/PC_4_1 (SLICE_X21Y13.CX), 252311 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BranchUnit/PC_3_1 (FF)
  Destination:          BranchUnit/PC_4_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.844ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BranchUnit/PC_3_1 to BranchUnit/PC_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.CQ      Tcko                  0.391   BranchUnit/PC_3_1
                                                       BranchUnit/PC_3_1
    SLICE_X23Y12.B1      net (fanout=3)        0.941   BranchUnit/PC_3_1
    SLICE_X23Y12.B       Tilo                  0.259   N16
                                                       ALUmux/Mmux_OutData101_SW3
    SLICE_X23Y12.A6      net (fanout=13)       0.716   N16
    SLICE_X23Y12.A       Tilo                  0.259   N16
                                                       Inst_Mem/Mmux_data121
    SLICE_X22Y11.A1      net (fanout=14)       0.673   instData<7>
    SLICE_X22Y11.AMUX    Tilo                  0.261   RegFile/readAddr2[2]_read_port_4_OUT<5>
                                                       RegFile/Mram_Register11_RAMA
    SLICE_X21Y11.A5      net (fanout=1)        0.401   RegFile/readAddr2[2]_read_port_4_OUT<0>
    SLICE_X21Y11.A       Tilo                  0.259   start/reset_1
                                                       RegFile/Mmux_readData217
    SLICE_X20Y11.A5      net (fanout=3)        0.631   Data2<0>
    SLICE_X20Y11.CMUX    Topac                 0.533   start/reset
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_lut<0>
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_cy<3>
    SLICE_X20Y9.C1       net (fanout=2)        1.303   ALU/GND_10_o_GND_10_o_sub_4_OUT<2>
    SLICE_X20Y9.CMUX     Tilo                  0.343   N80
                                                       BranchUnit/branchSelect3_G
                                                       BranchUnit/branchSelect3
    SLICE_X19Y11.D2      net (fanout=16)       0.850   BranchUnit/branchSelect2
    SLICE_X19Y11.D       Tilo                  0.259   BranchUnit/_n0016_inv
                                                       BranchUnit/branchSelect5
    SLICE_X18Y12.AX      net (fanout=1)        0.637   BranchUnit/_n0016_inv
    SLICE_X18Y12.COUT    Taxcy                 0.208   BranchUnit/Maccum_PC_cy<3>
                                                       BranchUnit/Maccum_PC_cy<3>
    SLICE_X18Y13.CIN     net (fanout=1)        0.003   BranchUnit/Maccum_PC_cy<3>
    SLICE_X18Y13.AMUX    Tcina                 0.202   BranchUnit/PC<7>
                                                       BranchUnit/Maccum_PC_cy<7>
    SLICE_X21Y13.CX      net (fanout=1)        0.652   Result<4>
    SLICE_X21Y13.CLK     Tdick                 0.063   BranchUnit/PC_4_1
                                                       BranchUnit/PC_4_1
    -------------------------------------------------  ---------------------------
    Total                                      9.844ns (3.037ns logic, 6.807ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BranchUnit/PC_11 (FF)
  Destination:          BranchUnit/PC_4_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.747ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.249 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BranchUnit/PC_11 to BranchUnit/PC_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.DQ      Tcko                  0.447   BranchUnit/PC<11>
                                                       BranchUnit/PC_11
    SLICE_X21Y12.B3      net (fanout=10)       0.911   BranchUnit/PC<11>
    SLICE_X21Y12.B       Tilo                  0.259   BranchUnit/PC_3_1
                                                       ALUmux/Mmux_OutData101_SW4
    SLICE_X23Y13.D4      net (fanout=16)       0.480   N86
    SLICE_X23Y13.D       Tilo                  0.259   instData<11>
                                                       Inst_Mem/Mmux_data31
    SLICE_X22Y12.B2      net (fanout=21)       0.674   instData<11>
    SLICE_X22Y12.B       Tilo                  0.203   RegFile/readAddr1[2]_read_port_1_OUT<5>
                                                       RegFile/Mram_Register6_RAMB_D1
    SLICE_X21Y10.C6      net (fanout=1)        1.089   RegFile/readAddr1[2]_read_port_1_OUT<3>
    SLICE_X21Y10.C       Tilo                  0.259   Data2<5>
                                                       RegFile/Mmux_readData1101
    SLICE_X18Y8.D5       net (fanout=4)        0.588   Data1<3>
    SLICE_X18Y8.COUT     Topcyd                0.261   ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_cy<3>
                                                       ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_lut<3>
                                                       ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_cy<3>
    SLICE_X18Y9.CIN      net (fanout=1)        0.003   ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_cy<3>
    SLICE_X18Y9.CMUX     Tcinc                 0.261   ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_cy<7>
                                                       ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_cy<7>
    SLICE_X20Y10.D6      net (fanout=2)        0.960   ALU/BUS_0001_GND_10_o_add_1_OUT<6>
    SLICE_X20Y10.CMUX    Topdc                 0.338   Data2<1>
                                                       BranchUnit/branchSelect2_F
                                                       BranchUnit/branchSelect2
    SLICE_X20Y10.A2      net (fanout=16)       0.630   BranchUnit/branchSelect1
    SLICE_X20Y10.A       Tilo                  0.205   Data2<1>
                                                       BranchUnit/Maccum_PC_lut<0>
    SLICE_X18Y12.A4      net (fanout=1)        0.621   BranchUnit/Maccum_PC_lut<0>
    SLICE_X18Y12.COUT    Topcya                0.379   BranchUnit/Maccum_PC_cy<3>
                                                       BranchUnit/Maccum_PC_lut<0>_rt
                                                       BranchUnit/Maccum_PC_cy<3>
    SLICE_X18Y13.CIN     net (fanout=1)        0.003   BranchUnit/Maccum_PC_cy<3>
    SLICE_X18Y13.AMUX    Tcina                 0.202   BranchUnit/PC<7>
                                                       BranchUnit/Maccum_PC_cy<7>
    SLICE_X21Y13.CX      net (fanout=1)        0.652   Result<4>
    SLICE_X21Y13.CLK     Tdick                 0.063   BranchUnit/PC_4_1
                                                       BranchUnit/PC_4_1
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (3.136ns logic, 6.611ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BranchUnit/PC_2_1 (FF)
  Destination:          BranchUnit/PC_4_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.715ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.249 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BranchUnit/PC_2_1 to BranchUnit/PC_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.AMUX    Tshcko                0.461   BranchUnit/PC_1_1
                                                       BranchUnit/PC_2_1
    SLICE_X23Y12.B5      net (fanout=3)        0.742   BranchUnit/PC_2_1
    SLICE_X23Y12.B       Tilo                  0.259   N16
                                                       ALUmux/Mmux_OutData101_SW3
    SLICE_X23Y12.A6      net (fanout=13)       0.716   N16
    SLICE_X23Y12.A       Tilo                  0.259   N16
                                                       Inst_Mem/Mmux_data121
    SLICE_X22Y11.A1      net (fanout=14)       0.673   instData<7>
    SLICE_X22Y11.AMUX    Tilo                  0.261   RegFile/readAddr2[2]_read_port_4_OUT<5>
                                                       RegFile/Mram_Register11_RAMA
    SLICE_X21Y11.A5      net (fanout=1)        0.401   RegFile/readAddr2[2]_read_port_4_OUT<0>
    SLICE_X21Y11.A       Tilo                  0.259   start/reset_1
                                                       RegFile/Mmux_readData217
    SLICE_X20Y11.A5      net (fanout=3)        0.631   Data2<0>
    SLICE_X20Y11.CMUX    Topac                 0.533   start/reset
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_lut<0>
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_cy<3>
    SLICE_X20Y9.C1       net (fanout=2)        1.303   ALU/GND_10_o_GND_10_o_sub_4_OUT<2>
    SLICE_X20Y9.CMUX     Tilo                  0.343   N80
                                                       BranchUnit/branchSelect3_G
                                                       BranchUnit/branchSelect3
    SLICE_X19Y11.D2      net (fanout=16)       0.850   BranchUnit/branchSelect2
    SLICE_X19Y11.D       Tilo                  0.259   BranchUnit/_n0016_inv
                                                       BranchUnit/branchSelect5
    SLICE_X18Y12.AX      net (fanout=1)        0.637   BranchUnit/_n0016_inv
    SLICE_X18Y12.COUT    Taxcy                 0.208   BranchUnit/Maccum_PC_cy<3>
                                                       BranchUnit/Maccum_PC_cy<3>
    SLICE_X18Y13.CIN     net (fanout=1)        0.003   BranchUnit/Maccum_PC_cy<3>
    SLICE_X18Y13.AMUX    Tcina                 0.202   BranchUnit/PC<7>
                                                       BranchUnit/Maccum_PC_cy<7>
    SLICE_X21Y13.CX      net (fanout=1)        0.652   Result<4>
    SLICE_X21Y13.CLK     Tdick                 0.063   BranchUnit/PC_4_1
                                                       BranchUnit/PC_4_1
    -------------------------------------------------  ---------------------------
    Total                                      9.715ns (3.107ns logic, 6.608ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point BranchUnit/PC_2_1 (SLICE_X19Y13.A3), 152437 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BranchUnit/PC_3_1 (FF)
  Destination:          BranchUnit/PC_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.767ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.244 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BranchUnit/PC_3_1 to BranchUnit/PC_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.CQ      Tcko                  0.391   BranchUnit/PC_3_1
                                                       BranchUnit/PC_3_1
    SLICE_X23Y12.B1      net (fanout=3)        0.941   BranchUnit/PC_3_1
    SLICE_X23Y12.B       Tilo                  0.259   N16
                                                       ALUmux/Mmux_OutData101_SW3
    SLICE_X23Y12.A6      net (fanout=13)       0.716   N16
    SLICE_X23Y12.A       Tilo                  0.259   N16
                                                       Inst_Mem/Mmux_data121
    SLICE_X22Y11.A1      net (fanout=14)       0.673   instData<7>
    SLICE_X22Y11.AMUX    Tilo                  0.261   RegFile/readAddr2[2]_read_port_4_OUT<5>
                                                       RegFile/Mram_Register11_RAMA
    SLICE_X21Y11.A5      net (fanout=1)        0.401   RegFile/readAddr2[2]_read_port_4_OUT<0>
    SLICE_X21Y11.A       Tilo                  0.259   start/reset_1
                                                       RegFile/Mmux_readData217
    SLICE_X20Y11.A5      net (fanout=3)        0.631   Data2<0>
    SLICE_X20Y11.CMUX    Topac                 0.533   start/reset
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_lut<0>
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_cy<3>
    SLICE_X20Y9.C1       net (fanout=2)        1.303   ALU/GND_10_o_GND_10_o_sub_4_OUT<2>
    SLICE_X20Y9.CMUX     Tilo                  0.343   N80
                                                       BranchUnit/branchSelect3_G
                                                       BranchUnit/branchSelect3
    SLICE_X19Y11.D2      net (fanout=16)       0.850   BranchUnit/branchSelect2
    SLICE_X19Y11.D       Tilo                  0.259   BranchUnit/_n0016_inv
                                                       BranchUnit/branchSelect5
    SLICE_X18Y12.AX      net (fanout=1)        0.637   BranchUnit/_n0016_inv
    SLICE_X18Y12.CMUX    Taxc                  0.339   BranchUnit/Maccum_PC_cy<3>
                                                       BranchUnit/Maccum_PC_cy<3>
    SLICE_X19Y13.A3      net (fanout=2)        0.485   Result<2>
    SLICE_X19Y13.CLK     Tas                   0.227   BranchUnit/PC_1_1
                                                       Result<2>_rt
                                                       BranchUnit/PC_2_1
    -------------------------------------------------  ---------------------------
    Total                                      9.767ns (3.130ns logic, 6.637ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BranchUnit/PC_11 (FF)
  Destination:          BranchUnit/PC_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.697ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BranchUnit/PC_11 to BranchUnit/PC_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.DQ      Tcko                  0.447   BranchUnit/PC<11>
                                                       BranchUnit/PC_11
    SLICE_X21Y12.B3      net (fanout=10)       0.911   BranchUnit/PC<11>
    SLICE_X21Y12.B       Tilo                  0.259   BranchUnit/PC_3_1
                                                       ALUmux/Mmux_OutData101_SW4
    SLICE_X23Y13.D4      net (fanout=16)       0.480   N86
    SLICE_X23Y13.D       Tilo                  0.259   instData<11>
                                                       Inst_Mem/Mmux_data31
    SLICE_X22Y12.B2      net (fanout=21)       0.674   instData<11>
    SLICE_X22Y12.B       Tilo                  0.203   RegFile/readAddr1[2]_read_port_1_OUT<5>
                                                       RegFile/Mram_Register6_RAMB_D1
    SLICE_X21Y10.C6      net (fanout=1)        1.089   RegFile/readAddr1[2]_read_port_1_OUT<3>
    SLICE_X21Y10.C       Tilo                  0.259   Data2<5>
                                                       RegFile/Mmux_readData1101
    SLICE_X18Y8.D5       net (fanout=4)        0.588   Data1<3>
    SLICE_X18Y8.COUT     Topcyd                0.261   ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_cy<3>
                                                       ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_lut<3>
                                                       ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_cy<3>
    SLICE_X18Y9.CIN      net (fanout=1)        0.003   ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_cy<3>
    SLICE_X18Y9.CMUX     Tcinc                 0.261   ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_cy<7>
                                                       ALU/Madd_BUS_0001_GND_10_o_add_1_OUT_cy<7>
    SLICE_X20Y10.D6      net (fanout=2)        0.960   ALU/BUS_0001_GND_10_o_add_1_OUT<6>
    SLICE_X20Y10.CMUX    Topdc                 0.338   Data2<1>
                                                       BranchUnit/branchSelect2_F
                                                       BranchUnit/branchSelect2
    SLICE_X20Y10.A2      net (fanout=16)       0.630   BranchUnit/branchSelect1
    SLICE_X20Y10.A       Tilo                  0.205   Data2<1>
                                                       BranchUnit/Maccum_PC_lut<0>
    SLICE_X18Y12.A4      net (fanout=1)        0.621   BranchUnit/Maccum_PC_lut<0>
    SLICE_X18Y12.CMUX    Topac                 0.537   BranchUnit/Maccum_PC_cy<3>
                                                       BranchUnit/Maccum_PC_lut<0>_rt
                                                       BranchUnit/Maccum_PC_cy<3>
    SLICE_X19Y13.A3      net (fanout=2)        0.485   Result<2>
    SLICE_X19Y13.CLK     Tas                   0.227   BranchUnit/PC_1_1
                                                       Result<2>_rt
                                                       BranchUnit/PC_2_1
    -------------------------------------------------  ---------------------------
    Total                                      9.697ns (3.256ns logic, 6.441ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BranchUnit/PC_11 (FF)
  Destination:          BranchUnit/PC_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.629ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BranchUnit/PC_11 to BranchUnit/PC_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.DQ      Tcko                  0.447   BranchUnit/PC<11>
                                                       BranchUnit/PC_11
    SLICE_X23Y12.B6      net (fanout=10)       0.747   BranchUnit/PC<11>
    SLICE_X23Y12.B       Tilo                  0.259   N16
                                                       ALUmux/Mmux_OutData101_SW3
    SLICE_X23Y12.A6      net (fanout=13)       0.716   N16
    SLICE_X23Y12.A       Tilo                  0.259   N16
                                                       Inst_Mem/Mmux_data121
    SLICE_X22Y11.A1      net (fanout=14)       0.673   instData<7>
    SLICE_X22Y11.AMUX    Tilo                  0.261   RegFile/readAddr2[2]_read_port_4_OUT<5>
                                                       RegFile/Mram_Register11_RAMA
    SLICE_X21Y11.A5      net (fanout=1)        0.401   RegFile/readAddr2[2]_read_port_4_OUT<0>
    SLICE_X21Y11.A       Tilo                  0.259   start/reset_1
                                                       RegFile/Mmux_readData217
    SLICE_X20Y11.A5      net (fanout=3)        0.631   Data2<0>
    SLICE_X20Y11.CMUX    Topac                 0.533   start/reset
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_lut<0>
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_cy<3>
    SLICE_X20Y9.C1       net (fanout=2)        1.303   ALU/GND_10_o_GND_10_o_sub_4_OUT<2>
    SLICE_X20Y9.CMUX     Tilo                  0.343   N80
                                                       BranchUnit/branchSelect3_G
                                                       BranchUnit/branchSelect3
    SLICE_X19Y11.D2      net (fanout=16)       0.850   BranchUnit/branchSelect2
    SLICE_X19Y11.D       Tilo                  0.259   BranchUnit/_n0016_inv
                                                       BranchUnit/branchSelect5
    SLICE_X18Y12.AX      net (fanout=1)        0.637   BranchUnit/_n0016_inv
    SLICE_X18Y12.CMUX    Taxc                  0.339   BranchUnit/Maccum_PC_cy<3>
                                                       BranchUnit/Maccum_PC_cy<3>
    SLICE_X19Y13.A3      net (fanout=2)        0.485   Result<2>
    SLICE_X19Y13.CLK     Tas                   0.227   BranchUnit/PC_1_1
                                                       Result<2>_rt
                                                       BranchUnit/PC_2_1
    -------------------------------------------------  ---------------------------
    Total                                      9.629ns (3.186ns logic, 6.443ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point BranchUnit/PC_1_1 (SLICE_X19Y13.AX), 152435 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BranchUnit/PC_3_1 (FF)
  Destination:          BranchUnit/PC_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.702ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.244 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BranchUnit/PC_3_1 to BranchUnit/PC_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.CQ      Tcko                  0.391   BranchUnit/PC_3_1
                                                       BranchUnit/PC_3_1
    SLICE_X23Y12.B1      net (fanout=3)        0.941   BranchUnit/PC_3_1
    SLICE_X23Y12.B       Tilo                  0.259   N16
                                                       ALUmux/Mmux_OutData101_SW3
    SLICE_X23Y12.A6      net (fanout=13)       0.716   N16
    SLICE_X23Y12.A       Tilo                  0.259   N16
                                                       Inst_Mem/Mmux_data121
    SLICE_X22Y11.A1      net (fanout=14)       0.673   instData<7>
    SLICE_X22Y11.AMUX    Tilo                  0.261   RegFile/readAddr2[2]_read_port_4_OUT<5>
                                                       RegFile/Mram_Register11_RAMA
    SLICE_X21Y11.A5      net (fanout=1)        0.401   RegFile/readAddr2[2]_read_port_4_OUT<0>
    SLICE_X21Y11.A       Tilo                  0.259   start/reset_1
                                                       RegFile/Mmux_readData217
    SLICE_X20Y11.A5      net (fanout=3)        0.631   Data2<0>
    SLICE_X20Y11.CMUX    Topac                 0.533   start/reset
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_lut<0>
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_cy<3>
    SLICE_X20Y9.C1       net (fanout=2)        1.303   ALU/GND_10_o_GND_10_o_sub_4_OUT<2>
    SLICE_X20Y9.CMUX     Tilo                  0.343   N80
                                                       BranchUnit/branchSelect3_G
                                                       BranchUnit/branchSelect3
    SLICE_X19Y11.D2      net (fanout=16)       0.850   BranchUnit/branchSelect2
    SLICE_X19Y11.D       Tilo                  0.259   BranchUnit/_n0016_inv
                                                       BranchUnit/branchSelect5
    SLICE_X18Y12.AX      net (fanout=1)        0.637   BranchUnit/_n0016_inv
    SLICE_X18Y12.BMUX    Taxb                  0.349   BranchUnit/Maccum_PC_cy<3>
                                                       BranchUnit/Maccum_PC_cy<3>
    SLICE_X19Y13.AX      net (fanout=2)        0.574   Result<1>
    SLICE_X19Y13.CLK     Tdick                 0.063   BranchUnit/PC_1_1
                                                       BranchUnit/PC_1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.702ns (2.976ns logic, 6.726ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BranchUnit/PC_11 (FF)
  Destination:          BranchUnit/PC_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.564ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BranchUnit/PC_11 to BranchUnit/PC_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.DQ      Tcko                  0.447   BranchUnit/PC<11>
                                                       BranchUnit/PC_11
    SLICE_X23Y12.B6      net (fanout=10)       0.747   BranchUnit/PC<11>
    SLICE_X23Y12.B       Tilo                  0.259   N16
                                                       ALUmux/Mmux_OutData101_SW3
    SLICE_X23Y12.A6      net (fanout=13)       0.716   N16
    SLICE_X23Y12.A       Tilo                  0.259   N16
                                                       Inst_Mem/Mmux_data121
    SLICE_X22Y11.A1      net (fanout=14)       0.673   instData<7>
    SLICE_X22Y11.AMUX    Tilo                  0.261   RegFile/readAddr2[2]_read_port_4_OUT<5>
                                                       RegFile/Mram_Register11_RAMA
    SLICE_X21Y11.A5      net (fanout=1)        0.401   RegFile/readAddr2[2]_read_port_4_OUT<0>
    SLICE_X21Y11.A       Tilo                  0.259   start/reset_1
                                                       RegFile/Mmux_readData217
    SLICE_X20Y11.A5      net (fanout=3)        0.631   Data2<0>
    SLICE_X20Y11.CMUX    Topac                 0.533   start/reset
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_lut<0>
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_cy<3>
    SLICE_X20Y9.C1       net (fanout=2)        1.303   ALU/GND_10_o_GND_10_o_sub_4_OUT<2>
    SLICE_X20Y9.CMUX     Tilo                  0.343   N80
                                                       BranchUnit/branchSelect3_G
                                                       BranchUnit/branchSelect3
    SLICE_X19Y11.D2      net (fanout=16)       0.850   BranchUnit/branchSelect2
    SLICE_X19Y11.D       Tilo                  0.259   BranchUnit/_n0016_inv
                                                       BranchUnit/branchSelect5
    SLICE_X18Y12.AX      net (fanout=1)        0.637   BranchUnit/_n0016_inv
    SLICE_X18Y12.BMUX    Taxb                  0.349   BranchUnit/Maccum_PC_cy<3>
                                                       BranchUnit/Maccum_PC_cy<3>
    SLICE_X19Y13.AX      net (fanout=2)        0.574   Result<1>
    SLICE_X19Y13.CLK     Tdick                 0.063   BranchUnit/PC_1_1
                                                       BranchUnit/PC_1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.564ns (3.032ns logic, 6.532ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BranchUnit/PC_2_1 (FF)
  Destination:          BranchUnit/PC_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.573ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BranchUnit/PC_2_1 to BranchUnit/PC_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.AMUX    Tshcko                0.461   BranchUnit/PC_1_1
                                                       BranchUnit/PC_2_1
    SLICE_X23Y12.B5      net (fanout=3)        0.742   BranchUnit/PC_2_1
    SLICE_X23Y12.B       Tilo                  0.259   N16
                                                       ALUmux/Mmux_OutData101_SW3
    SLICE_X23Y12.A6      net (fanout=13)       0.716   N16
    SLICE_X23Y12.A       Tilo                  0.259   N16
                                                       Inst_Mem/Mmux_data121
    SLICE_X22Y11.A1      net (fanout=14)       0.673   instData<7>
    SLICE_X22Y11.AMUX    Tilo                  0.261   RegFile/readAddr2[2]_read_port_4_OUT<5>
                                                       RegFile/Mram_Register11_RAMA
    SLICE_X21Y11.A5      net (fanout=1)        0.401   RegFile/readAddr2[2]_read_port_4_OUT<0>
    SLICE_X21Y11.A       Tilo                  0.259   start/reset_1
                                                       RegFile/Mmux_readData217
    SLICE_X20Y11.A5      net (fanout=3)        0.631   Data2<0>
    SLICE_X20Y11.CMUX    Topac                 0.533   start/reset
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_lut<0>
                                                       ALU/Msub_GND_10_o_GND_10_o_sub_4_OUT_cy<3>
    SLICE_X20Y9.C1       net (fanout=2)        1.303   ALU/GND_10_o_GND_10_o_sub_4_OUT<2>
    SLICE_X20Y9.CMUX     Tilo                  0.343   N80
                                                       BranchUnit/branchSelect3_G
                                                       BranchUnit/branchSelect3
    SLICE_X19Y11.D2      net (fanout=16)       0.850   BranchUnit/branchSelect2
    SLICE_X19Y11.D       Tilo                  0.259   BranchUnit/_n0016_inv
                                                       BranchUnit/branchSelect5
    SLICE_X18Y12.AX      net (fanout=1)        0.637   BranchUnit/_n0016_inv
    SLICE_X18Y12.BMUX    Taxb                  0.349   BranchUnit/Maccum_PC_cy<3>
                                                       BranchUnit/Maccum_PC_cy<3>
    SLICE_X19Y13.AX      net (fanout=2)        0.574   Result<1>
    SLICE_X19Y13.CLK     Tdick                 0.063   BranchUnit/PC_1_1
                                                       BranchUnit/PC_1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.573ns (3.046ns logic, 6.527ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point BranchUnit/PC_7 (SLICE_X18Y13.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BranchUnit/PC_6 (FF)
  Destination:          BranchUnit/PC_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: BranchUnit/PC_6 to BranchUnit/PC_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.CQ      Tcko                  0.234   BranchUnit/PC<7>
                                                       BranchUnit/PC_6
    SLICE_X18Y13.CX      net (fanout=6)        0.139   BranchUnit/PC<6>
    SLICE_X18Y13.CLK     Tckdi       (-Th)    -0.131   BranchUnit/PC<7>
                                                       BranchUnit/Maccum_PC_cy<7>
                                                       BranchUnit/PC_7
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.365ns logic, 0.139ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point BranchUnit/PC_11 (SLICE_X18Y14.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BranchUnit/PC_10 (FF)
  Destination:          BranchUnit/PC_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: BranchUnit/PC_10 to BranchUnit/PC_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.CQ      Tcko                  0.234   BranchUnit/PC<11>
                                                       BranchUnit/PC_10
    SLICE_X18Y14.CX      net (fanout=6)        0.140   BranchUnit/PC<10>
    SLICE_X18Y14.CLK     Tckdi       (-Th)    -0.131   BranchUnit/PC<11>
                                                       BranchUnit/Maccum_PC_cy<11>
                                                       BranchUnit/PC_11
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.365ns logic, 0.140ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Paths for end point BranchUnit/PC_15 (SLICE_X18Y15.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BranchUnit/PC_14 (FF)
  Destination:          BranchUnit/PC_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: BranchUnit/PC_14 to BranchUnit/PC_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.CQ      Tcko                  0.234   BranchUnit/PC<15>
                                                       BranchUnit/PC_14
    SLICE_X18Y15.CX      net (fanout=6)        0.145   BranchUnit/PC<14>
    SLICE_X18Y15.CLK     Tckdi       (-Th)    -0.131   BranchUnit/PC<15>
                                                       BranchUnit/Maccum_PC_xor<15>
                                                       BranchUnit/PC_15
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.365ns logic, 0.145ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: RegFile/n0037<7>/CLK
  Logical resource: RegFile/Mram_Register52_RAMA/CLK
  Location pin: SLICE_X14Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: RegFile/n0037<7>/CLK
  Logical resource: RegFile/Mram_Register52_RAMA_D1/CLK
  Location pin: SLICE_X14Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.886|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7719533 paths, 0 nets, and 1216 connections

Design statistics:
   Minimum period:   9.886ns{1}   (Maximum frequency: 101.153MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 21 21:26:16 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



