
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64

Warmup complete CPU 0 instructions: 1000001 cycles: 250190 (Simulation time: 0 hr 0 min 2 sec) 

Finished CPU 0 instructions: 1000000 cycles: 3619128 cumulative IPC: 0.27631 (Simulation time: 0 hr 0 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.27631 instructions: 1000000 cycles: 3619128
cpu0_DTLB TOTAL     ACCESS:     167333  HIT:     154605  MISS:      12728
cpu0_DTLB LOAD      ACCESS:      86738  HIT:      74384  MISS:      12354
cpu0_DTLB RFO       ACCESS:      80595  HIT:      80221  MISS:        374
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.977 cycles
cpu0_ITLB TOTAL     ACCESS:      43443  HIT:      43443  MISS:          0
cpu0_ITLB LOAD      ACCESS:      43443  HIT:      43443  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:          7  HIT:          3  MISS:          4
cpu0_L1I LOAD      ACCESS:          7  HIT:          3  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 1265.5 cycles
cpu0_STLB TOTAL     ACCESS:      12728  HIT:      12330  MISS:        398
cpu0_STLB LOAD      ACCESS:      12354  HIT:      12329  MISS:         25
cpu0_STLB RFO       ACCESS:        374  HIT:          1  MISS:        373
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.824 cycles
cpu0_L1D TOTAL     ACCESS:     117486  HIT:      68919  MISS:      48567
cpu0_L1D LOAD      ACCESS:      74221  HIT:      49624  MISS:      24597
cpu0_L1D RFO       ACCESS:      42866  HIT:      18920  MISS:      23946
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        399  HIT:        375  MISS:         24
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 638.013 cycles
cpu0_L2C TOTAL     ACCESS:      91024  HIT:      47199  MISS:      43825
cpu0_L2C LOAD      ACCESS:      24601  HIT:       4726  MISS:      19875
cpu0_L2C RFO       ACCESS:      23946  HIT:          0  MISS:      23946
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      42453  HIT:      42452  MISS:          1
cpu0_L2C TRANSLATION ACCESS:         24  HIT:         21  MISS:          3
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 694.798 cycles
LLC TOTAL     ACCESS:      86182  HIT:      50535  MISS:      35647
LLC LOAD      ACCESS:      19875  HIT:       8189  MISS:      11686
LLC RFO       ACCESS:      23946  HIT:          0  MISS:      23946
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      42358  HIT:      42346  MISS:         12
LLC TRANSLATION ACCESS:          3  HIT:          0  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 828.379 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5893  ROW_BUFFER_MISS:      29733
 DBUS AVG_CONGESTED_CYCLE:    3.99776
 WQ ROW_BUFFER_HIT:       1074  ROW_BUFFER_MISS:      33954  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.8769% MPKI: 6.86799 Average ROB Occupancy at Mispredict: 41.2663
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.868
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

