Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun  5 18:07:20 2025
| Host         : Alexzame-Laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 126
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                     | 70         |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 5          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 10         |
| TIMING-9  | Warning          | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning          | Missing input or output delay                   | 40         |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/ale_d_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/conv_addr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/conv_addr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/conv_addr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/conversor/start_d_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/conversorad_0/U0/conversorad_v1_0_S00_AXI_inst/start_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/ce_row_clk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/col_clk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/col_serial_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/fin_per_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/fin_pixel_cont_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/miregistro_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/persistenciap.t_persistencia_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/persistenciap.t_persistencia_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/persistenciap.t_persistencia_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/persistenciap.t_persistencia_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/persistenciap.t_persistencia_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/persistenciap.t_persistencia_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/persistenciap.t_persistencia_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/persistenciap.t_persistencia_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/persistenciap.t_persistencia_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/persistenciap.t_persistencia_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/pixel_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/pixel_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/pixel_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/pixel_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/pixel_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/pixel_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/row_number_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/row_number_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/matrizpuntos_0/U0/matrizpuntos_v1_0_S00_AXI_inst/inst1/row_number_reg[2]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X31Y28 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X31Y30 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X33Y30 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X35Y27 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X34Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X35Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X33Y26 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X41Y21 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X40Y21 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X41Y23 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[0] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[10] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[11] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[12] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[13] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[14] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[15] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[1] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[2] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[3] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[4] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[5] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[6] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[7] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[8] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[9] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on conv_clk_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[0] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[10] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[11] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[12] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[13] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[14] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[15] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[1] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[2] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[3] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[4] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[5] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[6] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[7] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[8] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on led_16bits_tri_o[9] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on reset2_out_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on reset_out_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on row_clk_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on row_serial_out_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>


