<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600MachineScheduler.cpp source code [llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600MachineScheduler.cpp.html'>R600MachineScheduler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- R600MachineScheduler.cpp - R600 Scheduler Interface -*- C++ -*-----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// R600 Machine Scheduler interface</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="R600MachineScheduler.h.html">"R600MachineScheduler.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="R600InstrInfo.h.html">"R600InstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/IR/LegacyPassManager.h.html">"llvm/IR/LegacyPassManager.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "machine-scheduler"</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><em>void</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm17R600SchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::R600SchedStrategy::initialize' data-ref="_ZN4llvm17R600SchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col1 decl" id="1dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="1dag">dag</dfn>) {</td></tr>
<tr><th id="28">28</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (dag-&gt;hasVRegLiveness() &amp;&amp; &quot;R600SchedStrategy needs vreg liveness&quot;) ? void (0) : __assert_fail (&quot;dag-&gt;hasVRegLiveness() &amp;&amp; \&quot;R600SchedStrategy needs vreg liveness\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp&quot;, 28, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#1dag" title='dag' data-ref="1dag">dag</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv" title='llvm::ScheduleDAGMI::hasVRegLiveness' data-ref="_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv">hasVRegLiveness</a>() &amp;&amp; <q>"R600SchedStrategy needs vreg liveness"</q>);</td></tr>
<tr><th id="29">29</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::DAG" title='llvm::R600SchedStrategy::DAG' data-ref="llvm::R600SchedStrategy::DAG">DAG</a> = <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>*&gt;(<a class="local col1 ref" href="#1dag" title='dag' data-ref="1dag">dag</a>);</td></tr>
<tr><th id="30">30</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col2 decl" id="2ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="2ST">ST</dfn> = <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::DAG" title='llvm::R600SchedStrategy::DAG' data-ref="llvm::R600SchedStrategy::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>&gt;();</td></tr>
<tr><th id="31">31</th><td>  TII = <span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::R600InstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> R600InstrInfo*&gt;(DAG-&gt;TII);</td></tr>
<tr><th id="32">32</th><td>  TRI = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::R600RegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> R600RegisterInfo*&gt;(DAG-&gt;TRI);</td></tr>
<tr><th id="33">33</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::VLIW5" title='llvm::R600SchedStrategy::VLIW5' data-ref="llvm::R600SchedStrategy::VLIW5">VLIW5</a> = !<a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget12hasCaymanISAEv" title='llvm::R600Subtarget::hasCaymanISA' data-ref="_ZNK4llvm13R600Subtarget12hasCaymanISAEv">hasCaymanISA</a>();</td></tr>
<tr><th id="34">34</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::MRI" title='llvm::R600SchedStrategy::MRI' data-ref="llvm::R600SchedStrategy::MRI">MRI</a> = &amp;<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::DAG" title='llvm::R600SchedStrategy::DAG' data-ref="llvm::R600SchedStrategy::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>;</td></tr>
<tr><th id="35">35</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a> = <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDOther" title='llvm::R600SchedStrategy::InstKind::IDOther' data-ref="llvm::R600SchedStrategy::InstKind::IDOther">IDOther</a>;</td></tr>
<tr><th id="36">36</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a> = <var>0</var>;</td></tr>
<tr><th id="37">37</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> = <var>31</var>;</td></tr>
<tr><th id="38">38</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKindLimit" title='llvm::R600SchedStrategy::InstKindLimit' data-ref="llvm::R600SchedStrategy::InstKindLimit">InstKindLimit</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>] = <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::TII" title='llvm::R600SchedStrategy::TII' data-ref="llvm::R600SchedStrategy::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo19getMaxAlusPerClauseEv" title='llvm::R600InstrInfo::getMaxAlusPerClause' data-ref="_ZNK4llvm13R600InstrInfo19getMaxAlusPerClauseEv">getMaxAlusPerClause</a>();</td></tr>
<tr><th id="39">39</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKindLimit" title='llvm::R600SchedStrategy::InstKindLimit' data-ref="llvm::R600SchedStrategy::InstKindLimit">InstKindLimit</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDOther" title='llvm::R600SchedStrategy::InstKind::IDOther' data-ref="llvm::R600SchedStrategy::InstKind::IDOther">IDOther</a>] = <var>32</var>;</td></tr>
<tr><th id="40">40</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKindLimit" title='llvm::R600SchedStrategy::InstKindLimit' data-ref="llvm::R600SchedStrategy::InstKindLimit">InstKindLimit</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>] = <a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget19getTexVTXClauseSizeEv" title='llvm::R600Subtarget::getTexVTXClauseSize' data-ref="_ZNK4llvm13R600Subtarget19getTexVTXClauseSizeEv">getTexVTXClauseSize</a>();</td></tr>
<tr><th id="41">41</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluInstCount" title='llvm::R600SchedStrategy::AluInstCount' data-ref="llvm::R600SchedStrategy::AluInstCount">AluInstCount</a> = <var>0</var>;</td></tr>
<tr><th id="42">42</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::FetchInstCount" title='llvm::R600SchedStrategy::FetchInstCount' data-ref="llvm::R600SchedStrategy::FetchInstCount">FetchInstCount</a> = <var>0</var>;</td></tr>
<tr><th id="43">43</th><td>}</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>void</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm17R600SchedStrategy9MoveUnitsERSt6vectorIPNS_5SUnitESaIS3_EES6_" title='llvm::R600SchedStrategy::MoveUnits' data-ref="_ZN4llvm17R600SchedStrategy9MoveUnitsERSt6vectorIPNS_5SUnitESaIS3_EES6_">MoveUnits</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col3 decl" id="3QSrc" title='QSrc' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="3QSrc">QSrc</dfn>,</td></tr>
<tr><th id="46">46</th><td>                                  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col4 decl" id="4QDst" title='QDst' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="4QDst">QDst</dfn>)</td></tr>
<tr><th id="47">47</th><td>{</td></tr>
<tr><th id="48">48</th><td>  <a class="local col4 ref" href="#4QDst" title='QDst' data-ref="4QDst">QDst</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEET_SE_" title='std::vector::insert' data-ref="_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEET_SE_">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col4 ref" href="#4QDst" title='QDst' data-ref="4QDst">QDst</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="local col3 ref" href="#3QSrc" title='QSrc' data-ref="3QSrc">QSrc</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col3 ref" href="#3QSrc" title='QSrc' data-ref="3QSrc">QSrc</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="49">49</th><td>  <a class="local col3 ref" href="#3QSrc" title='QSrc' data-ref="3QSrc">QSrc</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="50">50</th><td>}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL22getWFCountLimitedByGPRj" title='getWFCountLimitedByGPR' data-type='unsigned int getWFCountLimitedByGPR(unsigned int GPRCount)' data-ref="_ZL22getWFCountLimitedByGPRj">getWFCountLimitedByGPR</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="5GPRCount" title='GPRCount' data-type='unsigned int' data-ref="5GPRCount">GPRCount</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GPRCount &amp;&amp; &quot;GPRCount cannot be 0&quot;) ? void (0) : __assert_fail (&quot;GPRCount &amp;&amp; \&quot;GPRCount cannot be 0\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp&quot;, 53, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col5 ref" href="#5GPRCount" title='GPRCount' data-ref="5GPRCount">GPRCount</a> &amp;&amp; <q>"GPRCount cannot be 0"</q>);</td></tr>
<tr><th id="54">54</th><td>  <b>return</b> <var>248</var> / <a class="local col5 ref" href="#5GPRCount" title='GPRCount' data-ref="5GPRCount">GPRCount</a>;</td></tr>
<tr><th id="55">55</th><td>}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm17R600SchedStrategy8pickNodeERb" title='llvm::R600SchedStrategy::pickNode' data-ref="_ZN4llvm17R600SchedStrategy8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col6 decl" id="6IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="6IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="7SU" title='SU' data-type='llvm::SUnit *' data-ref="7SU">SU</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="59">59</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::NextInstKind" title='llvm::R600SchedStrategy::NextInstKind' data-ref="llvm::R600SchedStrategy::NextInstKind">NextInstKind</a> = <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDOther" title='llvm::R600SchedStrategy::InstKind::IDOther' data-ref="llvm::R600SchedStrategy::InstKind::IDOther">IDOther</a>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <a class="local col6 ref" href="#6IsTopNode" title='IsTopNode' data-ref="6IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i>// check if we might want to switch current clause type</i></td></tr>
<tr><th id="64">64</th><td>  <em>bool</em> <dfn class="local col8 decl" id="8AllowSwitchToAlu" title='AllowSwitchToAlu' data-type='bool' data-ref="8AllowSwitchToAlu">AllowSwitchToAlu</dfn> = (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a> &gt;= <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKindLimit" title='llvm::R600SchedStrategy::InstKindLimit' data-ref="llvm::R600SchedStrategy::InstKindLimit">InstKindLimit</a>[<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a>]) ||</td></tr>
<tr><th id="65">65</th><td>      (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Available" title='llvm::R600SchedStrategy::Available' data-ref="llvm::R600SchedStrategy::Available">Available</a>[<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>());</td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <dfn class="local col9 decl" id="9AllowSwitchFromAlu" title='AllowSwitchFromAlu' data-type='bool' data-ref="9AllowSwitchFromAlu">AllowSwitchFromAlu</dfn> = (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a> &gt;= <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKindLimit" title='llvm::R600SchedStrategy::InstKindLimit' data-ref="llvm::R600SchedStrategy::InstKindLimit">InstKindLimit</a>[<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a>]) &amp;&amp;</td></tr>
<tr><th id="67">67</th><td>      (!<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Available" title='llvm::R600SchedStrategy::Available' data-ref="llvm::R600SchedStrategy::Available">Available</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() || !<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Available" title='llvm::R600SchedStrategy::Available' data-ref="llvm::R600SchedStrategy::Available">Available</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDOther" title='llvm::R600SchedStrategy::InstKind::IDOther' data-ref="llvm::R600SchedStrategy::InstKind::IDOther">IDOther</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>());</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a> == <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a> &amp;&amp; !<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Available" title='llvm::R600SchedStrategy::Available' data-ref="llvm::R600SchedStrategy::Available">Available</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="70">70</th><td>    <i>// We use the heuristic provided by AMD Accelerated Parallel Processing</i></td></tr>
<tr><th id="71">71</th><td><i>    // OpenCL Programming Guide :</i></td></tr>
<tr><th id="72">72</th><td><i>    // The approx. number of WF that allows TEX inst to hide ALU inst is :</i></td></tr>
<tr><th id="73">73</th><td><i>    // 500 (cycles for TEX) / (AluFetchRatio * 8 (cycles for ALU))</i></td></tr>
<tr><th id="74">74</th><td>    <em>float</em> <dfn class="local col0 decl" id="10ALUFetchRationEstimate" title='ALUFetchRationEstimate' data-type='float' data-ref="10ALUFetchRationEstimate">ALUFetchRationEstimate</dfn> =</td></tr>
<tr><th id="75">75</th><td>        (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluInstCount" title='llvm::R600SchedStrategy::AluInstCount' data-ref="llvm::R600SchedStrategy::AluInstCount">AluInstCount</a> + <a class="member" href="#_ZNK4llvm17R600SchedStrategy18AvailablesAluCountEv" title='llvm::R600SchedStrategy::AvailablesAluCount' data-ref="_ZNK4llvm17R600SchedStrategy18AvailablesAluCountEv">AvailablesAluCount</a>() + <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Pending" title='llvm::R600SchedStrategy::Pending' data-ref="llvm::R600SchedStrategy::Pending">Pending</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()) /</td></tr>
<tr><th id="76">76</th><td>        (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::FetchInstCount" title='llvm::R600SchedStrategy::FetchInstCount' data-ref="llvm::R600SchedStrategy::FetchInstCount">FetchInstCount</a> + <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Available" title='llvm::R600SchedStrategy::Available' data-ref="llvm::R600SchedStrategy::Available">Available</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="77">77</th><td>    <b>if</b> (<a class="local col0 ref" href="#10ALUFetchRationEstimate" title='ALUFetchRationEstimate' data-ref="10ALUFetchRationEstimate">ALUFetchRationEstimate</a> == <var>0</var>) {</td></tr>
<tr><th id="78">78</th><td>      <a class="local col9 ref" href="#9AllowSwitchFromAlu" title='AllowSwitchFromAlu' data-ref="9AllowSwitchFromAlu">AllowSwitchFromAlu</a> = <b>true</b>;</td></tr>
<tr><th id="79">79</th><td>    } <b>else</b> {</td></tr>
<tr><th id="80">80</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="11NeededWF" title='NeededWF' data-type='unsigned int' data-ref="11NeededWF">NeededWF</dfn> = <var>62.5f</var> / <a class="local col0 ref" href="#10ALUFetchRationEstimate" title='ALUFetchRationEstimate' data-ref="10ALUFetchRationEstimate">ALUFetchRationEstimate</a>;</td></tr>
<tr><th id="81">81</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; NeededWF &lt;&lt; &quot; approx. Wavefronts Required\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#11NeededWF" title='NeededWF' data-ref="11NeededWF">NeededWF</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" approx. Wavefronts Required\n"</q>);</td></tr>
<tr><th id="82">82</th><td>      <i>// We assume the local GPR requirements to be "dominated" by the requirement</i></td></tr>
<tr><th id="83">83</th><td><i>      // of the TEX clause (which consumes 128 bits regs) ; ALU inst before and</i></td></tr>
<tr><th id="84">84</th><td><i>      // after TEX are indeed likely to consume or generate values from/for the</i></td></tr>
<tr><th id="85">85</th><td><i>      // TEX clause.</i></td></tr>
<tr><th id="86">86</th><td><i>      // Available[IDFetch].size() * 2 : GPRs required in the Fetch clause</i></td></tr>
<tr><th id="87">87</th><td><i>      // We assume that fetch instructions are either TnXYZW = TEX TnXYZW (need</i></td></tr>
<tr><th id="88">88</th><td><i>      // one GPR) or TmXYZW = TnXYZW (need 2 GPR).</i></td></tr>
<tr><th id="89">89</th><td><i>      // (TODO : use RegisterPressure)</i></td></tr>
<tr><th id="90">90</th><td><i>      // If we are going too use too many GPR, we flush Fetch instruction to lower</i></td></tr>
<tr><th id="91">91</th><td><i>      // register pressure on 128 bits regs.</i></td></tr>
<tr><th id="92">92</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="12NearRegisterRequirement" title='NearRegisterRequirement' data-type='unsigned int' data-ref="12NearRegisterRequirement">NearRegisterRequirement</dfn> = <var>2</var> * <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Available" title='llvm::R600SchedStrategy::Available' data-ref="llvm::R600SchedStrategy::Available">Available</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="93">93</th><td>      <b>if</b> (<a class="local col1 ref" href="#11NeededWF" title='NeededWF' data-ref="11NeededWF">NeededWF</a> &gt; <a class="tu ref" href="#_ZL22getWFCountLimitedByGPRj" title='getWFCountLimitedByGPR' data-use='c' data-ref="_ZL22getWFCountLimitedByGPRj">getWFCountLimitedByGPR</a>(<a class="local col2 ref" href="#12NearRegisterRequirement" title='NearRegisterRequirement' data-ref="12NearRegisterRequirement">NearRegisterRequirement</a>))</td></tr>
<tr><th id="94">94</th><td>        <a class="local col9 ref" href="#9AllowSwitchFromAlu" title='AllowSwitchFromAlu' data-ref="9AllowSwitchFromAlu">AllowSwitchFromAlu</a> = <b>true</b>;</td></tr>
<tr><th id="95">95</th><td>    }</td></tr>
<tr><th id="96">96</th><td>  }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (!<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a> &amp;&amp; ((<a class="local col8 ref" href="#8AllowSwitchToAlu" title='AllowSwitchToAlu' data-ref="8AllowSwitchToAlu">AllowSwitchToAlu</a> &amp;&amp; <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a> != <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>) ||</td></tr>
<tr><th id="99">99</th><td>      (!<a class="local col9 ref" href="#9AllowSwitchFromAlu" title='AllowSwitchFromAlu' data-ref="9AllowSwitchFromAlu">AllowSwitchFromAlu</a> &amp;&amp; <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a> == <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>))) {</td></tr>
<tr><th id="100">100</th><td>    <i>// try to pick ALU</i></td></tr>
<tr><th id="101">101</th><td>    <a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a> = <a class="member" href="#_ZN4llvm17R600SchedStrategy7pickAluEv" title='llvm::R600SchedStrategy::pickAlu' data-ref="_ZN4llvm17R600SchedStrategy7pickAluEv">pickAlu</a>();</td></tr>
<tr><th id="102">102</th><td>    <b>if</b> (!<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a> &amp;&amp; !<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::PhysicalRegCopy" title='llvm::R600SchedStrategy::PhysicalRegCopy' data-ref="llvm::R600SchedStrategy::PhysicalRegCopy">PhysicalRegCopy</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="103">103</th><td>      <a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a> = <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::PhysicalRegCopy" title='llvm::R600SchedStrategy::PhysicalRegCopy' data-ref="llvm::R600SchedStrategy::PhysicalRegCopy">PhysicalRegCopy</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>();</td></tr>
<tr><th id="104">104</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::PhysicalRegCopy" title='llvm::R600SchedStrategy::PhysicalRegCopy' data-ref="llvm::R600SchedStrategy::PhysicalRegCopy">PhysicalRegCopy</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::PhysicalRegCopy" title='llvm::R600SchedStrategy::PhysicalRegCopy' data-ref="llvm::R600SchedStrategy::PhysicalRegCopy">PhysicalRegCopy</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>());</td></tr>
<tr><th id="105">105</th><td>    }</td></tr>
<tr><th id="106">106</th><td>    <b>if</b> (<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>) {</td></tr>
<tr><th id="107">107</th><td>      <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a> &gt;= <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKindLimit" title='llvm::R600SchedStrategy::InstKindLimit' data-ref="llvm::R600SchedStrategy::InstKindLimit">InstKindLimit</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>])</td></tr>
<tr><th id="108">108</th><td>        <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a> = <var>0</var>;</td></tr>
<tr><th id="109">109</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::NextInstKind" title='llvm::R600SchedStrategy::NextInstKind' data-ref="llvm::R600SchedStrategy::NextInstKind">NextInstKind</a> = <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>;</td></tr>
<tr><th id="110">110</th><td>    }</td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <b>if</b> (!<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>) {</td></tr>
<tr><th id="114">114</th><td>    <i>// try to pick FETCH</i></td></tr>
<tr><th id="115">115</th><td>    <a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a> = <a class="member" href="#_ZN4llvm17R600SchedStrategy9pickOtherEi" title='llvm::R600SchedStrategy::pickOther' data-ref="_ZN4llvm17R600SchedStrategy9pickOtherEi">pickOther</a>(<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>);</td></tr>
<tr><th id="116">116</th><td>    <b>if</b> (<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>)</td></tr>
<tr><th id="117">117</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::NextInstKind" title='llvm::R600SchedStrategy::NextInstKind' data-ref="llvm::R600SchedStrategy::NextInstKind">NextInstKind</a> = <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>;</td></tr>
<tr><th id="118">118</th><td>  }</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <i>// try to pick other</i></td></tr>
<tr><th id="121">121</th><td>  <b>if</b> (!<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>) {</td></tr>
<tr><th id="122">122</th><td>    <a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a> = <a class="member" href="#_ZN4llvm17R600SchedStrategy9pickOtherEi" title='llvm::R600SchedStrategy::pickOther' data-ref="_ZN4llvm17R600SchedStrategy9pickOtherEi">pickOther</a>(<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDOther" title='llvm::R600SchedStrategy::InstKind::IDOther' data-ref="llvm::R600SchedStrategy::InstKind::IDOther">IDOther</a>);</td></tr>
<tr><th id="123">123</th><td>    <b>if</b> (<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>)</td></tr>
<tr><th id="124">124</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::NextInstKind" title='llvm::R600SchedStrategy::NextInstKind' data-ref="llvm::R600SchedStrategy::NextInstKind">NextInstKind</a> = <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDOther" title='llvm::R600SchedStrategy::InstKind::IDOther' data-ref="llvm::R600SchedStrategy::InstKind::IDOther">IDOther</a>;</td></tr>
<tr><th id="125">125</th><td>  }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (SU) { dbgs() &lt;&lt; &quot; ** Pick node **\n&quot;; DAG-&gt;dumpNode(*SU); } else { dbgs() &lt;&lt; &quot;NO NODE \n&quot;; for (unsigned i = 0; i &lt; DAG-&gt;SUnits.size(); i++) { const SUnit &amp;S = DAG-&gt;SUnits[i]; if (!S.isScheduled) DAG-&gt;dumpNode(S); } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>) {</td></tr>
<tr><th id="128">128</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ** Pick node **\n"</q>;</td></tr>
<tr><th id="129">129</th><td>    <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::DAG" title='llvm::R600SchedStrategy::DAG' data-ref="llvm::R600SchedStrategy::DAG">DAG</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>);</td></tr>
<tr><th id="130">130</th><td>  } <b>else</b> {</td></tr>
<tr><th id="131">131</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NO NODE \n"</q>;</td></tr>
<tr><th id="132">132</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="13i" title='i' data-type='unsigned int' data-ref="13i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#127" title='i' data-ref="13i">i</a> &lt; <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::DAG" title='llvm::R600SchedStrategy::DAG' data-ref="llvm::R600SchedStrategy::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#127" title='i' data-ref="13i">i</a>++) {</td></tr>
<tr><th id="133">133</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col4 decl" id="14S" title='S' data-type='const llvm::SUnit &amp;' data-ref="14S">S</dfn> = <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::DAG" title='llvm::R600SchedStrategy::DAG' data-ref="llvm::R600SchedStrategy::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col3 ref" href="#127" title='i' data-ref="13i">i</a>];</td></tr>
<tr><th id="134">134</th><td>      <b>if</b> (!<a class="local col4 ref" href="#127" title='S' data-ref="14S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>)</td></tr>
<tr><th id="135">135</th><td>        <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::DAG" title='llvm::R600SchedStrategy::DAG' data-ref="llvm::R600SchedStrategy::DAG">DAG</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(<a class="local col4 ref" href="#127" title='S' data-ref="14S">S</a>);</td></tr>
<tr><th id="136">136</th><td>    }</td></tr>
<tr><th id="137">137</th><td>  });</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <b>return</b> <a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>;</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>void</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm17R600SchedStrategy9schedNodeEPNS_5SUnitEb" title='llvm::R600SchedStrategy::schedNode' data-ref="_ZN4llvm17R600SchedStrategy9schedNodeEPNS_5SUnitEb">schedNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="15SU" title='SU' data-type='llvm::SUnit *' data-ref="15SU">SU</dfn>, <em>bool</em> <dfn class="local col6 decl" id="16IsTopNode" title='IsTopNode' data-type='bool' data-ref="16IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::NextInstKind" title='llvm::R600SchedStrategy::NextInstKind' data-ref="llvm::R600SchedStrategy::NextInstKind">NextInstKind</a> != <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a>) {</td></tr>
<tr><th id="144">144</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Instruction Type Switch\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction Type Switch\n"</q>);</td></tr>
<tr><th id="145">145</th><td>    <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::NextInstKind" title='llvm::R600SchedStrategy::NextInstKind' data-ref="llvm::R600SchedStrategy::NextInstKind">NextInstKind</a> != <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>)</td></tr>
<tr><th id="146">146</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> |= <var>31</var>;</td></tr>
<tr><th id="147">147</th><td>    <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a> = <var>0</var>;</td></tr>
<tr><th id="148">148</th><td>    <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a> = <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::NextInstKind" title='llvm::R600SchedStrategy::NextInstKind' data-ref="llvm::R600SchedStrategy::NextInstKind">NextInstKind</a>;</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a> == <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>) {</td></tr>
<tr><th id="152">152</th><td>    <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluInstCount" title='llvm::R600SchedStrategy::AluInstCount' data-ref="llvm::R600SchedStrategy::AluInstCount">AluInstCount</a> ++;</td></tr>
<tr><th id="153">153</th><td>    <b>switch</b> (<a class="member" href="#_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE" title='llvm::R600SchedStrategy::getAluKind' data-ref="_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE">getAluKind</a>(<a class="local col5 ref" href="#15SU" title='SU' data-ref="15SU">SU</a>)) {</td></tr>
<tr><th id="154">154</th><td>    <b>case</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_XYZW" title='llvm::R600SchedStrategy::AluKind::AluT_XYZW' data-ref="llvm::R600SchedStrategy::AluKind::AluT_XYZW">AluT_XYZW</a>:</td></tr>
<tr><th id="155">155</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a> += <var>4</var>;</td></tr>
<tr><th id="156">156</th><td>      <b>break</b>;</td></tr>
<tr><th id="157">157</th><td>    <b>case</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluDiscarded" title='llvm::R600SchedStrategy::AluKind::AluDiscarded' data-ref="llvm::R600SchedStrategy::AluKind::AluDiscarded">AluDiscarded</a>:</td></tr>
<tr><th id="158">158</th><td>      <b>break</b>;</td></tr>
<tr><th id="159">159</th><td>    <b>default</b>: {</td></tr>
<tr><th id="160">160</th><td>      ++<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a>;</td></tr>
<tr><th id="161">161</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a> <dfn class="local col7 decl" id="17It" title='It' data-type='MachineInstr::mop_iterator' data-ref="17It">It</dfn> = <a class="local col5 ref" href="#15SU" title='SU' data-ref="15SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="162">162</th><td>          <dfn class="local col8 decl" id="18E" title='E' data-type='MachineInstr::mop_iterator' data-ref="18E">E</dfn> = <a class="local col5 ref" href="#15SU" title='SU' data-ref="15SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>(); <a class="local col7 ref" href="#17It" title='It' data-ref="17It">It</a> != <a class="local col8 ref" href="#18E" title='E' data-ref="18E">E</a>; ++<a class="local col7 ref" href="#17It" title='It' data-ref="17It">It</a>) {</td></tr>
<tr><th id="163">163</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="19MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="19MO">MO</dfn> = *<a class="local col7 ref" href="#17It" title='It' data-ref="17It">It</a>;</td></tr>
<tr><th id="164">164</th><td>        <b>if</b> (MO.isReg() &amp;&amp; MO.getReg() == R600::<span class='error' title="no member named &apos;ALU_LITERAL_X&apos; in namespace &apos;llvm::R600&apos;">ALU_LITERAL_X</span>)</td></tr>
<tr><th id="165">165</th><td>          ++<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a>;</td></tr>
<tr><th id="166">166</th><td>      }</td></tr>
<tr><th id="167">167</th><td>    }</td></tr>
<tr><th id="168">168</th><td>    }</td></tr>
<tr><th id="169">169</th><td>  } <b>else</b> {</td></tr>
<tr><th id="170">170</th><td>    ++<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a>;</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; CurEmitted &lt;&lt; &quot; Instructions Emitted in this clause\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Instructions Emitted in this clause\n"</q>);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</a> != <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>) {</td></tr>
<tr><th id="176">176</th><td>    <a class="member" href="#_ZN4llvm17R600SchedStrategy9MoveUnitsERSt6vectorIPNS_5SUnitESaIS3_EES6_" title='llvm::R600SchedStrategy::MoveUnits' data-ref="_ZN4llvm17R600SchedStrategy9MoveUnitsERSt6vectorIPNS_5SUnitESaIS3_EES6_">MoveUnits</a>(<span class='refarg'><a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Pending" title='llvm::R600SchedStrategy::Pending' data-ref="llvm::R600SchedStrategy::Pending">Pending</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>]</span>, <span class='refarg'><a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Available" title='llvm::R600SchedStrategy::Available' data-ref="llvm::R600SchedStrategy::Available">Available</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>]</span>);</td></tr>
<tr><th id="177">177</th><td>  } <b>else</b></td></tr>
<tr><th id="178">178</th><td>    <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::FetchInstCount" title='llvm::R600SchedStrategy::FetchInstCount' data-ref="llvm::R600SchedStrategy::FetchInstCount">FetchInstCount</a>++;</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="182">182</th><td><dfn class="tu decl def" id="_ZL17isPhysicalRegCopyPN4llvm12MachineInstrE" title='isPhysicalRegCopy' data-type='bool isPhysicalRegCopy(llvm::MachineInstr * MI)' data-ref="_ZL17isPhysicalRegCopyPN4llvm12MachineInstrE">isPhysicalRegCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="20MI" title='MI' data-type='llvm::MachineInstr *' data-ref="20MI">MI</dfn>) {</td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::R600&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">R600</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>)</td></tr>
<tr><th id="184">184</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <b>return</b> !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>void</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm17R600SchedStrategy14releaseTopNodeEPNS_5SUnitE" title='llvm::R600SchedStrategy::releaseTopNode' data-ref="_ZN4llvm17R600SchedStrategy14releaseTopNodeEPNS_5SUnitE">releaseTopNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="21SU" title='SU' data-type='llvm::SUnit *' data-ref="21SU">SU</dfn>) {</td></tr>
<tr><th id="190">190</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Top Releasing &quot;; DAG-&gt;dumpNode(*SU); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Top Releasing "</q>; <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::DAG" title='llvm::R600SchedStrategy::DAG' data-ref="llvm::R600SchedStrategy::DAG">DAG</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col1 ref" href="#21SU" title='SU' data-ref="21SU">SU</a>));</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><em>void</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm17R600SchedStrategy17releaseBottomNodeEPNS_5SUnitE" title='llvm::R600SchedStrategy::releaseBottomNode' data-ref="_ZN4llvm17R600SchedStrategy17releaseBottomNodeEPNS_5SUnitE">releaseBottomNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="22SU" title='SU' data-type='llvm::SUnit *' data-ref="22SU">SU</dfn>) {</td></tr>
<tr><th id="194">194</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Bottom Releasing &quot;; DAG-&gt;dumpNode(*SU); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Bottom Releasing "</q>; <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::DAG" title='llvm::R600SchedStrategy::DAG' data-ref="llvm::R600SchedStrategy::DAG">DAG</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col2 ref" href="#22SU" title='SU' data-ref="22SU">SU</a>));</td></tr>
<tr><th id="195">195</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL17isPhysicalRegCopyPN4llvm12MachineInstrE" title='isPhysicalRegCopy' data-use='c' data-ref="_ZL17isPhysicalRegCopyPN4llvm12MachineInstrE">isPhysicalRegCopy</a>(<a class="local col2 ref" href="#22SU" title='SU' data-ref="22SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())) {</td></tr>
<tr><th id="196">196</th><td>    <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::PhysicalRegCopy" title='llvm::R600SchedStrategy::PhysicalRegCopy' data-ref="llvm::R600SchedStrategy::PhysicalRegCopy">PhysicalRegCopy</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#22SU" title='SU' data-ref="22SU">SU</a>);</td></tr>
<tr><th id="197">197</th><td>    <b>return</b>;</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <em>int</em> <dfn class="local col3 decl" id="23IK" title='IK' data-type='int' data-ref="23IK">IK</dfn> = <a class="member" href="#_ZN4llvm17R600SchedStrategy11getInstKindEPNS_5SUnitE" title='llvm::R600SchedStrategy::getInstKind' data-ref="_ZN4llvm17R600SchedStrategy11getInstKindEPNS_5SUnitE">getInstKind</a>(<a class="local col2 ref" href="#22SU" title='SU' data-ref="22SU">SU</a>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <i>// There is no export clause, we can schedule one as soon as its ready</i></td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (<a class="local col3 ref" href="#23IK" title='IK' data-ref="23IK">IK</a> == <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDOther" title='llvm::R600SchedStrategy::InstKind::IDOther' data-ref="llvm::R600SchedStrategy::InstKind::IDOther">IDOther</a>)</td></tr>
<tr><th id="204">204</th><td>    <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Available" title='llvm::R600SchedStrategy::Available' data-ref="llvm::R600SchedStrategy::Available">Available</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDOther" title='llvm::R600SchedStrategy::InstKind::IDOther' data-ref="llvm::R600SchedStrategy::InstKind::IDOther">IDOther</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#22SU" title='SU' data-ref="22SU">SU</a>);</td></tr>
<tr><th id="205">205</th><td>  <b>else</b></td></tr>
<tr><th id="206">206</th><td>    <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Pending" title='llvm::R600SchedStrategy::Pending' data-ref="llvm::R600SchedStrategy::Pending">Pending</a>[<a class="local col3 ref" href="#23IK" title='IK' data-ref="23IK">IK</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#22SU" title='SU' data-ref="22SU">SU</a>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>}</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><em>bool</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZNK4llvm17R600SchedStrategy17regBelongsToClassEjPKNS_19TargetRegisterClassE" title='llvm::R600SchedStrategy::regBelongsToClass' data-ref="_ZNK4llvm17R600SchedStrategy17regBelongsToClassEjPKNS_19TargetRegisterClassE">regBelongsToClass</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="24Reg" title='Reg' data-type='unsigned int' data-ref="24Reg">Reg</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="25RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="25RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="212">212</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg">Reg</a>)) {</td></tr>
<tr><th id="213">213</th><td>    <b>return</b> <a class="local col5 ref" href="#25RC" title='RC' data-ref="25RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg">Reg</a>);</td></tr>
<tr><th id="214">214</th><td>  } <b>else</b> {</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::MRI" title='llvm::R600SchedStrategy::MRI' data-ref="llvm::R600SchedStrategy::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg">Reg</a>) == <a class="local col5 ref" href="#25RC" title='RC' data-ref="25RC">RC</a>;</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td>}</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind" title='llvm::R600SchedStrategy::AluKind' data-ref="llvm::R600SchedStrategy::AluKind">AluKind</a> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE" title='llvm::R600SchedStrategy::getAluKind' data-ref="_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE">getAluKind</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="26SU" title='SU' data-type='llvm::SUnit *' data-ref="26SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="220">220</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="27MI" title='MI' data-type='llvm::MachineInstr *' data-ref="27MI">MI</dfn> = <a class="local col6 ref" href="#26SU" title='SU' data-ref="26SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::TII" title='llvm::R600SchedStrategy::TII' data-ref="llvm::R600SchedStrategy::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE">isTransOnly</a>(*<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>))</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluTrans" title='llvm::R600SchedStrategy::AluKind::AluTrans' data-ref="llvm::R600SchedStrategy::AluKind::AluTrans">AluTrans</a>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <b>switch</b> (<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_X&apos; in namespace &apos;llvm::R600&apos;">PRED_X</span>:</td></tr>
<tr><th id="227">227</th><td>    <b>return</b> AluPredX;</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;INTERP_PAIR_XY&apos; in namespace &apos;llvm::R600&apos;">INTERP_PAIR_XY</span>:</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;INTERP_PAIR_ZW&apos; in namespace &apos;llvm::R600&apos;">INTERP_PAIR_ZW</span>:</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;INTERP_VEC_LOAD&apos; in namespace &apos;llvm::R600&apos;">INTERP_VEC_LOAD</span>:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;DOT_4&apos; in namespace &apos;llvm::R600&apos;">DOT_4</span>:</td></tr>
<tr><th id="232">232</th><td>    <b>return</b> AluT_XYZW;</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::R600&apos;; did you mean &apos;TargetOpcode::COPY&apos;?">R600</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>:</td></tr>
<tr><th id="234">234</th><td>    <b>if</b> (<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="235">235</th><td>      <i>// MI will become a KILL, don't considers it in scheduling</i></td></tr>
<tr><th id="236">236</th><td>      <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluDiscarded" title='llvm::R600SchedStrategy::AluKind::AluDiscarded' data-ref="llvm::R600SchedStrategy::AluKind::AluDiscarded">AluDiscarded</a>;</td></tr>
<tr><th id="237">237</th><td>    }</td></tr>
<tr><th id="238">238</th><td>    <b>break</b>;</td></tr>
<tr><th id="239">239</th><td>  <b>default</b>:</td></tr>
<tr><th id="240">240</th><td>    <b>break</b>;</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i>// Does the instruction take a whole IG ?</i></td></tr>
<tr><th id="244">244</th><td><i>  // XXX: Is it possible to add a helper function in R600InstrInfo that can</i></td></tr>
<tr><th id="245">245</th><td><i>  // be used here and in R600PacketizerList::isSoloInstruction() ?</i></td></tr>
<tr><th id="246">246</th><td>  <b>if</b>(TII-&gt;isVector(*MI) ||</td></tr>
<tr><th id="247">247</th><td>     TII-&gt;isCubeOp(MI-&gt;getOpcode()) ||</td></tr>
<tr><th id="248">248</th><td>     TII-&gt;isReductionOp(MI-&gt;getOpcode()) ||</td></tr>
<tr><th id="249">249</th><td>     MI-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;GROUP_BARRIER&apos; in namespace &apos;llvm::R600&apos;">GROUP_BARRIER</span>) {</td></tr>
<tr><th id="250">250</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_XYZW" title='llvm::R600SchedStrategy::AluKind::AluT_XYZW' data-ref="llvm::R600SchedStrategy::AluKind::AluT_XYZW">AluT_XYZW</a>;</td></tr>
<tr><th id="251">251</th><td>  }</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::TII" title='llvm::R600SchedStrategy::TII' data-ref="llvm::R600SchedStrategy::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo10isLDSInstrEj" title='llvm::R600InstrInfo::isLDSInstr' data-ref="_ZNK4llvm13R600InstrInfo10isLDSInstrEj">isLDSInstr</a>(<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_X" title='llvm::R600SchedStrategy::AluKind::AluT_X' data-ref="llvm::R600SchedStrategy::AluKind::AluT_X">AluT_X</a>;</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// Is the result already assigned to a channel ?</i></td></tr>
<tr><th id="258">258</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28DestSubReg" title='DestSubReg' data-type='unsigned int' data-ref="28DestSubReg">DestSubReg</dfn> = <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="259">259</th><td>  <b>switch</b> (<a class="local col8 ref" href="#28DestSubReg" title='DestSubReg' data-ref="28DestSubReg">DestSubReg</a>) {</td></tr>
<tr><th id="260">260</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::R600&apos;">sub0</span>:</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> AluT_X;</td></tr>
<tr><th id="262">262</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::R600&apos;">sub1</span>:</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> AluT_Y;</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::R600&apos;">sub2</span>:</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> AluT_Z;</td></tr>
<tr><th id="266">266</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::R600&apos;">sub3</span>:</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> AluT_W;</td></tr>
<tr><th id="268">268</th><td>  <b>default</b>:</td></tr>
<tr><th id="269">269</th><td>    <b>break</b>;</td></tr>
<tr><th id="270">270</th><td>  }</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// Is the result already member of a X/Y/Z/W class ?</i></td></tr>
<tr><th id="273">273</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29DestReg" title='DestReg' data-type='unsigned int' data-ref="29DestReg">DestReg</dfn> = <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (regBelongsToClass(DestReg, &amp;R600::<span class='error' title="no member named &apos;R600_TReg32_XRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32_XRegClass</span>) ||</td></tr>
<tr><th id="275">275</th><td>      regBelongsToClass(DestReg, &amp;R600::<span class='error' title="no member named &apos;R600_AddrRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_AddrRegClass</span>))</td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_X" title='llvm::R600SchedStrategy::AluKind::AluT_X' data-ref="llvm::R600SchedStrategy::AluKind::AluT_X">AluT_X</a>;</td></tr>
<tr><th id="277">277</th><td>  <b>if</b> (regBelongsToClass(DestReg, &amp;R600::<span class='error' title="no member named &apos;R600_TReg32_YRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32_YRegClass</span>))</td></tr>
<tr><th id="278">278</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_Y" title='llvm::R600SchedStrategy::AluKind::AluT_Y' data-ref="llvm::R600SchedStrategy::AluKind::AluT_Y">AluT_Y</a>;</td></tr>
<tr><th id="279">279</th><td>  <b>if</b> (regBelongsToClass(DestReg, &amp;R600::<span class='error' title="no member named &apos;R600_TReg32_ZRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32_ZRegClass</span>))</td></tr>
<tr><th id="280">280</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_Z" title='llvm::R600SchedStrategy::AluKind::AluT_Z' data-ref="llvm::R600SchedStrategy::AluKind::AluT_Z">AluT_Z</a>;</td></tr>
<tr><th id="281">281</th><td>  <b>if</b> (regBelongsToClass(DestReg, &amp;R600::<span class='error' title="no member named &apos;R600_TReg32_WRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32_WRegClass</span>))</td></tr>
<tr><th id="282">282</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_W" title='llvm::R600SchedStrategy::AluKind::AluT_W' data-ref="llvm::R600SchedStrategy::AluKind::AluT_W">AluT_W</a>;</td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (regBelongsToClass(DestReg, &amp;R600::<span class='error' title="no member named &apos;R600_Reg128RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Reg128RegClass</span>))</td></tr>
<tr><th id="284">284</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_XYZW" title='llvm::R600SchedStrategy::AluKind::AluT_XYZW' data-ref="llvm::R600SchedStrategy::AluKind::AluT_XYZW">AluT_XYZW</a>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i>// LDS src registers cannot be used in the Trans slot.</i></td></tr>
<tr><th id="287">287</th><td>  <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::TII" title='llvm::R600SchedStrategy::TII' data-ref="llvm::R600SchedStrategy::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE" title='llvm::R600InstrInfo::readsLDSSrcReg' data-ref="_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE">readsLDSSrcReg</a>(*<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>))</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_XYZW" title='llvm::R600SchedStrategy::AluKind::AluT_XYZW' data-ref="llvm::R600SchedStrategy::AluKind::AluT_XYZW">AluT_XYZW</a>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluAny" title='llvm::R600SchedStrategy::AluKind::AluAny' data-ref="llvm::R600SchedStrategy::AluKind::AluAny">AluAny</a>;</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>int</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm17R600SchedStrategy11getInstKindEPNS_5SUnitE" title='llvm::R600SchedStrategy::getInstKind' data-ref="_ZN4llvm17R600SchedStrategy11getInstKindEPNS_5SUnitE">getInstKind</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col0 decl" id="30SU" title='SU' data-type='llvm::SUnit *' data-ref="30SU">SU</dfn>) {</td></tr>
<tr><th id="294">294</th><td>  <em>int</em> <dfn class="local col1 decl" id="31Opcode" title='Opcode' data-type='int' data-ref="31Opcode">Opcode</dfn> = <a class="local col0 ref" href="#30SU" title='SU' data-ref="30SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::TII" title='llvm::R600SchedStrategy::TII' data-ref="llvm::R600SchedStrategy::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo16usesTextureCacheEj" title='llvm::R600InstrInfo::usesTextureCache' data-ref="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj">usesTextureCache</a>(<a class="local col1 ref" href="#31Opcode" title='Opcode' data-ref="31Opcode">Opcode</a>) || <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::TII" title='llvm::R600SchedStrategy::TII' data-ref="llvm::R600SchedStrategy::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj">usesVertexCache</a>(<a class="local col1 ref" href="#31Opcode" title='Opcode' data-ref="31Opcode">Opcode</a>))</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</a>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <b>if</b> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::TII" title='llvm::R600SchedStrategy::TII' data-ref="llvm::R600SchedStrategy::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</a>(<a class="local col1 ref" href="#31Opcode" title='Opcode' data-ref="31Opcode">Opcode</a>)) {</td></tr>
<tr><th id="300">300</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>;</td></tr>
<tr><th id="301">301</th><td>  }</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <b>switch</b> (<a class="local col1 ref" href="#31Opcode" title='Opcode' data-ref="31Opcode">Opcode</a>) {</td></tr>
<tr><th id="304">304</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;PRED_X&apos; in namespace &apos;llvm::R600&apos;">PRED_X</span>:</td></tr>
<tr><th id="305">305</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::R600&apos;; did you mean &apos;TargetOpcode::COPY&apos;?">R600</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>:</td></tr>
<tr><th id="306">306</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;CONST_COPY&apos; in namespace &apos;llvm::R600&apos;">CONST_COPY</span>:</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;INTERP_PAIR_XY&apos; in namespace &apos;llvm::R600&apos;">INTERP_PAIR_XY</span>:</td></tr>
<tr><th id="308">308</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;INTERP_PAIR_ZW&apos; in namespace &apos;llvm::R600&apos;">INTERP_PAIR_ZW</span>:</td></tr>
<tr><th id="309">309</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;INTERP_VEC_LOAD&apos; in namespace &apos;llvm::R600&apos;">INTERP_VEC_LOAD</span>:</td></tr>
<tr><th id="310">310</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;DOT_4&apos; in namespace &apos;llvm::R600&apos;">DOT_4</span>:</td></tr>
<tr><th id="311">311</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>;</td></tr>
<tr><th id="312">312</th><td>  <b>default</b>:</td></tr>
<tr><th id="313">313</th><td>    <b>return</b> <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDOther" title='llvm::R600SchedStrategy::InstKind::IDOther' data-ref="llvm::R600SchedStrategy::InstKind::IDOther">IDOther</a>;</td></tr>
<tr><th id="314">314</th><td>  }</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb" title='llvm::R600SchedStrategy::PopInst' data-ref="_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb">PopInst</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col2 decl" id="32Q" title='Q' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="32Q">Q</dfn>, <em>bool</em> <dfn class="local col3 decl" id="33AnyALU" title='AnyALU' data-type='bool' data-ref="33AnyALU">AnyALU</dfn>) {</td></tr>
<tr><th id="318">318</th><td>  <b>if</b> (<a class="local col2 ref" href="#32Q" title='Q' data-ref="32Q">Q</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="319">319</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="320">320</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::reverse_iterator" title='std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::reverse_iterator' data-type='std::reverse_iterator&lt;iterator&gt;' data-ref="std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::reverse_iterator">reverse_iterator</a> <dfn class="local col4 decl" id="34It" title='It' data-type='std::vector&lt;SUnit *&gt;::reverse_iterator' data-ref="34It">It</dfn> = <a class="local col2 ref" href="#32Q" title='Q' data-ref="32Q">Q</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6rbeginEv" title='std::vector::rbegin' data-ref="_ZNSt6vector6rbeginEv">rbegin</a>(), <dfn class="local col5 decl" id="35E" title='E' data-type='std::vector&lt;SUnit *&gt;::reverse_iterator' data-ref="35E">E</dfn> = <a class="local col2 ref" href="#32Q" title='Q' data-ref="32Q">Q</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4rendEv" title='std::vector::rend' data-ref="_ZNSt6vector4rendEv">rend</a>();</td></tr>
<tr><th id="321">321</th><td>      <a class="local col4 ref" href="#34It" title='It' data-ref="34It">It</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col5 ref" href="#35E" title='E' data-ref="35E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col4 ref" href="#34It" title='It' data-ref="34It">It</a>) {</td></tr>
<tr><th id="322">322</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="36SU" title='SU' data-type='llvm::SUnit *' data-ref="36SU">SU</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col4 ref" href="#34It" title='It' data-ref="34It">It</a>;</td></tr>
<tr><th id="323">323</th><td>    <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstructionsGroupCandidate" title='llvm::R600SchedStrategy::InstructionsGroupCandidate' data-ref="llvm::R600SchedStrategy::InstructionsGroupCandidate">InstructionsGroupCandidate</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col6 ref" href="#36SU" title='SU' data-ref="36SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="324">324</th><td>    <b>if</b> (TII-&gt;fitsConstReadLimitations(InstructionsGroupCandidate) &amp;&amp;</td></tr>
<tr><th id="325">325</th><td>        (!AnyALU || !TII-&gt;isVectorOnly(*SU-&gt;getInstr()))) {</td></tr>
<tr><th id="326">326</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstructionsGroupCandidate" title='llvm::R600SchedStrategy::InstructionsGroupCandidate' data-ref="llvm::R600SchedStrategy::InstructionsGroupCandidate">InstructionsGroupCandidate</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="327">327</th><td>      <a class="local col2 ref" href="#32Q" title='Q' data-ref="32Q">Q</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a>(<a class="local col4 ref" href="#34It" title='It' data-ref="34It">It</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratorplENSt15iterator_traitsIT_E15difference_typeE" title='std::reverse_iterator::operator+' data-ref="_ZNKSt16reverse_iteratorplENSt15iterator_traitsIT_E15difference_typeE">+</a> <var>1</var>).<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iterator4baseEv" title='std::reverse_iterator::base' data-ref="_ZNKSt16reverse_iterator4baseEv">base</a>());</td></tr>
<tr><th id="328">328</th><td>      <b>return</b> <a class="local col6 ref" href="#36SU" title='SU' data-ref="36SU">SU</a>;</td></tr>
<tr><th id="329">329</th><td>    } <b>else</b> {</td></tr>
<tr><th id="330">330</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstructionsGroupCandidate" title='llvm::R600SchedStrategy::InstructionsGroupCandidate' data-ref="llvm::R600SchedStrategy::InstructionsGroupCandidate">InstructionsGroupCandidate</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="331">331</th><td>    }</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="334">334</th><td>}</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><em>void</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm17R600SchedStrategy7LoadAluEv" title='llvm::R600SchedStrategy::LoadAlu' data-ref="_ZN4llvm17R600SchedStrategy7LoadAluEv">LoadAlu</dfn>() {</td></tr>
<tr><th id="337">337</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col7 decl" id="37QSrc" title='QSrc' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="37QSrc">QSrc</dfn> = <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Pending" title='llvm::R600SchedStrategy::Pending' data-ref="llvm::R600SchedStrategy::Pending">Pending</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>];</td></tr>
<tr><th id="338">338</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="38i" title='i' data-type='unsigned int' data-ref="38i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="39e" title='e' data-type='unsigned int' data-ref="39e">e</dfn> = <a class="local col7 ref" href="#37QSrc" title='QSrc' data-ref="37QSrc">QSrc</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a> &lt; <a class="local col9 ref" href="#39e" title='e' data-ref="39e">e</a>; ++<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>) {</td></tr>
<tr><th id="339">339</th><td>    <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind" title='llvm::R600SchedStrategy::AluKind' data-ref="llvm::R600SchedStrategy::AluKind">AluKind</a> <dfn class="local col0 decl" id="40AK" title='AK' data-type='llvm::R600SchedStrategy::AluKind' data-ref="40AK">AK</dfn> = <a class="member" href="#_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE" title='llvm::R600SchedStrategy::getAluKind' data-ref="_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE">getAluKind</a>(<a class="local col7 ref" href="#37QSrc" title='QSrc' data-ref="37QSrc">QSrc</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>]</a>);</td></tr>
<tr><th id="340">340</th><td>    <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="local col0 ref" href="#40AK" title='AK' data-ref="40AK">AK</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col7 ref" href="#37QSrc" title='QSrc' data-ref="37QSrc">QSrc</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>]</a>);</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td>  <a class="local col7 ref" href="#37QSrc" title='QSrc' data-ref="37QSrc">QSrc</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="343">343</th><td>}</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><em>void</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm17R600SchedStrategy15PrepareNextSlotEv" title='llvm::R600SchedStrategy::PrepareNextSlot' data-ref="_ZN4llvm17R600SchedStrategy15PrepareNextSlotEv">PrepareNextSlot</dfn>() {</td></tr>
<tr><th id="346">346</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;New Slot\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"New Slot\n"</q>);</td></tr>
<tr><th id="347">347</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OccupedSlotsMask &amp;&amp; &quot;Slot wasn&apos;t filled&quot;) ? void (0) : __assert_fail (&quot;OccupedSlotsMask &amp;&amp; \&quot;Slot wasn&apos;t filled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp&quot;, 347, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> &amp;&amp; <q>"Slot wasn't filled"</q>);</td></tr>
<tr><th id="348">348</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> = <var>0</var>;</td></tr>
<tr><th id="349">349</th><td><i>//  if (HwGen == AMDGPUSubtarget::NORTHERN_ISLANDS)</i></td></tr>
<tr><th id="350">350</th><td><i>//    OccupedSlotsMask |= 16;</i></td></tr>
<tr><th id="351">351</th><td>  <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstructionsGroupCandidate" title='llvm::R600SchedStrategy::InstructionsGroupCandidate' data-ref="llvm::R600SchedStrategy::InstructionsGroupCandidate">InstructionsGroupCandidate</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="352">352</th><td>  <a class="member" href="#_ZN4llvm17R600SchedStrategy7LoadAluEv" title='llvm::R600SchedStrategy::LoadAlu' data-ref="_ZN4llvm17R600SchedStrategy7LoadAluEv">LoadAlu</a>();</td></tr>
<tr><th id="353">353</th><td>}</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><em>void</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm17R600SchedStrategy10AssignSlotEPNS_12MachineInstrEj" title='llvm::R600SchedStrategy::AssignSlot' data-ref="_ZN4llvm17R600SchedStrategy10AssignSlotEPNS_12MachineInstrEj">AssignSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <dfn class="local col1 decl" id="41MI" title='MI' data-type='llvm::MachineInstr *' data-ref="41MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="42Slot" title='Slot' data-type='unsigned int' data-ref="42Slot">Slot</dfn>) {</td></tr>
<tr><th id="356">356</th><td>  <em>int</em> <dfn class="local col3 decl" id="43DstIndex" title='DstIndex' data-type='int' data-ref="43DstIndex">DstIndex</dfn> = TII-&gt;getOperandIdx(MI-&gt;getOpcode(), R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::dst);</td></tr>
<tr><th id="357">357</th><td>  <b>if</b> (<a class="local col3 ref" href="#43DstIndex" title='DstIndex' data-ref="43DstIndex">DstIndex</a> == -<var>1</var>) {</td></tr>
<tr><th id="358">358</th><td>    <b>return</b>;</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44DestReg" title='DestReg' data-type='unsigned int' data-ref="44DestReg">DestReg</dfn> = <a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#43DstIndex" title='DstIndex' data-ref="43DstIndex">DstIndex</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="361">361</th><td>  <i>// PressureRegister crashes if an operand is def and used in the same inst</i></td></tr>
<tr><th id="362">362</th><td><i>  // and we try to constraint its regclass</i></td></tr>
<tr><th id="363">363</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a> <dfn class="local col5 decl" id="45It" title='It' data-type='MachineInstr::mop_iterator' data-ref="45It">It</dfn> = <a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="364">364</th><td>      <dfn class="local col6 decl" id="46E" title='E' data-type='MachineInstr::mop_iterator' data-ref="46E">E</dfn> = <a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>(); <a class="local col5 ref" href="#45It" title='It' data-ref="45It">It</a> != <a class="local col6 ref" href="#46E" title='E' data-ref="46E">E</a>; ++<a class="local col5 ref" href="#45It" title='It' data-ref="45It">It</a>) {</td></tr>
<tr><th id="365">365</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="47MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="47MO">MO</dfn> = *<a class="local col5 ref" href="#45It" title='It' data-ref="45It">It</a>;</td></tr>
<tr><th id="366">366</th><td>    <b>if</b> (<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="367">367</th><td>        <a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#44DestReg" title='DestReg' data-ref="44DestReg">DestReg</a>)</td></tr>
<tr><th id="368">368</th><td>      <b>return</b>;</td></tr>
<tr><th id="369">369</th><td>  }</td></tr>
<tr><th id="370">370</th><td>  <i>// Constrains the regclass of DestReg to assign it to Slot</i></td></tr>
<tr><th id="371">371</th><td>  <b>switch</b> (<a class="local col2 ref" href="#42Slot" title='Slot' data-ref="42Slot">Slot</a>) {</td></tr>
<tr><th id="372">372</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="373">373</th><td>    MRI-&gt;constrainRegClass(DestReg, &amp;R600::<span class='error' title="no member named &apos;R600_TReg32_XRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32_XRegClass</span>);</td></tr>
<tr><th id="374">374</th><td>    <b>break</b>;</td></tr>
<tr><th id="375">375</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="376">376</th><td>    MRI-&gt;constrainRegClass(DestReg, &amp;R600::<span class='error' title="no member named &apos;R600_TReg32_YRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32_YRegClass</span>);</td></tr>
<tr><th id="377">377</th><td>    <b>break</b>;</td></tr>
<tr><th id="378">378</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="379">379</th><td>    MRI-&gt;constrainRegClass(DestReg, &amp;R600::<span class='error' title="no member named &apos;R600_TReg32_ZRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32_ZRegClass</span>);</td></tr>
<tr><th id="380">380</th><td>    <b>break</b>;</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="382">382</th><td>    MRI-&gt;constrainRegClass(DestReg, &amp;R600::<span class='error' title="no member named &apos;R600_TReg32_WRegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32_WRegClass</span>);</td></tr>
<tr><th id="383">383</th><td>    <b>break</b>;</td></tr>
<tr><th id="384">384</th><td>  }</td></tr>
<tr><th id="385">385</th><td>}</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm17R600SchedStrategy15AttemptFillSlotEjb" title='llvm::R600SchedStrategy::AttemptFillSlot' data-ref="_ZN4llvm17R600SchedStrategy15AttemptFillSlotEjb">AttemptFillSlot</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="48Slot" title='Slot' data-type='unsigned int' data-ref="48Slot">Slot</dfn>, <em>bool</em> <dfn class="local col9 decl" id="49AnyAlu" title='AnyAlu' data-type='bool' data-ref="49AnyAlu">AnyAlu</dfn>) {</td></tr>
<tr><th id="388">388</th><td>  <em>static</em> <em>const</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind" title='llvm::R600SchedStrategy::AluKind' data-ref="llvm::R600SchedStrategy::AluKind">AluKind</a> <dfn class="local col0 decl" id="50IndexToID" title='IndexToID' data-type='const llvm::R600SchedStrategy::AluKind [4]' data-ref="50IndexToID">IndexToID</dfn>[] = {<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_X" title='llvm::R600SchedStrategy::AluKind::AluT_X' data-ref="llvm::R600SchedStrategy::AluKind::AluT_X">AluT_X</a>, <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_Y" title='llvm::R600SchedStrategy::AluKind::AluT_Y' data-ref="llvm::R600SchedStrategy::AluKind::AluT_Y">AluT_Y</a>, <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_Z" title='llvm::R600SchedStrategy::AluKind::AluT_Z' data-ref="llvm::R600SchedStrategy::AluKind::AluT_Z">AluT_Z</a>, <a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_W" title='llvm::R600SchedStrategy::AluKind::AluT_W' data-ref="llvm::R600SchedStrategy::AluKind::AluT_W">AluT_W</a>};</td></tr>
<tr><th id="389">389</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="51SlotedSU" title='SlotedSU' data-type='llvm::SUnit *' data-ref="51SlotedSU">SlotedSU</dfn> = <a class="member" href="#_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb" title='llvm::R600SchedStrategy::PopInst' data-ref="_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb">PopInst</a>(<span class='refarg'><a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="local col0 ref" href="#50IndexToID" title='IndexToID' data-ref="50IndexToID">IndexToID</a>[<a class="local col8 ref" href="#48Slot" title='Slot' data-ref="48Slot">Slot</a>]]</span>, <a class="local col9 ref" href="#49AnyAlu" title='AnyAlu' data-ref="49AnyAlu">AnyAlu</a>);</td></tr>
<tr><th id="390">390</th><td>  <b>if</b> (<a class="local col1 ref" href="#51SlotedSU" title='SlotedSU' data-ref="51SlotedSU">SlotedSU</a>)</td></tr>
<tr><th id="391">391</th><td>    <b>return</b> <a class="local col1 ref" href="#51SlotedSU" title='SlotedSU' data-ref="51SlotedSU">SlotedSU</a>;</td></tr>
<tr><th id="392">392</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="52UnslotedSU" title='UnslotedSU' data-type='llvm::SUnit *' data-ref="52UnslotedSU">UnslotedSU</dfn> = <a class="member" href="#_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb" title='llvm::R600SchedStrategy::PopInst' data-ref="_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb">PopInst</a>(<span class='refarg'><a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluAny" title='llvm::R600SchedStrategy::AluKind::AluAny' data-ref="llvm::R600SchedStrategy::AluKind::AluAny">AluAny</a>]</span>, <a class="local col9 ref" href="#49AnyAlu" title='AnyAlu' data-ref="49AnyAlu">AnyAlu</a>);</td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="local col2 ref" href="#52UnslotedSU" title='UnslotedSU' data-ref="52UnslotedSU">UnslotedSU</a>)</td></tr>
<tr><th id="394">394</th><td>    <a class="member" href="#_ZN4llvm17R600SchedStrategy10AssignSlotEPNS_12MachineInstrEj" title='llvm::R600SchedStrategy::AssignSlot' data-ref="_ZN4llvm17R600SchedStrategy10AssignSlotEPNS_12MachineInstrEj">AssignSlot</a>(<a class="local col2 ref" href="#52UnslotedSU" title='UnslotedSU' data-ref="52UnslotedSU">UnslotedSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <a class="local col8 ref" href="#48Slot" title='Slot' data-ref="48Slot">Slot</a>);</td></tr>
<tr><th id="395">395</th><td>  <b>return</b> <a class="local col2 ref" href="#52UnslotedSU" title='UnslotedSU' data-ref="52UnslotedSU">UnslotedSU</a>;</td></tr>
<tr><th id="396">396</th><td>}</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><em>unsigned</em> <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZNK4llvm17R600SchedStrategy18AvailablesAluCountEv" title='llvm::R600SchedStrategy::AvailablesAluCount' data-ref="_ZNK4llvm17R600SchedStrategy18AvailablesAluCountEv">AvailablesAluCount</dfn>() <em>const</em> {</td></tr>
<tr><th id="399">399</th><td>  <b>return</b> <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluAny" title='llvm::R600SchedStrategy::AluKind::AluAny' data-ref="llvm::R600SchedStrategy::AluKind::AluAny">AluAny</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() + <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_XYZW" title='llvm::R600SchedStrategy::AluKind::AluT_XYZW' data-ref="llvm::R600SchedStrategy::AluKind::AluT_XYZW">AluT_XYZW</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() +</td></tr>
<tr><th id="400">400</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_X" title='llvm::R600SchedStrategy::AluKind::AluT_X' data-ref="llvm::R600SchedStrategy::AluKind::AluT_X">AluT_X</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() + <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_Y" title='llvm::R600SchedStrategy::AluKind::AluT_Y' data-ref="llvm::R600SchedStrategy::AluKind::AluT_Y">AluT_Y</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() +</td></tr>
<tr><th id="401">401</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_Z" title='llvm::R600SchedStrategy::AluKind::AluT_Z' data-ref="llvm::R600SchedStrategy::AluKind::AluT_Z">AluT_Z</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() + <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_W" title='llvm::R600SchedStrategy::AluKind::AluT_W' data-ref="llvm::R600SchedStrategy::AluKind::AluT_W">AluT_W</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() +</td></tr>
<tr><th id="402">402</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluTrans" title='llvm::R600SchedStrategy::AluKind::AluTrans' data-ref="llvm::R600SchedStrategy::AluKind::AluTrans">AluTrans</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() + <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluDiscarded" title='llvm::R600SchedStrategy::AluKind::AluDiscarded' data-ref="llvm::R600SchedStrategy::AluKind::AluDiscarded">AluDiscarded</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() +</td></tr>
<tr><th id="403">403</th><td>      <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluPredX" title='llvm::R600SchedStrategy::AluKind::AluPredX' data-ref="llvm::R600SchedStrategy::AluKind::AluPredX">AluPredX</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="404">404</th><td>}</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm17R600SchedStrategy7pickAluEv" title='llvm::R600SchedStrategy::pickAlu' data-ref="_ZN4llvm17R600SchedStrategy7pickAluEv">pickAlu</dfn>() {</td></tr>
<tr><th id="407">407</th><td>  <b>while</b> (<a class="member" href="#_ZNK4llvm17R600SchedStrategy18AvailablesAluCountEv" title='llvm::R600SchedStrategy::AvailablesAluCount' data-ref="_ZNK4llvm17R600SchedStrategy18AvailablesAluCountEv">AvailablesAluCount</a>() || !<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Pending" title='llvm::R600SchedStrategy::Pending' data-ref="llvm::R600SchedStrategy::Pending">Pending</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="408">408</th><td>    <b>if</b> (!<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a>) {</td></tr>
<tr><th id="409">409</th><td>      <i>// Bottom up scheduling : predX must comes first</i></td></tr>
<tr><th id="410">410</th><td>      <b>if</b> (!<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluPredX" title='llvm::R600SchedStrategy::AluKind::AluPredX' data-ref="llvm::R600SchedStrategy::AluKind::AluPredX">AluPredX</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="411">411</th><td>        <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> |= <var>31</var>;</td></tr>
<tr><th id="412">412</th><td>        <b>return</b> <a class="member" href="#_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb" title='llvm::R600SchedStrategy::PopInst' data-ref="_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb">PopInst</a>(<span class='refarg'><a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluPredX" title='llvm::R600SchedStrategy::AluKind::AluPredX' data-ref="llvm::R600SchedStrategy::AluKind::AluPredX">AluPredX</a>]</span>, <b>false</b>);</td></tr>
<tr><th id="413">413</th><td>      }</td></tr>
<tr><th id="414">414</th><td>      <i>// Flush physical reg copies (RA will discard them)</i></td></tr>
<tr><th id="415">415</th><td>      <b>if</b> (!<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluDiscarded" title='llvm::R600SchedStrategy::AluKind::AluDiscarded' data-ref="llvm::R600SchedStrategy::AluKind::AluDiscarded">AluDiscarded</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="416">416</th><td>        <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> |= <var>31</var>;</td></tr>
<tr><th id="417">417</th><td>        <b>return</b> <a class="member" href="#_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb" title='llvm::R600SchedStrategy::PopInst' data-ref="_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb">PopInst</a>(<span class='refarg'><a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluDiscarded" title='llvm::R600SchedStrategy::AluKind::AluDiscarded' data-ref="llvm::R600SchedStrategy::AluKind::AluDiscarded">AluDiscarded</a>]</span>, <b>false</b>);</td></tr>
<tr><th id="418">418</th><td>      }</td></tr>
<tr><th id="419">419</th><td>      <i>// If there is a T_XYZW alu available, use it</i></td></tr>
<tr><th id="420">420</th><td>      <b>if</b> (!<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_XYZW" title='llvm::R600SchedStrategy::AluKind::AluT_XYZW' data-ref="llvm::R600SchedStrategy::AluKind::AluT_XYZW">AluT_XYZW</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="421">421</th><td>        <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> |= <var>15</var>;</td></tr>
<tr><th id="422">422</th><td>        <b>return</b> <a class="member" href="#_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb" title='llvm::R600SchedStrategy::PopInst' data-ref="_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb">PopInst</a>(<span class='refarg'><a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluT_XYZW" title='llvm::R600SchedStrategy::AluKind::AluT_XYZW' data-ref="llvm::R600SchedStrategy::AluKind::AluT_XYZW">AluT_XYZW</a>]</span>, <b>false</b>);</td></tr>
<tr><th id="423">423</th><td>      }</td></tr>
<tr><th id="424">424</th><td>    }</td></tr>
<tr><th id="425">425</th><td>    <em>bool</em> <dfn class="local col3 decl" id="53TransSlotOccuped" title='TransSlotOccuped' data-type='bool' data-ref="53TransSlotOccuped">TransSlotOccuped</dfn> = <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> &amp; <var>16</var>;</td></tr>
<tr><th id="426">426</th><td>    <b>if</b> (!<a class="local col3 ref" href="#53TransSlotOccuped" title='TransSlotOccuped' data-ref="53TransSlotOccuped">TransSlotOccuped</a> &amp;&amp; <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::VLIW5" title='llvm::R600SchedStrategy::VLIW5' data-ref="llvm::R600SchedStrategy::VLIW5">VLIW5</a>) {</td></tr>
<tr><th id="427">427</th><td>      <b>if</b> (!<a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluTrans" title='llvm::R600SchedStrategy::AluKind::AluTrans' data-ref="llvm::R600SchedStrategy::AluKind::AluTrans">AluTrans</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="428">428</th><td>        <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> |= <var>16</var>;</td></tr>
<tr><th id="429">429</th><td>        <b>return</b> <a class="member" href="#_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb" title='llvm::R600SchedStrategy::PopInst' data-ref="_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb">PopInst</a>(<span class='refarg'><a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</a>[<a class="enum" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::AluKind::AluTrans" title='llvm::R600SchedStrategy::AluKind::AluTrans' data-ref="llvm::R600SchedStrategy::AluKind::AluTrans">AluTrans</a>]</span>, <b>false</b>);</td></tr>
<tr><th id="430">430</th><td>      }</td></tr>
<tr><th id="431">431</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="54SU" title='SU' data-type='llvm::SUnit *' data-ref="54SU">SU</dfn> = <a class="member" href="#_ZN4llvm17R600SchedStrategy15AttemptFillSlotEjb" title='llvm::R600SchedStrategy::AttemptFillSlot' data-ref="_ZN4llvm17R600SchedStrategy15AttemptFillSlotEjb">AttemptFillSlot</a>(<var>3</var>, <b>true</b>);</td></tr>
<tr><th id="432">432</th><td>      <b>if</b> (<a class="local col4 ref" href="#54SU" title='SU' data-ref="54SU">SU</a>) {</td></tr>
<tr><th id="433">433</th><td>        <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> |= <var>16</var>;</td></tr>
<tr><th id="434">434</th><td>        <b>return</b> <a class="local col4 ref" href="#54SU" title='SU' data-ref="54SU">SU</a>;</td></tr>
<tr><th id="435">435</th><td>      }</td></tr>
<tr><th id="436">436</th><td>    }</td></tr>
<tr><th id="437">437</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="55Chan" title='Chan' data-type='int' data-ref="55Chan">Chan</dfn> = <var>3</var>; <a class="local col5 ref" href="#55Chan" title='Chan' data-ref="55Chan">Chan</a> &gt; -<var>1</var>; --<a class="local col5 ref" href="#55Chan" title='Chan' data-ref="55Chan">Chan</a>) {</td></tr>
<tr><th id="438">438</th><td>      <em>bool</em> <dfn class="local col6 decl" id="56isOccupied" title='isOccupied' data-type='bool' data-ref="56isOccupied">isOccupied</dfn> = <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> &amp; (<var>1</var> &lt;&lt; <a class="local col5 ref" href="#55Chan" title='Chan' data-ref="55Chan">Chan</a>);</td></tr>
<tr><th id="439">439</th><td>      <b>if</b> (!<a class="local col6 ref" href="#56isOccupied" title='isOccupied' data-ref="56isOccupied">isOccupied</a>) {</td></tr>
<tr><th id="440">440</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="57SU" title='SU' data-type='llvm::SUnit *' data-ref="57SU">SU</dfn> = <a class="member" href="#_ZN4llvm17R600SchedStrategy15AttemptFillSlotEjb" title='llvm::R600SchedStrategy::AttemptFillSlot' data-ref="_ZN4llvm17R600SchedStrategy15AttemptFillSlotEjb">AttemptFillSlot</a>(<a class="local col5 ref" href="#55Chan" title='Chan' data-ref="55Chan">Chan</a>, <b>false</b>);</td></tr>
<tr><th id="441">441</th><td>        <b>if</b> (<a class="local col7 ref" href="#57SU" title='SU' data-ref="57SU">SU</a>) {</td></tr>
<tr><th id="442">442</th><td>          <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</a> |= (<var>1</var> &lt;&lt; <a class="local col5 ref" href="#55Chan" title='Chan' data-ref="55Chan">Chan</a>);</td></tr>
<tr><th id="443">443</th><td>          <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::InstructionsGroupCandidate" title='llvm::R600SchedStrategy::InstructionsGroupCandidate' data-ref="llvm::R600SchedStrategy::InstructionsGroupCandidate">InstructionsGroupCandidate</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col7 ref" href="#57SU" title='SU' data-ref="57SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="444">444</th><td>          <b>return</b> <a class="local col7 ref" href="#57SU" title='SU' data-ref="57SU">SU</a>;</td></tr>
<tr><th id="445">445</th><td>        }</td></tr>
<tr><th id="446">446</th><td>      }</td></tr>
<tr><th id="447">447</th><td>    }</td></tr>
<tr><th id="448">448</th><td>    <a class="member" href="#_ZN4llvm17R600SchedStrategy15PrepareNextSlotEv" title='llvm::R600SchedStrategy::PrepareNextSlot' data-ref="_ZN4llvm17R600SchedStrategy15PrepareNextSlotEv">PrepareNextSlot</a>();</td></tr>
<tr><th id="449">449</th><td>  }</td></tr>
<tr><th id="450">450</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="451">451</th><td>}</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <a class="type" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm17R600SchedStrategy9pickOtherEi" title='llvm::R600SchedStrategy::pickOther' data-ref="_ZN4llvm17R600SchedStrategy9pickOtherEi">pickOther</dfn>(<em>int</em> <dfn class="local col8 decl" id="58QID" title='QID' data-type='int' data-ref="58QID">QID</dfn>) {</td></tr>
<tr><th id="454">454</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="59SU" title='SU' data-type='llvm::SUnit *' data-ref="59SU">SU</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="455">455</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col0 decl" id="60AQ" title='AQ' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="60AQ">AQ</dfn> = <a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Available" title='llvm::R600SchedStrategy::Available' data-ref="llvm::R600SchedStrategy::Available">Available</a>[<a class="local col8 ref" href="#58QID" title='QID' data-ref="58QID">QID</a>];</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <b>if</b> (<a class="local col0 ref" href="#60AQ" title='AQ' data-ref="60AQ">AQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="458">458</th><td>    <a class="member" href="#_ZN4llvm17R600SchedStrategy9MoveUnitsERSt6vectorIPNS_5SUnitESaIS3_EES6_" title='llvm::R600SchedStrategy::MoveUnits' data-ref="_ZN4llvm17R600SchedStrategy9MoveUnitsERSt6vectorIPNS_5SUnitESaIS3_EES6_">MoveUnits</a>(<span class='refarg'><a class="member" href="R600MachineScheduler.h.html#llvm::R600SchedStrategy::Pending" title='llvm::R600SchedStrategy::Pending' data-ref="llvm::R600SchedStrategy::Pending">Pending</a>[<a class="local col8 ref" href="#58QID" title='QID' data-ref="58QID">QID</a>]</span>, <span class='refarg'><a class="local col0 ref" href="#60AQ" title='AQ' data-ref="60AQ">AQ</a></span>);</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td>  <b>if</b> (!<a class="local col0 ref" href="#60AQ" title='AQ' data-ref="60AQ">AQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="461">461</th><td>    <a class="local col9 ref" href="#59SU" title='SU' data-ref="59SU">SU</a> = <a class="local col0 ref" href="#60AQ" title='AQ' data-ref="60AQ">AQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="462">462</th><td>    <a class="local col0 ref" href="#60AQ" title='AQ' data-ref="60AQ">AQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="463">463</th><td>  }</td></tr>
<tr><th id="464">464</th><td>  <b>return</b> <a class="local col9 ref" href="#59SU" title='SU' data-ref="59SU">SU</a>;</td></tr>
<tr><th id="465">465</th><td>}</td></tr>
<tr><th id="466">466</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
