# RISC-V Emulator in Python

A lightweight RISC-V emulator written in Python for educational and prototyping purposes. This emulator focuses on simplicity and clarity, making it ideal for understanding the RISC-V architecture and instruction set.

---

## Features

- Supports core RV32I integer instruction set
- Easy-to-understand modular Python code
- Step-by-step instruction execution
- Instruction tracing and debug mode

---

## Requirements

- Python 3.7 or higher

## Instructions

Implements a subset of the RV32I base instruction set:

Arithmetic: ADD, SUB, AND, OR

Memory: LW, SW





