Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Tue Sep 10 20:44:38 2019
| Host         : ZPCX running 64-bit major release  (build 9200)
| Command      : report_methodology -file project2_top_methodology_drc_routed.rpt -pb project2_top_methodology_drc_routed.pb -rpx project2_top_methodology_drc_routed.rpx
| Design       : project2_top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 19         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell proc_system_gen/axis_data_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X11Y1 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell proc_system_gen/axis_data_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on AC_SDA relative to clock(s) clk_in
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW0 relative to clock(s) clk_in
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on uart_rx relative to clock(s) clk_in
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AC_ADR0 relative to clock(s) clk_in
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AC_ADR1 relative to clock(s) clk_in
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on AC_GPIO0 relative to clock(s) clk_in
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AC_GPIO2 relative to clock(s) clk_in
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on AC_GPIO3 relative to clock(s) clk_in
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on AC_MCLK relative to clock(s) clk_in
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on AC_SCK relative to clock(s) clk_in
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LEDS[0] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LEDS[1] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LEDS[2] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LEDS[3] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LEDS[4] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LEDS[5] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on LEDS[6] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on LEDS[7] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on uart_tx relative to clock(s) clk_in
Related violations: <none>


