

================================================================
== Vivado HLS Report for 'poly8'
================================================================
* Date:           Mon Apr 27 12:40:53 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.550|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30202|  30202|  30202|  30202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + Loop 1.1  |    300|    300|         3|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      4|        -|        -|    -|
|Expression           |        -|      5|        0|      148|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       71|    -|
|Register             |        -|      -|      162|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      9|      162|      219|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------+--------------------------------------+--------------+
    |                 Instance                |                Module                |  Expression  |
    +-----------------------------------------+--------------------------------------+--------------+
    |poly8_mac_muladd_16s_10ns_15s_25_1_1_U1  |poly8_mac_muladd_16s_10ns_15s_25_1_1  | i0 * i1 + i2 |
    |poly8_mac_muladd_16s_20s_18ns_32_1_1_U2  |poly8_mac_muladd_16s_20s_18ns_32_1_1  | i0 * i1 + i2 |
    |poly8_mac_muladd_16s_25s_32ns_32_1_1_U4  |poly8_mac_muladd_16s_25s_32ns_32_1_1  | i0 + i1 * i2 |
    |poly8_mul_mul_16s_16s_32_1_1_U3          |poly8_mul_mul_16s_16s_32_1_1          |    i0 * i0   |
    +-----------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_3_fu_209_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln13_4_fu_216_p2  |     *    |      2|  0|  20|          16|          32|
    |i_fu_132_p2           |     +    |      0|  0|   7|           7|           1|
    |k_fu_144_p2           |     +    |      0|  0|   7|           7|           1|
    |out_r_d0              |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_199_p2         |     +    |      0|  0|  20|          20|          14|
    |sub_ln13_fu_193_p2    |     -    |      0|  0|  20|          20|          20|
    |icmp_ln10_fu_126_p2   |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln12_fu_138_p2   |   icmp   |      0|  0|  11|           7|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      5|  0| 148|         148|         144|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |i_0_reg_104     |   9|          2|    7|         14|
    |k_0_reg_115     |   9|          2|    7|         14|
    |out_r_address0  |  15|          3|    7|         21|
    +----------------+----+-----------+-----+-----------+
    |Total           |  71|         14|   22|         56|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln13_reg_309     |  25|   0|   25|          0|
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_0_reg_104          |   7|   0|    7|          0|
    |i_reg_265            |   7|   0|    7|          0|
    |k_0_reg_115          |   7|   0|    7|          0|
    |k_reg_273            |   7|   0|    7|          0|
    |mul_ln13_3_reg_314   |  32|   0|   32|          0|
    |sext_ln13_1_reg_304  |  32|   0|   32|          0|
    |sext_ln13_reg_298    |  32|   0|   32|          0|
    |zext_ln13_reg_278    |   7|   0|   64|         57|
    +---------------------+----+----+-----+-----------+
    |Total                | 162|   0|  219|         57|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     poly8    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     poly8    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     poly8    | return value |
|ap_done         | out |    1| ap_ctrl_hs |     poly8    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     poly8    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     poly8    | return value |
|ap_return       | out |   32| ap_ctrl_hs |     poly8    | return value |
|a_address0      | out |    7|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   16|  ap_memory |       a      |     array    |
|b_address0      | out |    7|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   16|  ap_memory |       b      |     array    |
|c_address0      | out |    7|  ap_memory |       c      |     array    |
|c_ce0           | out |    1|  ap_memory |       c      |     array    |
|c_q0            |  in |   16|  ap_memory |       c      |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
|out_r_q0        |  in |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

