==39546== Cachegrind, a cache and branch-prediction profiler
==39546== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39546== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39546== Command: ./sift .
==39546== 
--39546-- warning: L3 cache found, using its data for the LL simulation.
--39546-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39546-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39546== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39546== (see section Limitations in user manual)
==39546== NOTE: further instances of this message will not be shown
==39546== 
==39546== I   refs:      3,167,698,658
==39546== I1  misses:            1,822
==39546== LLi misses:            1,817
==39546== I1  miss rate:          0.00%
==39546== LLi miss rate:          0.00%
==39546== 
==39546== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39546== D1  misses:        5,336,705  (  3,181,248 rd   +   2,155,457 wr)
==39546== LLd misses:        4,931,856  (  2,820,606 rd   +   2,111,250 wr)
==39546== D1  miss rate:           0.5% (        0.5%     +         0.7%  )
==39546== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39546== 
==39546== LL refs:           5,338,527  (  3,183,070 rd   +   2,155,457 wr)
==39546== LL misses:         4,933,673  (  2,822,423 rd   +   2,111,250 wr)
==39546== LL miss rate:            0.1% (        0.1%     +         0.7%  )
