|terasic_de0nano_propio_pl
clk50 => main_crg_clkin.IN1
sdram_a[0] <= ALTDDIO_OUT:ALTDDIO_OUT_2.dataout
sdram_a[1] <= ALTDDIO_OUT:ALTDDIO_OUT_3.dataout
sdram_a[2] <= ALTDDIO_OUT:ALTDDIO_OUT_4.dataout
sdram_a[3] <= ALTDDIO_OUT:ALTDDIO_OUT_5.dataout
sdram_a[4] <= ALTDDIO_OUT:ALTDDIO_OUT_6.dataout
sdram_a[5] <= ALTDDIO_OUT:ALTDDIO_OUT_7.dataout
sdram_a[6] <= ALTDDIO_OUT:ALTDDIO_OUT_8.dataout
sdram_a[7] <= ALTDDIO_OUT:ALTDDIO_OUT_9.dataout
sdram_a[8] <= ALTDDIO_OUT:ALTDDIO_OUT_10.dataout
sdram_a[9] <= ALTDDIO_OUT:ALTDDIO_OUT_11.dataout
sdram_a[10] <= ALTDDIO_OUT:ALTDDIO_OUT_12.dataout
sdram_a[11] <= ALTDDIO_OUT:ALTDDIO_OUT_13.dataout
sdram_a[12] <= ALTDDIO_OUT:ALTDDIO_OUT_14.dataout
sdram_ba[0] <= ALTDDIO_OUT:ALTDDIO_OUT_15.dataout
sdram_ba[1] <= ALTDDIO_OUT:ALTDDIO_OUT_16.dataout
sdram_cas_n <= ALTDDIO_OUT:ALTDDIO_OUT_18.dataout
sdram_cke <= ALTDDIO_OUT:ALTDDIO_OUT_20.dataout
sdram_clock <= ALTDDIO_OUT:ALTDDIO_OUT.dataout
sdram_cs_n <= ALTDDIO_OUT:ALTDDIO_OUT_1.dataout
sdram_dm[0] <= ALTDDIO_OUT:ALTDDIO_OUT_21.dataout
sdram_dm[1] <= ALTDDIO_OUT:ALTDDIO_OUT_22.dataout
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]
sdram_ras_n <= ALTDDIO_OUT:ALTDDIO_OUT_17.dataout
sdram_we_n <= ALTDDIO_OUT:ALTDDIO_OUT_19.dataout
serial_rx => builder_impl_regs0.DATAIN
serial_tx <= serial_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
spisdcard_clk <= spisdcard_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
spisdcard_cs_n <= spisdcard_cs_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
spisdcard_miso => main_basesoc_spisdcard_miso_data.DATAA
spisdcard_mosi <= spisdcard_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_led0 <= main_leds.DB_MAX_OUTPUT_PORT_TYPE
user_led1 <= main_leds.DB_MAX_OUTPUT_PORT_TYPE
user_led2 <= main_leds.DB_MAX_OUTPUT_PORT_TYPE
user_led3 <= main_leds.DB_MAX_OUTPUT_PORT_TYPE
user_led4 <= main_leds.DB_MAX_OUTPUT_PORT_TYPE
user_led5 <= main_leds.DB_MAX_OUTPUT_PORT_TYPE
user_led6 <= main_leds.DB_MAX_OUTPUT_PORT_TYPE
user_led7 <= main_leds.DB_MAX_OUTPUT_PORT_TYPE


|terasic_de0nano_propio_pl|ALTPLL:ALTPLL
inclk[0] => altpll_s241:auto_generated.inclk[0]
inclk[1] => altpll_s241:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_s241:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_s241:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|terasic_de0nano_propio_pl|ALTPLL:ALTPLL|altpll_s241:auto_generated
areset => pll_lock_sync.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|terasic_de0nano_propio_pl|VexRiscv:VexRiscv
externalResetVector[0] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[1] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[2] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[3] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[4] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[5] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[6] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[7] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[8] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[9] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[10] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[11] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[12] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[13] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[14] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[15] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[16] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[17] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[18] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[19] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[20] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[21] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[22] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[23] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[24] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[25] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[26] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[27] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[28] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[29] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[30] => IBusCachedPlugin_fetchPc_pcReg.DATAB
externalResetVector[31] => IBusCachedPlugin_fetchPc_pcReg.DATAB
timerInterrupt => CsrPlugin_mip_MTIP.DATAIN
softwareInterrupt => CsrPlugin_mip_MSIP.DATAA
softwareInterrupt => CsrPlugin_mip_MSIP.DATAA
externalInterruptArray[0] => externalInterruptArray_regNext[0].DATAIN
externalInterruptArray[1] => externalInterruptArray_regNext[1].DATAIN
externalInterruptArray[2] => externalInterruptArray_regNext[2].DATAIN
externalInterruptArray[3] => externalInterruptArray_regNext[3].DATAIN
externalInterruptArray[4] => externalInterruptArray_regNext[4].DATAIN
externalInterruptArray[5] => externalInterruptArray_regNext[5].DATAIN
externalInterruptArray[6] => externalInterruptArray_regNext[6].DATAIN
externalInterruptArray[7] => externalInterruptArray_regNext[7].DATAIN
externalInterruptArray[8] => externalInterruptArray_regNext[8].DATAIN
externalInterruptArray[9] => externalInterruptArray_regNext[9].DATAIN
externalInterruptArray[10] => externalInterruptArray_regNext[10].DATAIN
externalInterruptArray[11] => externalInterruptArray_regNext[11].DATAIN
externalInterruptArray[12] => externalInterruptArray_regNext[12].DATAIN
externalInterruptArray[13] => externalInterruptArray_regNext[13].DATAIN
externalInterruptArray[14] => externalInterruptArray_regNext[14].DATAIN
externalInterruptArray[15] => externalInterruptArray_regNext[15].DATAIN
externalInterruptArray[16] => externalInterruptArray_regNext[16].DATAIN
externalInterruptArray[17] => externalInterruptArray_regNext[17].DATAIN
externalInterruptArray[18] => externalInterruptArray_regNext[18].DATAIN
externalInterruptArray[19] => externalInterruptArray_regNext[19].DATAIN
externalInterruptArray[20] => externalInterruptArray_regNext[20].DATAIN
externalInterruptArray[21] => externalInterruptArray_regNext[21].DATAIN
externalInterruptArray[22] => externalInterruptArray_regNext[22].DATAIN
externalInterruptArray[23] => externalInterruptArray_regNext[23].DATAIN
externalInterruptArray[24] => externalInterruptArray_regNext[24].DATAIN
externalInterruptArray[25] => externalInterruptArray_regNext[25].DATAIN
externalInterruptArray[26] => externalInterruptArray_regNext[26].DATAIN
externalInterruptArray[27] => externalInterruptArray_regNext[27].DATAIN
externalInterruptArray[28] => externalInterruptArray_regNext[28].DATAIN
externalInterruptArray[29] => externalInterruptArray_regNext[29].DATAIN
externalInterruptArray[30] => externalInterruptArray_regNext[30].DATAIN
externalInterruptArray[31] => externalInterruptArray_regNext[31].DATAIN
iBusWishbone_CYC <= when_InstructionCache_l239.DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_STB <= when_InstructionCache_l239.DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_ACK => iBus_cmd_ready.IN1
iBusWishbone_ACK => _zz_iBusWishbone_ADR.OUTPUTSELECT
iBusWishbone_ACK => _zz_iBusWishbone_ADR.OUTPUTSELECT
iBusWishbone_ACK => _zz_iBusWishbone_ADR.OUTPUTSELECT
iBusWishbone_ACK => _zz_iBus_rsp_valid.IN1
iBusWishbone_WE <= <GND>
iBusWishbone_ADR[0] <= _zz_iBusWishbone_ADR[0].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_ADR[1] <= _zz_iBusWishbone_ADR[1].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_ADR[2] <= _zz_iBusWishbone_ADR[2].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_ADR[3] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[4] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[5] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[6] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[7] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[8] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[9] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[10] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[11] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[12] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[13] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[14] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[15] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[16] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[17] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[18] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[19] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[20] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[21] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[22] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[23] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[24] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[25] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[26] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[27] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[28] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_ADR[29] <= InstructionCache:IBusCachedPlugin_cache.io_mem_cmd_payload_address
iBusWishbone_DAT_MISO[0] => iBusWishbone_DAT_MISO_regNext[0].DATAIN
iBusWishbone_DAT_MISO[1] => iBusWishbone_DAT_MISO_regNext[1].DATAIN
iBusWishbone_DAT_MISO[2] => iBusWishbone_DAT_MISO_regNext[2].DATAIN
iBusWishbone_DAT_MISO[3] => iBusWishbone_DAT_MISO_regNext[3].DATAIN
iBusWishbone_DAT_MISO[4] => iBusWishbone_DAT_MISO_regNext[4].DATAIN
iBusWishbone_DAT_MISO[5] => iBusWishbone_DAT_MISO_regNext[5].DATAIN
iBusWishbone_DAT_MISO[6] => iBusWishbone_DAT_MISO_regNext[6].DATAIN
iBusWishbone_DAT_MISO[7] => iBusWishbone_DAT_MISO_regNext[7].DATAIN
iBusWishbone_DAT_MISO[8] => iBusWishbone_DAT_MISO_regNext[8].DATAIN
iBusWishbone_DAT_MISO[9] => iBusWishbone_DAT_MISO_regNext[9].DATAIN
iBusWishbone_DAT_MISO[10] => iBusWishbone_DAT_MISO_regNext[10].DATAIN
iBusWishbone_DAT_MISO[11] => iBusWishbone_DAT_MISO_regNext[11].DATAIN
iBusWishbone_DAT_MISO[12] => iBusWishbone_DAT_MISO_regNext[12].DATAIN
iBusWishbone_DAT_MISO[13] => iBusWishbone_DAT_MISO_regNext[13].DATAIN
iBusWishbone_DAT_MISO[14] => iBusWishbone_DAT_MISO_regNext[14].DATAIN
iBusWishbone_DAT_MISO[15] => iBusWishbone_DAT_MISO_regNext[15].DATAIN
iBusWishbone_DAT_MISO[16] => iBusWishbone_DAT_MISO_regNext[16].DATAIN
iBusWishbone_DAT_MISO[17] => iBusWishbone_DAT_MISO_regNext[17].DATAIN
iBusWishbone_DAT_MISO[18] => iBusWishbone_DAT_MISO_regNext[18].DATAIN
iBusWishbone_DAT_MISO[19] => iBusWishbone_DAT_MISO_regNext[19].DATAIN
iBusWishbone_DAT_MISO[20] => iBusWishbone_DAT_MISO_regNext[20].DATAIN
iBusWishbone_DAT_MISO[21] => iBusWishbone_DAT_MISO_regNext[21].DATAIN
iBusWishbone_DAT_MISO[22] => iBusWishbone_DAT_MISO_regNext[22].DATAIN
iBusWishbone_DAT_MISO[23] => iBusWishbone_DAT_MISO_regNext[23].DATAIN
iBusWishbone_DAT_MISO[24] => iBusWishbone_DAT_MISO_regNext[24].DATAIN
iBusWishbone_DAT_MISO[25] => iBusWishbone_DAT_MISO_regNext[25].DATAIN
iBusWishbone_DAT_MISO[26] => iBusWishbone_DAT_MISO_regNext[26].DATAIN
iBusWishbone_DAT_MISO[27] => iBusWishbone_DAT_MISO_regNext[27].DATAIN
iBusWishbone_DAT_MISO[28] => iBusWishbone_DAT_MISO_regNext[28].DATAIN
iBusWishbone_DAT_MISO[29] => iBusWishbone_DAT_MISO_regNext[29].DATAIN
iBusWishbone_DAT_MISO[30] => iBusWishbone_DAT_MISO_regNext[30].DATAIN
iBusWishbone_DAT_MISO[31] => iBusWishbone_DAT_MISO_regNext[31].DATAIN
iBusWishbone_DAT_MOSI[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[1] <= iBusWishbone_DAT_MOSI[1].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[2] <= iBusWishbone_DAT_MOSI[2].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[3] <= iBusWishbone_DAT_MOSI[3].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[4] <= iBusWishbone_DAT_MOSI[4].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[5] <= iBusWishbone_DAT_MOSI[5].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[6] <= iBusWishbone_DAT_MOSI[6].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[7] <= iBusWishbone_DAT_MOSI[7].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[8] <= iBusWishbone_DAT_MOSI[8].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[9] <= iBusWishbone_DAT_MOSI[9].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[10] <= iBusWishbone_DAT_MOSI[10].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[11] <= iBusWishbone_DAT_MOSI[11].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[12] <= iBusWishbone_DAT_MOSI[12].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[13] <= iBusWishbone_DAT_MOSI[13].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[14] <= iBusWishbone_DAT_MOSI[14].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[15] <= iBusWishbone_DAT_MOSI[15].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[16] <= iBusWishbone_DAT_MOSI[16].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[17] <= iBusWishbone_DAT_MOSI[17].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[18] <= iBusWishbone_DAT_MOSI[18].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[19] <= iBusWishbone_DAT_MOSI[19].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[20] <= iBusWishbone_DAT_MOSI[20].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[21] <= iBusWishbone_DAT_MOSI[21].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[22] <= iBusWishbone_DAT_MOSI[22].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[23] <= iBusWishbone_DAT_MOSI[23].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[24] <= iBusWishbone_DAT_MOSI[24].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[25] <= iBusWishbone_DAT_MOSI[25].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[26] <= iBusWishbone_DAT_MOSI[26].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[27] <= iBusWishbone_DAT_MOSI[27].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[28] <= iBusWishbone_DAT_MOSI[28].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[29] <= iBusWishbone_DAT_MOSI[29].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[30] <= iBusWishbone_DAT_MOSI[30].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_DAT_MOSI[31] <= iBusWishbone_DAT_MOSI[31].DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_SEL[0] <= <VCC>
iBusWishbone_SEL[1] <= <VCC>
iBusWishbone_SEL[2] <= <VCC>
iBusWishbone_SEL[3] <= <VCC>
iBusWishbone_ERR => ~NO_FANOUT~
iBusWishbone_CTI[0] <= Equal187.DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_CTI[1] <= <VCC>
iBusWishbone_CTI[2] <= Equal187.DB_MAX_OUTPUT_PORT_TYPE
iBusWishbone_BTE[0] <= <GND>
iBusWishbone_BTE[1] <= <GND>
dBusWishbone_CYC <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_STB <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ACK => _zz_dBus_cmd_ready.IN1
dBusWishbone_ACK => _zz_dBus_rsp_valid.IN1
dBusWishbone_WE <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[0] <= dBusWishbone_ADR.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[1] <= dBusWishbone_ADR.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[2] <= dBusWishbone_ADR.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[3] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[5].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[4] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[6].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[5] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[7].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[6] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[8].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[7] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[9].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[8] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[10].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[9] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[11].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[10] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[12].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[11] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[13].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[12] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[14].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[13] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[15].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[14] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[16].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[15] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[17].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[16] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[18].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[17] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[19].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[18] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[20].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[19] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[21].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[20] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[22].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[21] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[23].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[22] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[24].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[23] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[25].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[24] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[26].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[25] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[27].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[26] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[28].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[27] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[29].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[28] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[30].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ADR[29] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MISO[0] => dBusWishbone_DAT_MISO_regNext[0].DATAIN
dBusWishbone_DAT_MISO[1] => dBusWishbone_DAT_MISO_regNext[1].DATAIN
dBusWishbone_DAT_MISO[2] => dBusWishbone_DAT_MISO_regNext[2].DATAIN
dBusWishbone_DAT_MISO[3] => dBusWishbone_DAT_MISO_regNext[3].DATAIN
dBusWishbone_DAT_MISO[4] => dBusWishbone_DAT_MISO_regNext[4].DATAIN
dBusWishbone_DAT_MISO[5] => dBusWishbone_DAT_MISO_regNext[5].DATAIN
dBusWishbone_DAT_MISO[6] => dBusWishbone_DAT_MISO_regNext[6].DATAIN
dBusWishbone_DAT_MISO[7] => dBusWishbone_DAT_MISO_regNext[7].DATAIN
dBusWishbone_DAT_MISO[8] => dBusWishbone_DAT_MISO_regNext[8].DATAIN
dBusWishbone_DAT_MISO[9] => dBusWishbone_DAT_MISO_regNext[9].DATAIN
dBusWishbone_DAT_MISO[10] => dBusWishbone_DAT_MISO_regNext[10].DATAIN
dBusWishbone_DAT_MISO[11] => dBusWishbone_DAT_MISO_regNext[11].DATAIN
dBusWishbone_DAT_MISO[12] => dBusWishbone_DAT_MISO_regNext[12].DATAIN
dBusWishbone_DAT_MISO[13] => dBusWishbone_DAT_MISO_regNext[13].DATAIN
dBusWishbone_DAT_MISO[14] => dBusWishbone_DAT_MISO_regNext[14].DATAIN
dBusWishbone_DAT_MISO[15] => dBusWishbone_DAT_MISO_regNext[15].DATAIN
dBusWishbone_DAT_MISO[16] => dBusWishbone_DAT_MISO_regNext[16].DATAIN
dBusWishbone_DAT_MISO[17] => dBusWishbone_DAT_MISO_regNext[17].DATAIN
dBusWishbone_DAT_MISO[18] => dBusWishbone_DAT_MISO_regNext[18].DATAIN
dBusWishbone_DAT_MISO[19] => dBusWishbone_DAT_MISO_regNext[19].DATAIN
dBusWishbone_DAT_MISO[20] => dBusWishbone_DAT_MISO_regNext[20].DATAIN
dBusWishbone_DAT_MISO[21] => dBusWishbone_DAT_MISO_regNext[21].DATAIN
dBusWishbone_DAT_MISO[22] => dBusWishbone_DAT_MISO_regNext[22].DATAIN
dBusWishbone_DAT_MISO[23] => dBusWishbone_DAT_MISO_regNext[23].DATAIN
dBusWishbone_DAT_MISO[24] => dBusWishbone_DAT_MISO_regNext[24].DATAIN
dBusWishbone_DAT_MISO[25] => dBusWishbone_DAT_MISO_regNext[25].DATAIN
dBusWishbone_DAT_MISO[26] => dBusWishbone_DAT_MISO_regNext[26].DATAIN
dBusWishbone_DAT_MISO[27] => dBusWishbone_DAT_MISO_regNext[27].DATAIN
dBusWishbone_DAT_MISO[28] => dBusWishbone_DAT_MISO_regNext[28].DATAIN
dBusWishbone_DAT_MISO[29] => dBusWishbone_DAT_MISO_regNext[29].DATAIN
dBusWishbone_DAT_MISO[30] => dBusWishbone_DAT_MISO_regNext[30].DATAIN
dBusWishbone_DAT_MISO[31] => dBusWishbone_DAT_MISO_regNext[31].DATAIN
dBusWishbone_DAT_MOSI[0] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[0].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[1] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[1].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[2] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[2].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[3] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[3].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[4] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[4].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[5] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[5].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[6] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[6].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[7] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[7].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[8] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[8].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[9] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[9].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[10] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[10].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[11] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[11].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[12] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[12].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[13] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[13].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[14] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[14].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[15] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[15].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[16] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[16].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[17] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[17].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[18] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[18].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[19] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[19].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[20] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[20].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[21] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[21].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[22] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[22].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[23] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[23].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[24] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[24].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[25] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[25].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[26] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[26].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[27] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[27].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[28] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[28].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[29] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[29].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[30] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[30].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_DAT_MOSI[31] <= toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31].DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_SEL[0] <= dBusWishbone_SEL.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_SEL[1] <= dBusWishbone_SEL.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_SEL[2] <= dBusWishbone_SEL.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_SEL[3] <= dBusWishbone_SEL.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_ERR => ~NO_FANOUT~
dBusWishbone_CTI[0] <= dBusWishbone_CTI.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_CTI[1] <= Equal189.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_CTI[2] <= dBusWishbone_CTI.DB_MAX_OUTPUT_PORT_TYPE
dBusWishbone_BTE[0] <= <GND>
dBusWishbone_BTE[1] <= <GND>
clk => clk.IN2
reset => reset.IN2


|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache
io_flush => io_cpu_prefetch_haltIt.OUTPUTSELECT
io_flush => lineLoader_flushPending.OUTPUTSELECT
io_cpu_prefetch_isValid => ~NO_FANOUT~
io_cpu_prefetch_haltIt <= io_cpu_prefetch_haltIt.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_prefetch_pc[0] => ~NO_FANOUT~
io_cpu_prefetch_pc[1] => ~NO_FANOUT~
io_cpu_prefetch_pc[2] => banks_0.RADDR
io_cpu_prefetch_pc[3] => banks_0.RADDR1
io_cpu_prefetch_pc[4] => banks_0.RADDR2
io_cpu_prefetch_pc[5] => banks_0.RADDR3
io_cpu_prefetch_pc[5] => ways_0_tags.RADDR
io_cpu_prefetch_pc[6] => banks_0.RADDR4
io_cpu_prefetch_pc[6] => ways_0_tags.RADDR1
io_cpu_prefetch_pc[7] => banks_0.RADDR5
io_cpu_prefetch_pc[7] => ways_0_tags.RADDR2
io_cpu_prefetch_pc[8] => banks_0.RADDR6
io_cpu_prefetch_pc[8] => ways_0_tags.RADDR3
io_cpu_prefetch_pc[9] => banks_0.RADDR7
io_cpu_prefetch_pc[9] => ways_0_tags.RADDR4
io_cpu_prefetch_pc[10] => banks_0.RADDR8
io_cpu_prefetch_pc[10] => ways_0_tags.RADDR5
io_cpu_prefetch_pc[11] => banks_0.RADDR9
io_cpu_prefetch_pc[11] => ways_0_tags.RADDR6
io_cpu_prefetch_pc[12] => ~NO_FANOUT~
io_cpu_prefetch_pc[13] => ~NO_FANOUT~
io_cpu_prefetch_pc[14] => ~NO_FANOUT~
io_cpu_prefetch_pc[15] => ~NO_FANOUT~
io_cpu_prefetch_pc[16] => ~NO_FANOUT~
io_cpu_prefetch_pc[17] => ~NO_FANOUT~
io_cpu_prefetch_pc[18] => ~NO_FANOUT~
io_cpu_prefetch_pc[19] => ~NO_FANOUT~
io_cpu_prefetch_pc[20] => ~NO_FANOUT~
io_cpu_prefetch_pc[21] => ~NO_FANOUT~
io_cpu_prefetch_pc[22] => ~NO_FANOUT~
io_cpu_prefetch_pc[23] => ~NO_FANOUT~
io_cpu_prefetch_pc[24] => ~NO_FANOUT~
io_cpu_prefetch_pc[25] => ~NO_FANOUT~
io_cpu_prefetch_pc[26] => ~NO_FANOUT~
io_cpu_prefetch_pc[27] => ~NO_FANOUT~
io_cpu_prefetch_pc[28] => ~NO_FANOUT~
io_cpu_prefetch_pc[29] => ~NO_FANOUT~
io_cpu_prefetch_pc[30] => ~NO_FANOUT~
io_cpu_prefetch_pc[31] => ~NO_FANOUT~
io_cpu_fetch_isValid => when_InstructionCache_l351.IN1
io_cpu_fetch_isStuck => _zz_banks_0_port1[0].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[0].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[1].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[2].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[3].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[4].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[5].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[6].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[7].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[8].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[9].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[10].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[11].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[12].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[13].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[14].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[15].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[16].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[17].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[18].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[19].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[20].ENA
io_cpu_fetch_isStuck => _zz_ways_0_tags_port1[21].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[1].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[2].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[3].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[4].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[5].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[6].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[7].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[8].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[9].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[10].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[11].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[12].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[13].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[14].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[15].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[16].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[17].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[18].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[19].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[20].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[21].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[22].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[23].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[24].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[25].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[26].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[27].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[28].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[29].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[30].ENA
io_cpu_fetch_isStuck => _zz_banks_0_port1[31].ENA
io_cpu_fetch_isRemoved => ~NO_FANOUT~
io_cpu_fetch_pc[0] => ~NO_FANOUT~
io_cpu_fetch_pc[1] => ~NO_FANOUT~
io_cpu_fetch_pc[2] => ~NO_FANOUT~
io_cpu_fetch_pc[3] => ~NO_FANOUT~
io_cpu_fetch_pc[4] => ~NO_FANOUT~
io_cpu_fetch_pc[5] => ~NO_FANOUT~
io_cpu_fetch_pc[6] => ~NO_FANOUT~
io_cpu_fetch_pc[7] => ~NO_FANOUT~
io_cpu_fetch_pc[8] => ~NO_FANOUT~
io_cpu_fetch_pc[9] => ~NO_FANOUT~
io_cpu_fetch_pc[10] => ~NO_FANOUT~
io_cpu_fetch_pc[11] => ~NO_FANOUT~
io_cpu_fetch_pc[12] => ~NO_FANOUT~
io_cpu_fetch_pc[13] => ~NO_FANOUT~
io_cpu_fetch_pc[14] => ~NO_FANOUT~
io_cpu_fetch_pc[15] => ~NO_FANOUT~
io_cpu_fetch_pc[16] => ~NO_FANOUT~
io_cpu_fetch_pc[17] => ~NO_FANOUT~
io_cpu_fetch_pc[18] => ~NO_FANOUT~
io_cpu_fetch_pc[19] => ~NO_FANOUT~
io_cpu_fetch_pc[20] => ~NO_FANOUT~
io_cpu_fetch_pc[21] => ~NO_FANOUT~
io_cpu_fetch_pc[22] => ~NO_FANOUT~
io_cpu_fetch_pc[23] => ~NO_FANOUT~
io_cpu_fetch_pc[24] => ~NO_FANOUT~
io_cpu_fetch_pc[25] => ~NO_FANOUT~
io_cpu_fetch_pc[26] => ~NO_FANOUT~
io_cpu_fetch_pc[27] => ~NO_FANOUT~
io_cpu_fetch_pc[28] => ~NO_FANOUT~
io_cpu_fetch_pc[29] => ~NO_FANOUT~
io_cpu_fetch_pc[30] => ~NO_FANOUT~
io_cpu_fetch_pc[31] => ~NO_FANOUT~
io_cpu_fetch_data[0] <= _zz_banks_0_port1[0].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[1] <= _zz_banks_0_port1[1].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[2] <= _zz_banks_0_port1[2].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[3] <= _zz_banks_0_port1[3].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[4] <= _zz_banks_0_port1[4].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[5] <= _zz_banks_0_port1[5].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[6] <= _zz_banks_0_port1[6].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[7] <= _zz_banks_0_port1[7].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[8] <= _zz_banks_0_port1[8].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[9] <= _zz_banks_0_port1[9].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[10] <= _zz_banks_0_port1[10].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[11] <= _zz_banks_0_port1[11].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[12] <= _zz_banks_0_port1[12].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[13] <= _zz_banks_0_port1[13].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[14] <= _zz_banks_0_port1[14].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[15] <= _zz_banks_0_port1[15].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[16] <= _zz_banks_0_port1[16].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[17] <= _zz_banks_0_port1[17].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[18] <= _zz_banks_0_port1[18].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[19] <= _zz_banks_0_port1[19].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[20] <= _zz_banks_0_port1[20].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[21] <= _zz_banks_0_port1[21].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[22] <= _zz_banks_0_port1[22].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[23] <= _zz_banks_0_port1[23].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[24] <= _zz_banks_0_port1[24].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[25] <= _zz_banks_0_port1[25].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[26] <= _zz_banks_0_port1[26].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[27] <= _zz_banks_0_port1[27].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[28] <= _zz_banks_0_port1[28].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[29] <= _zz_banks_0_port1[29].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[30] <= _zz_banks_0_port1[30].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_data[31] <= _zz_banks_0_port1[31].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_mmuRsp_physicalAddress[0] => io_cpu_fetch_physicalAddress[0].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[0] => decodeStage_mmuRsp_physicalAddress[0].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[1] => io_cpu_fetch_physicalAddress[1].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[1] => decodeStage_mmuRsp_physicalAddress[1].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[2] => io_cpu_fetch_physicalAddress[2].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[2] => decodeStage_mmuRsp_physicalAddress[2].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[3] => io_cpu_fetch_physicalAddress[3].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[3] => decodeStage_mmuRsp_physicalAddress[3].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[4] => io_cpu_fetch_physicalAddress[4].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[4] => decodeStage_mmuRsp_physicalAddress[4].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[5] => io_cpu_fetch_physicalAddress[5].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[5] => decodeStage_mmuRsp_physicalAddress[5].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[6] => io_cpu_fetch_physicalAddress[6].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[6] => decodeStage_mmuRsp_physicalAddress[6].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[7] => io_cpu_fetch_physicalAddress[7].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[7] => decodeStage_mmuRsp_physicalAddress[7].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[8] => io_cpu_fetch_physicalAddress[8].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[8] => decodeStage_mmuRsp_physicalAddress[8].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[9] => io_cpu_fetch_physicalAddress[9].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[9] => decodeStage_mmuRsp_physicalAddress[9].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[10] => io_cpu_fetch_physicalAddress[10].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[10] => decodeStage_mmuRsp_physicalAddress[10].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[11] => io_cpu_fetch_physicalAddress[11].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[11] => decodeStage_mmuRsp_physicalAddress[11].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[12] => Equal1.IN19
io_cpu_fetch_mmuRsp_physicalAddress[12] => io_cpu_fetch_physicalAddress[12].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[12] => decodeStage_mmuRsp_physicalAddress[12].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[13] => Equal1.IN18
io_cpu_fetch_mmuRsp_physicalAddress[13] => io_cpu_fetch_physicalAddress[13].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[13] => decodeStage_mmuRsp_physicalAddress[13].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[14] => Equal1.IN17
io_cpu_fetch_mmuRsp_physicalAddress[14] => io_cpu_fetch_physicalAddress[14].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[14] => decodeStage_mmuRsp_physicalAddress[14].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[15] => Equal1.IN16
io_cpu_fetch_mmuRsp_physicalAddress[15] => io_cpu_fetch_physicalAddress[15].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[15] => decodeStage_mmuRsp_physicalAddress[15].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[16] => Equal1.IN15
io_cpu_fetch_mmuRsp_physicalAddress[16] => io_cpu_fetch_physicalAddress[16].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[16] => decodeStage_mmuRsp_physicalAddress[16].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[17] => Equal1.IN14
io_cpu_fetch_mmuRsp_physicalAddress[17] => io_cpu_fetch_physicalAddress[17].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[17] => decodeStage_mmuRsp_physicalAddress[17].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[18] => Equal1.IN13
io_cpu_fetch_mmuRsp_physicalAddress[18] => io_cpu_fetch_physicalAddress[18].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[18] => decodeStage_mmuRsp_physicalAddress[18].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[19] => Equal1.IN12
io_cpu_fetch_mmuRsp_physicalAddress[19] => io_cpu_fetch_physicalAddress[19].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[19] => decodeStage_mmuRsp_physicalAddress[19].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[20] => Equal1.IN11
io_cpu_fetch_mmuRsp_physicalAddress[20] => io_cpu_fetch_physicalAddress[20].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[20] => decodeStage_mmuRsp_physicalAddress[20].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[21] => Equal1.IN10
io_cpu_fetch_mmuRsp_physicalAddress[21] => io_cpu_fetch_physicalAddress[21].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[21] => decodeStage_mmuRsp_physicalAddress[21].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[22] => Equal1.IN9
io_cpu_fetch_mmuRsp_physicalAddress[22] => io_cpu_fetch_physicalAddress[22].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[22] => decodeStage_mmuRsp_physicalAddress[22].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[23] => Equal1.IN8
io_cpu_fetch_mmuRsp_physicalAddress[23] => io_cpu_fetch_physicalAddress[23].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[23] => decodeStage_mmuRsp_physicalAddress[23].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[24] => Equal1.IN7
io_cpu_fetch_mmuRsp_physicalAddress[24] => io_cpu_fetch_physicalAddress[24].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[24] => decodeStage_mmuRsp_physicalAddress[24].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[25] => Equal1.IN6
io_cpu_fetch_mmuRsp_physicalAddress[25] => io_cpu_fetch_physicalAddress[25].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[25] => decodeStage_mmuRsp_physicalAddress[25].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[26] => Equal1.IN5
io_cpu_fetch_mmuRsp_physicalAddress[26] => io_cpu_fetch_physicalAddress[26].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[26] => decodeStage_mmuRsp_physicalAddress[26].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[27] => Equal1.IN4
io_cpu_fetch_mmuRsp_physicalAddress[27] => io_cpu_fetch_physicalAddress[27].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[27] => decodeStage_mmuRsp_physicalAddress[27].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[28] => Equal1.IN3
io_cpu_fetch_mmuRsp_physicalAddress[28] => io_cpu_fetch_physicalAddress[28].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[28] => decodeStage_mmuRsp_physicalAddress[28].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[29] => Equal1.IN2
io_cpu_fetch_mmuRsp_physicalAddress[29] => io_cpu_fetch_physicalAddress[29].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[29] => decodeStage_mmuRsp_physicalAddress[29].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[30] => Equal1.IN1
io_cpu_fetch_mmuRsp_physicalAddress[30] => io_cpu_fetch_physicalAddress[30].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[30] => decodeStage_mmuRsp_physicalAddress[30].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[31] => Equal1.IN0
io_cpu_fetch_mmuRsp_physicalAddress[31] => io_cpu_fetch_physicalAddress[31].DATAIN
io_cpu_fetch_mmuRsp_physicalAddress[31] => decodeStage_mmuRsp_physicalAddress[31].DATAIN
io_cpu_fetch_mmuRsp_isIoAccess => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_isPaging => decodeStage_mmuRsp_isPaging.DATAIN
io_cpu_fetch_mmuRsp_allowRead => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_allowWrite => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_allowExecute => decodeStage_mmuRsp_allowExecute.DATAIN
io_cpu_fetch_mmuRsp_exception => decodeStage_mmuRsp_exception.DATAIN
io_cpu_fetch_mmuRsp_refilling => decodeStage_mmuRsp_refilling.DATAIN
io_cpu_fetch_mmuRsp_bypassTranslation => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_sel => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[0] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[1] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[2] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[3] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[4] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[5] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[6] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[7] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[8] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[9] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[10] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[11] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[12] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[13] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[14] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[15] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[16] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[17] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[18] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[19] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[20] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[21] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[22] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[23] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[24] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[25] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[26] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[27] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[28] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[29] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[30] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_0_physical[31] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_sel => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[0] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[1] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[2] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[3] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[4] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[5] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[6] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[7] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[8] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[9] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[10] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[11] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[12] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[13] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[14] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[15] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[16] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[17] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[18] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[19] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[20] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[21] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[22] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[23] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[24] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[25] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[26] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[27] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[28] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[29] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[30] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_1_physical[31] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_sel => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[0] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[1] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[2] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[3] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[4] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[5] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[6] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[7] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[8] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[9] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[10] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[11] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[12] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[13] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[14] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[15] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[16] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[17] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[18] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[19] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[20] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[21] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[22] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[23] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[24] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[25] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[26] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[27] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[28] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[29] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[30] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_2_physical[31] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_sel => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[0] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[1] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[2] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[3] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[4] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[5] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[6] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[7] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[8] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[9] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[10] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[11] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[12] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[13] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[14] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[15] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[16] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[17] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[18] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[19] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[20] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[21] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[22] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[23] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[24] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[25] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[26] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[27] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[28] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[29] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[30] => ~NO_FANOUT~
io_cpu_fetch_mmuRsp_ways_3_physical[31] => ~NO_FANOUT~
io_cpu_fetch_physicalAddress[0] <= io_cpu_fetch_mmuRsp_physicalAddress[0].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[1] <= io_cpu_fetch_mmuRsp_physicalAddress[1].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[2] <= io_cpu_fetch_mmuRsp_physicalAddress[2].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[3] <= io_cpu_fetch_mmuRsp_physicalAddress[3].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[4] <= io_cpu_fetch_mmuRsp_physicalAddress[4].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[5] <= io_cpu_fetch_mmuRsp_physicalAddress[5].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[6] <= io_cpu_fetch_mmuRsp_physicalAddress[6].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[7] <= io_cpu_fetch_mmuRsp_physicalAddress[7].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[8] <= io_cpu_fetch_mmuRsp_physicalAddress[8].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[9] <= io_cpu_fetch_mmuRsp_physicalAddress[9].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[10] <= io_cpu_fetch_mmuRsp_physicalAddress[10].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[11] <= io_cpu_fetch_mmuRsp_physicalAddress[11].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[12] <= io_cpu_fetch_mmuRsp_physicalAddress[12].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[13] <= io_cpu_fetch_mmuRsp_physicalAddress[13].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[14] <= io_cpu_fetch_mmuRsp_physicalAddress[14].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[15] <= io_cpu_fetch_mmuRsp_physicalAddress[15].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[16] <= io_cpu_fetch_mmuRsp_physicalAddress[16].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[17] <= io_cpu_fetch_mmuRsp_physicalAddress[17].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[18] <= io_cpu_fetch_mmuRsp_physicalAddress[18].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[19] <= io_cpu_fetch_mmuRsp_physicalAddress[19].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[20] <= io_cpu_fetch_mmuRsp_physicalAddress[20].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[21] <= io_cpu_fetch_mmuRsp_physicalAddress[21].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[22] <= io_cpu_fetch_mmuRsp_physicalAddress[22].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[23] <= io_cpu_fetch_mmuRsp_physicalAddress[23].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[24] <= io_cpu_fetch_mmuRsp_physicalAddress[24].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[25] <= io_cpu_fetch_mmuRsp_physicalAddress[25].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[26] <= io_cpu_fetch_mmuRsp_physicalAddress[26].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[27] <= io_cpu_fetch_mmuRsp_physicalAddress[27].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[28] <= io_cpu_fetch_mmuRsp_physicalAddress[28].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[29] <= io_cpu_fetch_mmuRsp_physicalAddress[29].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[30] <= io_cpu_fetch_mmuRsp_physicalAddress[30].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_fetch_physicalAddress[31] <= io_cpu_fetch_mmuRsp_physicalAddress[31].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_isValid => ~NO_FANOUT~
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[31].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[30].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[29].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[28].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[27].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[26].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[25].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[24].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[23].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[22].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[21].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[20].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[19].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[18].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[17].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[16].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[15].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[14].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[13].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[12].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[11].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[10].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[9].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[8].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[7].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[6].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[5].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[4].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[3].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[2].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[1].ENA
io_cpu_decode_isStuck => io_cpu_fetch_data_regNextWhen[0].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[31].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[30].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[29].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[28].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[27].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[26].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[25].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[24].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[23].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[22].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[21].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[20].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[19].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[18].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[17].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[16].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[15].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[14].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[13].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[12].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[11].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[10].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[9].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[8].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[7].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[6].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[5].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[4].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[3].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[2].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[1].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_physicalAddress[0].ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_isPaging.ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_allowExecute.ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_exception.ENA
io_cpu_decode_isStuck => decodeStage_mmuRsp_refilling.ENA
io_cpu_decode_isStuck => decodeStage_hit_valid.ENA
io_cpu_decode_isStuck => decodeStage_hit_error.ENA
io_cpu_decode_pc[0] => ~NO_FANOUT~
io_cpu_decode_pc[1] => ~NO_FANOUT~
io_cpu_decode_pc[2] => ~NO_FANOUT~
io_cpu_decode_pc[3] => ~NO_FANOUT~
io_cpu_decode_pc[4] => ~NO_FANOUT~
io_cpu_decode_pc[5] => ~NO_FANOUT~
io_cpu_decode_pc[6] => ~NO_FANOUT~
io_cpu_decode_pc[7] => ~NO_FANOUT~
io_cpu_decode_pc[8] => ~NO_FANOUT~
io_cpu_decode_pc[9] => ~NO_FANOUT~
io_cpu_decode_pc[10] => ~NO_FANOUT~
io_cpu_decode_pc[11] => ~NO_FANOUT~
io_cpu_decode_pc[12] => ~NO_FANOUT~
io_cpu_decode_pc[13] => ~NO_FANOUT~
io_cpu_decode_pc[14] => ~NO_FANOUT~
io_cpu_decode_pc[15] => ~NO_FANOUT~
io_cpu_decode_pc[16] => ~NO_FANOUT~
io_cpu_decode_pc[17] => ~NO_FANOUT~
io_cpu_decode_pc[18] => ~NO_FANOUT~
io_cpu_decode_pc[19] => ~NO_FANOUT~
io_cpu_decode_pc[20] => ~NO_FANOUT~
io_cpu_decode_pc[21] => ~NO_FANOUT~
io_cpu_decode_pc[22] => ~NO_FANOUT~
io_cpu_decode_pc[23] => ~NO_FANOUT~
io_cpu_decode_pc[24] => ~NO_FANOUT~
io_cpu_decode_pc[25] => ~NO_FANOUT~
io_cpu_decode_pc[26] => ~NO_FANOUT~
io_cpu_decode_pc[27] => ~NO_FANOUT~
io_cpu_decode_pc[28] => ~NO_FANOUT~
io_cpu_decode_pc[29] => ~NO_FANOUT~
io_cpu_decode_pc[30] => ~NO_FANOUT~
io_cpu_decode_pc[31] => ~NO_FANOUT~
io_cpu_decode_physicalAddress[0] <= decodeStage_mmuRsp_physicalAddress[0].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[1] <= decodeStage_mmuRsp_physicalAddress[1].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[2] <= decodeStage_mmuRsp_physicalAddress[2].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[3] <= decodeStage_mmuRsp_physicalAddress[3].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[4] <= decodeStage_mmuRsp_physicalAddress[4].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[5] <= decodeStage_mmuRsp_physicalAddress[5].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[6] <= decodeStage_mmuRsp_physicalAddress[6].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[7] <= decodeStage_mmuRsp_physicalAddress[7].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[8] <= decodeStage_mmuRsp_physicalAddress[8].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[9] <= decodeStage_mmuRsp_physicalAddress[9].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[10] <= decodeStage_mmuRsp_physicalAddress[10].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[11] <= decodeStage_mmuRsp_physicalAddress[11].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[12] <= decodeStage_mmuRsp_physicalAddress[12].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[13] <= decodeStage_mmuRsp_physicalAddress[13].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[14] <= decodeStage_mmuRsp_physicalAddress[14].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[15] <= decodeStage_mmuRsp_physicalAddress[15].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[16] <= decodeStage_mmuRsp_physicalAddress[16].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[17] <= decodeStage_mmuRsp_physicalAddress[17].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[18] <= decodeStage_mmuRsp_physicalAddress[18].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[19] <= decodeStage_mmuRsp_physicalAddress[19].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[20] <= decodeStage_mmuRsp_physicalAddress[20].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[21] <= decodeStage_mmuRsp_physicalAddress[21].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[22] <= decodeStage_mmuRsp_physicalAddress[22].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[23] <= decodeStage_mmuRsp_physicalAddress[23].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[24] <= decodeStage_mmuRsp_physicalAddress[24].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[25] <= decodeStage_mmuRsp_physicalAddress[25].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[26] <= decodeStage_mmuRsp_physicalAddress[26].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[27] <= decodeStage_mmuRsp_physicalAddress[27].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[28] <= decodeStage_mmuRsp_physicalAddress[28].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[29] <= decodeStage_mmuRsp_physicalAddress[29].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[30] <= decodeStage_mmuRsp_physicalAddress[30].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_physicalAddress[31] <= decodeStage_mmuRsp_physicalAddress[31].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[0] <= io_cpu_fetch_data_regNextWhen[0].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[1] <= io_cpu_fetch_data_regNextWhen[1].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[2] <= io_cpu_fetch_data_regNextWhen[2].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[3] <= io_cpu_fetch_data_regNextWhen[3].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[4] <= io_cpu_fetch_data_regNextWhen[4].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[5] <= io_cpu_fetch_data_regNextWhen[5].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[6] <= io_cpu_fetch_data_regNextWhen[6].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[7] <= io_cpu_fetch_data_regNextWhen[7].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[8] <= io_cpu_fetch_data_regNextWhen[8].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[9] <= io_cpu_fetch_data_regNextWhen[9].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[10] <= io_cpu_fetch_data_regNextWhen[10].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[11] <= io_cpu_fetch_data_regNextWhen[11].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[12] <= io_cpu_fetch_data_regNextWhen[12].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[13] <= io_cpu_fetch_data_regNextWhen[13].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[14] <= io_cpu_fetch_data_regNextWhen[14].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[15] <= io_cpu_fetch_data_regNextWhen[15].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[16] <= io_cpu_fetch_data_regNextWhen[16].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[17] <= io_cpu_fetch_data_regNextWhen[17].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[18] <= io_cpu_fetch_data_regNextWhen[18].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[19] <= io_cpu_fetch_data_regNextWhen[19].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[20] <= io_cpu_fetch_data_regNextWhen[20].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[21] <= io_cpu_fetch_data_regNextWhen[21].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[22] <= io_cpu_fetch_data_regNextWhen[22].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[23] <= io_cpu_fetch_data_regNextWhen[23].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[24] <= io_cpu_fetch_data_regNextWhen[24].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[25] <= io_cpu_fetch_data_regNextWhen[25].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[26] <= io_cpu_fetch_data_regNextWhen[26].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[27] <= io_cpu_fetch_data_regNextWhen[27].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[28] <= io_cpu_fetch_data_regNextWhen[28].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[29] <= io_cpu_fetch_data_regNextWhen[29].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[30] <= io_cpu_fetch_data_regNextWhen[30].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_data[31] <= io_cpu_fetch_data_regNextWhen[31].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_cacheMiss <= decodeStage_hit_valid.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_error <= io_cpu_decode_error.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_mmuRefilling <= decodeStage_mmuRsp_refilling.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_mmuException <= io_cpu_decode_mmuException.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_decode_isUser => ~NO_FANOUT~
io_cpu_fill_valid => lineLoader_valid.OUTPUTSELECT
io_cpu_fill_valid => lineLoader_address[31].ENA
io_cpu_fill_valid => lineLoader_address[30].ENA
io_cpu_fill_valid => lineLoader_address[29].ENA
io_cpu_fill_valid => lineLoader_address[28].ENA
io_cpu_fill_valid => lineLoader_address[27].ENA
io_cpu_fill_valid => lineLoader_address[26].ENA
io_cpu_fill_valid => lineLoader_address[25].ENA
io_cpu_fill_valid => lineLoader_address[24].ENA
io_cpu_fill_valid => lineLoader_address[23].ENA
io_cpu_fill_valid => lineLoader_address[22].ENA
io_cpu_fill_valid => lineLoader_address[21].ENA
io_cpu_fill_valid => lineLoader_address[20].ENA
io_cpu_fill_valid => lineLoader_address[19].ENA
io_cpu_fill_valid => lineLoader_address[18].ENA
io_cpu_fill_valid => lineLoader_address[17].ENA
io_cpu_fill_valid => lineLoader_address[16].ENA
io_cpu_fill_valid => lineLoader_address[15].ENA
io_cpu_fill_valid => lineLoader_address[14].ENA
io_cpu_fill_valid => lineLoader_address[13].ENA
io_cpu_fill_valid => lineLoader_address[12].ENA
io_cpu_fill_valid => lineLoader_address[11].ENA
io_cpu_fill_valid => lineLoader_address[10].ENA
io_cpu_fill_valid => lineLoader_address[9].ENA
io_cpu_fill_valid => lineLoader_address[8].ENA
io_cpu_fill_valid => lineLoader_address[7].ENA
io_cpu_fill_valid => lineLoader_address[6].ENA
io_cpu_fill_valid => lineLoader_address[5].ENA
io_cpu_fill_payload[0] => ~NO_FANOUT~
io_cpu_fill_payload[1] => ~NO_FANOUT~
io_cpu_fill_payload[2] => ~NO_FANOUT~
io_cpu_fill_payload[3] => ~NO_FANOUT~
io_cpu_fill_payload[4] => ~NO_FANOUT~
io_cpu_fill_payload[5] => lineLoader_address[5].DATAIN
io_cpu_fill_payload[6] => lineLoader_address[6].DATAIN
io_cpu_fill_payload[7] => lineLoader_address[7].DATAIN
io_cpu_fill_payload[8] => lineLoader_address[8].DATAIN
io_cpu_fill_payload[9] => lineLoader_address[9].DATAIN
io_cpu_fill_payload[10] => lineLoader_address[10].DATAIN
io_cpu_fill_payload[11] => lineLoader_address[11].DATAIN
io_cpu_fill_payload[12] => lineLoader_address[12].DATAIN
io_cpu_fill_payload[13] => lineLoader_address[13].DATAIN
io_cpu_fill_payload[14] => lineLoader_address[14].DATAIN
io_cpu_fill_payload[15] => lineLoader_address[15].DATAIN
io_cpu_fill_payload[16] => lineLoader_address[16].DATAIN
io_cpu_fill_payload[17] => lineLoader_address[17].DATAIN
io_cpu_fill_payload[18] => lineLoader_address[18].DATAIN
io_cpu_fill_payload[19] => lineLoader_address[19].DATAIN
io_cpu_fill_payload[20] => lineLoader_address[20].DATAIN
io_cpu_fill_payload[21] => lineLoader_address[21].DATAIN
io_cpu_fill_payload[22] => lineLoader_address[22].DATAIN
io_cpu_fill_payload[23] => lineLoader_address[23].DATAIN
io_cpu_fill_payload[24] => lineLoader_address[24].DATAIN
io_cpu_fill_payload[25] => lineLoader_address[25].DATAIN
io_cpu_fill_payload[26] => lineLoader_address[26].DATAIN
io_cpu_fill_payload[27] => lineLoader_address[27].DATAIN
io_cpu_fill_payload[28] => lineLoader_address[28].DATAIN
io_cpu_fill_payload[29] => lineLoader_address[29].DATAIN
io_cpu_fill_payload[30] => lineLoader_address[30].DATAIN
io_cpu_fill_payload[31] => lineLoader_address[31].DATAIN
io_mem_cmd_valid <= io_mem_cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_ready => io_mem_cmd_fire.IN1
io_mem_cmd_payload_address[0] <= <GND>
io_mem_cmd_payload_address[1] <= <GND>
io_mem_cmd_payload_address[2] <= <GND>
io_mem_cmd_payload_address[3] <= <GND>
io_mem_cmd_payload_address[4] <= <GND>
io_mem_cmd_payload_address[5] <= io_mem_cmd_payload_address[5].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[6] <= io_mem_cmd_payload_address[6].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[7] <= io_mem_cmd_payload_address[7].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[8] <= io_mem_cmd_payload_address[8].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[9] <= io_mem_cmd_payload_address[9].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[10] <= io_mem_cmd_payload_address[10].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[11] <= io_mem_cmd_payload_address[11].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[12] <= io_mem_cmd_payload_address[12].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[13] <= io_mem_cmd_payload_address[13].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[14] <= io_mem_cmd_payload_address[14].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[15] <= io_mem_cmd_payload_address[15].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[16] <= io_mem_cmd_payload_address[16].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[17] <= io_mem_cmd_payload_address[17].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[18] <= io_mem_cmd_payload_address[18].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[19] <= io_mem_cmd_payload_address[19].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[20] <= io_mem_cmd_payload_address[20].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[21] <= io_mem_cmd_payload_address[21].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[22] <= io_mem_cmd_payload_address[22].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[23] <= io_mem_cmd_payload_address[23].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[24] <= io_mem_cmd_payload_address[24].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[25] <= io_mem_cmd_payload_address[25].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[26] <= io_mem_cmd_payload_address[26].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[27] <= io_mem_cmd_payload_address[27].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[28] <= io_mem_cmd_payload_address[28].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[29] <= io_mem_cmd_payload_address[29].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[30] <= io_mem_cmd_payload_address[30].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[31] <= io_mem_cmd_payload_address[31].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_size[0] <= <VCC>
io_mem_cmd_payload_size[1] <= <GND>
io_mem_cmd_payload_size[2] <= <VCC>
io_mem_rsp_valid => lineLoader_fire.OUTPUTSELECT
io_mem_rsp_valid => lineLoader_wordIndex.OUTPUTSELECT
io_mem_rsp_valid => lineLoader_wordIndex.OUTPUTSELECT
io_mem_rsp_valid => lineLoader_wordIndex.OUTPUTSELECT
io_mem_rsp_valid => lineLoader_hadError.OUTPUTSELECT
io_mem_rsp_valid => banks_0.we_a.DATAIN
io_mem_rsp_valid => banks_0.WE
io_mem_rsp_payload_data[0] => banks_0.data_a[0].DATAIN
io_mem_rsp_payload_data[0] => banks_0.DATAIN
io_mem_rsp_payload_data[1] => banks_0.data_a[1].DATAIN
io_mem_rsp_payload_data[1] => banks_0.DATAIN1
io_mem_rsp_payload_data[2] => banks_0.data_a[2].DATAIN
io_mem_rsp_payload_data[2] => banks_0.DATAIN2
io_mem_rsp_payload_data[3] => banks_0.data_a[3].DATAIN
io_mem_rsp_payload_data[3] => banks_0.DATAIN3
io_mem_rsp_payload_data[4] => banks_0.data_a[4].DATAIN
io_mem_rsp_payload_data[4] => banks_0.DATAIN4
io_mem_rsp_payload_data[5] => banks_0.data_a[5].DATAIN
io_mem_rsp_payload_data[5] => banks_0.DATAIN5
io_mem_rsp_payload_data[6] => banks_0.data_a[6].DATAIN
io_mem_rsp_payload_data[6] => banks_0.DATAIN6
io_mem_rsp_payload_data[7] => banks_0.data_a[7].DATAIN
io_mem_rsp_payload_data[7] => banks_0.DATAIN7
io_mem_rsp_payload_data[8] => banks_0.data_a[8].DATAIN
io_mem_rsp_payload_data[8] => banks_0.DATAIN8
io_mem_rsp_payload_data[9] => banks_0.data_a[9].DATAIN
io_mem_rsp_payload_data[9] => banks_0.DATAIN9
io_mem_rsp_payload_data[10] => banks_0.data_a[10].DATAIN
io_mem_rsp_payload_data[10] => banks_0.DATAIN10
io_mem_rsp_payload_data[11] => banks_0.data_a[11].DATAIN
io_mem_rsp_payload_data[11] => banks_0.DATAIN11
io_mem_rsp_payload_data[12] => banks_0.data_a[12].DATAIN
io_mem_rsp_payload_data[12] => banks_0.DATAIN12
io_mem_rsp_payload_data[13] => banks_0.data_a[13].DATAIN
io_mem_rsp_payload_data[13] => banks_0.DATAIN13
io_mem_rsp_payload_data[14] => banks_0.data_a[14].DATAIN
io_mem_rsp_payload_data[14] => banks_0.DATAIN14
io_mem_rsp_payload_data[15] => banks_0.data_a[15].DATAIN
io_mem_rsp_payload_data[15] => banks_0.DATAIN15
io_mem_rsp_payload_data[16] => banks_0.data_a[16].DATAIN
io_mem_rsp_payload_data[16] => banks_0.DATAIN16
io_mem_rsp_payload_data[17] => banks_0.data_a[17].DATAIN
io_mem_rsp_payload_data[17] => banks_0.DATAIN17
io_mem_rsp_payload_data[18] => banks_0.data_a[18].DATAIN
io_mem_rsp_payload_data[18] => banks_0.DATAIN18
io_mem_rsp_payload_data[19] => banks_0.data_a[19].DATAIN
io_mem_rsp_payload_data[19] => banks_0.DATAIN19
io_mem_rsp_payload_data[20] => banks_0.data_a[20].DATAIN
io_mem_rsp_payload_data[20] => banks_0.DATAIN20
io_mem_rsp_payload_data[21] => banks_0.data_a[21].DATAIN
io_mem_rsp_payload_data[21] => banks_0.DATAIN21
io_mem_rsp_payload_data[22] => banks_0.data_a[22].DATAIN
io_mem_rsp_payload_data[22] => banks_0.DATAIN22
io_mem_rsp_payload_data[23] => banks_0.data_a[23].DATAIN
io_mem_rsp_payload_data[23] => banks_0.DATAIN23
io_mem_rsp_payload_data[24] => banks_0.data_a[24].DATAIN
io_mem_rsp_payload_data[24] => banks_0.DATAIN24
io_mem_rsp_payload_data[25] => banks_0.data_a[25].DATAIN
io_mem_rsp_payload_data[25] => banks_0.DATAIN25
io_mem_rsp_payload_data[26] => banks_0.data_a[26].DATAIN
io_mem_rsp_payload_data[26] => banks_0.DATAIN26
io_mem_rsp_payload_data[27] => banks_0.data_a[27].DATAIN
io_mem_rsp_payload_data[27] => banks_0.DATAIN27
io_mem_rsp_payload_data[28] => banks_0.data_a[28].DATAIN
io_mem_rsp_payload_data[28] => banks_0.DATAIN28
io_mem_rsp_payload_data[29] => banks_0.data_a[29].DATAIN
io_mem_rsp_payload_data[29] => banks_0.DATAIN29
io_mem_rsp_payload_data[30] => banks_0.data_a[30].DATAIN
io_mem_rsp_payload_data[30] => banks_0.DATAIN30
io_mem_rsp_payload_data[31] => banks_0.data_a[31].DATAIN
io_mem_rsp_payload_data[31] => banks_0.DATAIN31
io_mem_rsp_payload_error => lineLoader_write_tag_0_payload_data_error.IN1
io_mem_rsp_payload_error => lineLoader_hadError.OUTPUTSELECT
clk => banks_0.we_a.CLK
clk => banks_0.waddr_a[9].CLK
clk => banks_0.waddr_a[8].CLK
clk => banks_0.waddr_a[7].CLK
clk => banks_0.waddr_a[6].CLK
clk => banks_0.waddr_a[5].CLK
clk => banks_0.waddr_a[4].CLK
clk => banks_0.waddr_a[3].CLK
clk => banks_0.waddr_a[2].CLK
clk => banks_0.waddr_a[1].CLK
clk => banks_0.waddr_a[0].CLK
clk => banks_0.data_a[31].CLK
clk => banks_0.data_a[30].CLK
clk => banks_0.data_a[29].CLK
clk => banks_0.data_a[28].CLK
clk => banks_0.data_a[27].CLK
clk => banks_0.data_a[26].CLK
clk => banks_0.data_a[25].CLK
clk => banks_0.data_a[24].CLK
clk => banks_0.data_a[23].CLK
clk => banks_0.data_a[22].CLK
clk => banks_0.data_a[21].CLK
clk => banks_0.data_a[20].CLK
clk => banks_0.data_a[19].CLK
clk => banks_0.data_a[18].CLK
clk => banks_0.data_a[17].CLK
clk => banks_0.data_a[16].CLK
clk => banks_0.data_a[15].CLK
clk => banks_0.data_a[14].CLK
clk => banks_0.data_a[13].CLK
clk => banks_0.data_a[12].CLK
clk => banks_0.data_a[11].CLK
clk => banks_0.data_a[10].CLK
clk => banks_0.data_a[9].CLK
clk => banks_0.data_a[8].CLK
clk => banks_0.data_a[7].CLK
clk => banks_0.data_a[6].CLK
clk => banks_0.data_a[5].CLK
clk => banks_0.data_a[4].CLK
clk => banks_0.data_a[3].CLK
clk => banks_0.data_a[2].CLK
clk => banks_0.data_a[1].CLK
clk => banks_0.data_a[0].CLK
clk => ways_0_tags.we_a.CLK
clk => ways_0_tags.waddr_a[6].CLK
clk => ways_0_tags.waddr_a[5].CLK
clk => ways_0_tags.waddr_a[4].CLK
clk => ways_0_tags.waddr_a[3].CLK
clk => ways_0_tags.waddr_a[2].CLK
clk => ways_0_tags.waddr_a[1].CLK
clk => ways_0_tags.waddr_a[0].CLK
clk => ways_0_tags.data_a[21].CLK
clk => ways_0_tags.data_a[20].CLK
clk => ways_0_tags.data_a[19].CLK
clk => ways_0_tags.data_a[18].CLK
clk => ways_0_tags.data_a[17].CLK
clk => ways_0_tags.data_a[16].CLK
clk => ways_0_tags.data_a[15].CLK
clk => ways_0_tags.data_a[14].CLK
clk => ways_0_tags.data_a[13].CLK
clk => ways_0_tags.data_a[12].CLK
clk => ways_0_tags.data_a[11].CLK
clk => ways_0_tags.data_a[10].CLK
clk => ways_0_tags.data_a[9].CLK
clk => ways_0_tags.data_a[8].CLK
clk => ways_0_tags.data_a[7].CLK
clk => ways_0_tags.data_a[6].CLK
clk => ways_0_tags.data_a[5].CLK
clk => ways_0_tags.data_a[4].CLK
clk => ways_0_tags.data_a[3].CLK
clk => ways_0_tags.data_a[2].CLK
clk => ways_0_tags.data_a[1].CLK
clk => ways_0_tags.data_a[0].CLK
clk => decodeStage_hit_error.CLK
clk => decodeStage_hit_valid.CLK
clk => decodeStage_mmuRsp_refilling.CLK
clk => decodeStage_mmuRsp_exception.CLK
clk => decodeStage_mmuRsp_allowExecute.CLK
clk => decodeStage_mmuRsp_isPaging.CLK
clk => decodeStage_mmuRsp_physicalAddress[0].CLK
clk => decodeStage_mmuRsp_physicalAddress[1].CLK
clk => decodeStage_mmuRsp_physicalAddress[2].CLK
clk => decodeStage_mmuRsp_physicalAddress[3].CLK
clk => decodeStage_mmuRsp_physicalAddress[4].CLK
clk => decodeStage_mmuRsp_physicalAddress[5].CLK
clk => decodeStage_mmuRsp_physicalAddress[6].CLK
clk => decodeStage_mmuRsp_physicalAddress[7].CLK
clk => decodeStage_mmuRsp_physicalAddress[8].CLK
clk => decodeStage_mmuRsp_physicalAddress[9].CLK
clk => decodeStage_mmuRsp_physicalAddress[10].CLK
clk => decodeStage_mmuRsp_physicalAddress[11].CLK
clk => decodeStage_mmuRsp_physicalAddress[12].CLK
clk => decodeStage_mmuRsp_physicalAddress[13].CLK
clk => decodeStage_mmuRsp_physicalAddress[14].CLK
clk => decodeStage_mmuRsp_physicalAddress[15].CLK
clk => decodeStage_mmuRsp_physicalAddress[16].CLK
clk => decodeStage_mmuRsp_physicalAddress[17].CLK
clk => decodeStage_mmuRsp_physicalAddress[18].CLK
clk => decodeStage_mmuRsp_physicalAddress[19].CLK
clk => decodeStage_mmuRsp_physicalAddress[20].CLK
clk => decodeStage_mmuRsp_physicalAddress[21].CLK
clk => decodeStage_mmuRsp_physicalAddress[22].CLK
clk => decodeStage_mmuRsp_physicalAddress[23].CLK
clk => decodeStage_mmuRsp_physicalAddress[24].CLK
clk => decodeStage_mmuRsp_physicalAddress[25].CLK
clk => decodeStage_mmuRsp_physicalAddress[26].CLK
clk => decodeStage_mmuRsp_physicalAddress[27].CLK
clk => decodeStage_mmuRsp_physicalAddress[28].CLK
clk => decodeStage_mmuRsp_physicalAddress[29].CLK
clk => decodeStage_mmuRsp_physicalAddress[30].CLK
clk => decodeStage_mmuRsp_physicalAddress[31].CLK
clk => io_cpu_fetch_data_regNextWhen[0].CLK
clk => io_cpu_fetch_data_regNextWhen[1].CLK
clk => io_cpu_fetch_data_regNextWhen[2].CLK
clk => io_cpu_fetch_data_regNextWhen[3].CLK
clk => io_cpu_fetch_data_regNextWhen[4].CLK
clk => io_cpu_fetch_data_regNextWhen[5].CLK
clk => io_cpu_fetch_data_regNextWhen[6].CLK
clk => io_cpu_fetch_data_regNextWhen[7].CLK
clk => io_cpu_fetch_data_regNextWhen[8].CLK
clk => io_cpu_fetch_data_regNextWhen[9].CLK
clk => io_cpu_fetch_data_regNextWhen[10].CLK
clk => io_cpu_fetch_data_regNextWhen[11].CLK
clk => io_cpu_fetch_data_regNextWhen[12].CLK
clk => io_cpu_fetch_data_regNextWhen[13].CLK
clk => io_cpu_fetch_data_regNextWhen[14].CLK
clk => io_cpu_fetch_data_regNextWhen[15].CLK
clk => io_cpu_fetch_data_regNextWhen[16].CLK
clk => io_cpu_fetch_data_regNextWhen[17].CLK
clk => io_cpu_fetch_data_regNextWhen[18].CLK
clk => io_cpu_fetch_data_regNextWhen[19].CLK
clk => io_cpu_fetch_data_regNextWhen[20].CLK
clk => io_cpu_fetch_data_regNextWhen[21].CLK
clk => io_cpu_fetch_data_regNextWhen[22].CLK
clk => io_cpu_fetch_data_regNextWhen[23].CLK
clk => io_cpu_fetch_data_regNextWhen[24].CLK
clk => io_cpu_fetch_data_regNextWhen[25].CLK
clk => io_cpu_fetch_data_regNextWhen[26].CLK
clk => io_cpu_fetch_data_regNextWhen[27].CLK
clk => io_cpu_fetch_data_regNextWhen[28].CLK
clk => io_cpu_fetch_data_regNextWhen[29].CLK
clk => io_cpu_fetch_data_regNextWhen[30].CLK
clk => io_cpu_fetch_data_regNextWhen[31].CLK
clk => _zz_when_InstructionCache_l342.CLK
clk => lineLoader_flushCounter[0].CLK
clk => lineLoader_flushCounter[1].CLK
clk => lineLoader_flushCounter[2].CLK
clk => lineLoader_flushCounter[3].CLK
clk => lineLoader_flushCounter[4].CLK
clk => lineLoader_flushCounter[5].CLK
clk => lineLoader_flushCounter[6].CLK
clk => lineLoader_flushCounter[7].CLK
clk => lineLoader_address[5].CLK
clk => lineLoader_address[6].CLK
clk => lineLoader_address[7].CLK
clk => lineLoader_address[8].CLK
clk => lineLoader_address[9].CLK
clk => lineLoader_address[10].CLK
clk => lineLoader_address[11].CLK
clk => lineLoader_address[12].CLK
clk => lineLoader_address[13].CLK
clk => lineLoader_address[14].CLK
clk => lineLoader_address[15].CLK
clk => lineLoader_address[16].CLK
clk => lineLoader_address[17].CLK
clk => lineLoader_address[18].CLK
clk => lineLoader_address[19].CLK
clk => lineLoader_address[20].CLK
clk => lineLoader_address[21].CLK
clk => lineLoader_address[22].CLK
clk => lineLoader_address[23].CLK
clk => lineLoader_address[24].CLK
clk => lineLoader_address[25].CLK
clk => lineLoader_address[26].CLK
clk => lineLoader_address[27].CLK
clk => lineLoader_address[28].CLK
clk => lineLoader_address[29].CLK
clk => lineLoader_address[30].CLK
clk => lineLoader_address[31].CLK
clk => lineLoader_wordIndex[0].CLK
clk => lineLoader_wordIndex[1].CLK
clk => lineLoader_wordIndex[2].CLK
clk => lineLoader_cmdSent.CLK
clk => lineLoader_flushPending.CLK
clk => lineLoader_hadError.CLK
clk => lineLoader_valid.CLK
clk => _zz_ways_0_tags_port1[0].CLK
clk => _zz_ways_0_tags_port1[1].CLK
clk => _zz_ways_0_tags_port1[2].CLK
clk => _zz_ways_0_tags_port1[3].CLK
clk => _zz_ways_0_tags_port1[4].CLK
clk => _zz_ways_0_tags_port1[5].CLK
clk => _zz_ways_0_tags_port1[6].CLK
clk => _zz_ways_0_tags_port1[7].CLK
clk => _zz_ways_0_tags_port1[8].CLK
clk => _zz_ways_0_tags_port1[9].CLK
clk => _zz_ways_0_tags_port1[10].CLK
clk => _zz_ways_0_tags_port1[11].CLK
clk => _zz_ways_0_tags_port1[12].CLK
clk => _zz_ways_0_tags_port1[13].CLK
clk => _zz_ways_0_tags_port1[14].CLK
clk => _zz_ways_0_tags_port1[15].CLK
clk => _zz_ways_0_tags_port1[16].CLK
clk => _zz_ways_0_tags_port1[17].CLK
clk => _zz_ways_0_tags_port1[18].CLK
clk => _zz_ways_0_tags_port1[19].CLK
clk => _zz_ways_0_tags_port1[20].CLK
clk => _zz_ways_0_tags_port1[21].CLK
clk => _zz_banks_0_port1[0].CLK
clk => _zz_banks_0_port1[1].CLK
clk => _zz_banks_0_port1[2].CLK
clk => _zz_banks_0_port1[3].CLK
clk => _zz_banks_0_port1[4].CLK
clk => _zz_banks_0_port1[5].CLK
clk => _zz_banks_0_port1[6].CLK
clk => _zz_banks_0_port1[7].CLK
clk => _zz_banks_0_port1[8].CLK
clk => _zz_banks_0_port1[9].CLK
clk => _zz_banks_0_port1[10].CLK
clk => _zz_banks_0_port1[11].CLK
clk => _zz_banks_0_port1[12].CLK
clk => _zz_banks_0_port1[13].CLK
clk => _zz_banks_0_port1[14].CLK
clk => _zz_banks_0_port1[15].CLK
clk => _zz_banks_0_port1[16].CLK
clk => _zz_banks_0_port1[17].CLK
clk => _zz_banks_0_port1[18].CLK
clk => _zz_banks_0_port1[19].CLK
clk => _zz_banks_0_port1[20].CLK
clk => _zz_banks_0_port1[21].CLK
clk => _zz_banks_0_port1[22].CLK
clk => _zz_banks_0_port1[23].CLK
clk => _zz_banks_0_port1[24].CLK
clk => _zz_banks_0_port1[25].CLK
clk => _zz_banks_0_port1[26].CLK
clk => _zz_banks_0_port1[27].CLK
clk => _zz_banks_0_port1[28].CLK
clk => _zz_banks_0_port1[29].CLK
clk => _zz_banks_0_port1[30].CLK
clk => _zz_banks_0_port1[31].CLK
clk => banks_0.CLK0
clk => ways_0_tags.CLK0
reset => lineLoader_valid.OUTPUTSELECT
reset => lineLoader_hadError.OUTPUTSELECT
reset => lineLoader_flushPending.OUTPUTSELECT
reset => lineLoader_cmdSent.OUTPUTSELECT
reset => lineLoader_wordIndex.OUTPUTSELECT
reset => lineLoader_wordIndex.OUTPUTSELECT
reset => lineLoader_wordIndex.OUTPUTSELECT


|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1
io_cpu_execute_isValid => when_DataCache_l667.IN0
io_cpu_execute_isValid => stageB_flusher_start.IN1
io_cpu_execute_address[0] => ShiftLeft0.IN3
io_cpu_execute_address[1] => ShiftLeft0.IN2
io_cpu_execute_address[2] => Equal0.IN9
io_cpu_execute_address[2] => ways_0_data_symbol0.RADDR
io_cpu_execute_address[2] => ways_0_data_symbol1.RADDR
io_cpu_execute_address[2] => ways_0_data_symbol2.RADDR
io_cpu_execute_address[2] => ways_0_data_symbol3.RADDR
io_cpu_execute_address[3] => Equal0.IN8
io_cpu_execute_address[3] => ways_0_data_symbol0.RADDR1
io_cpu_execute_address[3] => ways_0_data_symbol1.RADDR1
io_cpu_execute_address[3] => ways_0_data_symbol2.RADDR1
io_cpu_execute_address[3] => ways_0_data_symbol3.RADDR1
io_cpu_execute_address[4] => Equal0.IN7
io_cpu_execute_address[4] => ways_0_data_symbol0.RADDR2
io_cpu_execute_address[4] => ways_0_data_symbol1.RADDR2
io_cpu_execute_address[4] => ways_0_data_symbol2.RADDR2
io_cpu_execute_address[4] => ways_0_data_symbol3.RADDR2
io_cpu_execute_address[5] => Equal0.IN6
io_cpu_execute_address[5] => ways_0_tags.RADDR
io_cpu_execute_address[5] => ways_0_data_symbol0.RADDR3
io_cpu_execute_address[5] => ways_0_data_symbol1.RADDR3
io_cpu_execute_address[5] => ways_0_data_symbol2.RADDR3
io_cpu_execute_address[5] => ways_0_data_symbol3.RADDR3
io_cpu_execute_address[6] => Equal0.IN5
io_cpu_execute_address[6] => ways_0_tags.RADDR1
io_cpu_execute_address[6] => ways_0_data_symbol0.RADDR4
io_cpu_execute_address[6] => ways_0_data_symbol1.RADDR4
io_cpu_execute_address[6] => ways_0_data_symbol2.RADDR4
io_cpu_execute_address[6] => ways_0_data_symbol3.RADDR4
io_cpu_execute_address[7] => Equal0.IN4
io_cpu_execute_address[7] => ways_0_tags.RADDR2
io_cpu_execute_address[7] => ways_0_data_symbol0.RADDR5
io_cpu_execute_address[7] => ways_0_data_symbol1.RADDR5
io_cpu_execute_address[7] => ways_0_data_symbol2.RADDR5
io_cpu_execute_address[7] => ways_0_data_symbol3.RADDR5
io_cpu_execute_address[8] => Equal0.IN3
io_cpu_execute_address[8] => ways_0_tags.RADDR3
io_cpu_execute_address[8] => ways_0_data_symbol0.RADDR6
io_cpu_execute_address[8] => ways_0_data_symbol1.RADDR6
io_cpu_execute_address[8] => ways_0_data_symbol2.RADDR6
io_cpu_execute_address[8] => ways_0_data_symbol3.RADDR6
io_cpu_execute_address[9] => Equal0.IN2
io_cpu_execute_address[9] => ways_0_tags.RADDR4
io_cpu_execute_address[9] => ways_0_data_symbol0.RADDR7
io_cpu_execute_address[9] => ways_0_data_symbol1.RADDR7
io_cpu_execute_address[9] => ways_0_data_symbol2.RADDR7
io_cpu_execute_address[9] => ways_0_data_symbol3.RADDR7
io_cpu_execute_address[10] => Equal0.IN1
io_cpu_execute_address[10] => ways_0_tags.RADDR5
io_cpu_execute_address[10] => ways_0_data_symbol0.RADDR8
io_cpu_execute_address[10] => ways_0_data_symbol1.RADDR8
io_cpu_execute_address[10] => ways_0_data_symbol2.RADDR8
io_cpu_execute_address[10] => ways_0_data_symbol3.RADDR8
io_cpu_execute_address[11] => Equal0.IN0
io_cpu_execute_address[11] => ways_0_tags.RADDR6
io_cpu_execute_address[11] => ways_0_data_symbol0.RADDR9
io_cpu_execute_address[11] => ways_0_data_symbol1.RADDR9
io_cpu_execute_address[11] => ways_0_data_symbol2.RADDR9
io_cpu_execute_address[11] => ways_0_data_symbol3.RADDR9
io_cpu_execute_address[12] => ~NO_FANOUT~
io_cpu_execute_address[13] => ~NO_FANOUT~
io_cpu_execute_address[14] => ~NO_FANOUT~
io_cpu_execute_address[15] => ~NO_FANOUT~
io_cpu_execute_address[16] => ~NO_FANOUT~
io_cpu_execute_address[17] => ~NO_FANOUT~
io_cpu_execute_address[18] => ~NO_FANOUT~
io_cpu_execute_address[19] => ~NO_FANOUT~
io_cpu_execute_address[20] => ~NO_FANOUT~
io_cpu_execute_address[21] => ~NO_FANOUT~
io_cpu_execute_address[22] => ~NO_FANOUT~
io_cpu_execute_address[23] => ~NO_FANOUT~
io_cpu_execute_address[24] => ~NO_FANOUT~
io_cpu_execute_address[25] => ~NO_FANOUT~
io_cpu_execute_address[26] => ~NO_FANOUT~
io_cpu_execute_address[27] => ~NO_FANOUT~
io_cpu_execute_address[28] => ~NO_FANOUT~
io_cpu_execute_address[29] => ~NO_FANOUT~
io_cpu_execute_address[30] => ~NO_FANOUT~
io_cpu_execute_address[31] => ~NO_FANOUT~
io_cpu_execute_haltIt <= stageB_flusher_counter[7].DB_MAX_OUTPUT_PORT_TYPE
io_cpu_execute_args_wr => stageA_request_wr.DATAIN
io_cpu_execute_args_size[0] => Mux0.IN5
io_cpu_execute_args_size[0] => stageA_request_size[0].DATAIN
io_cpu_execute_args_size[1] => Mux0.IN4
io_cpu_execute_args_size[1] => ShiftLeft0.IN4
io_cpu_execute_args_size[1] => ShiftLeft0.IN5
io_cpu_execute_args_size[1] => stageA_request_size[1].DATAIN
io_cpu_execute_args_isLrsc => stageA_request_isLrsc.DATAIN
io_cpu_execute_args_isAmo => stageA_request_isAmo.DATAIN
io_cpu_execute_args_amoCtrl_swap => stageA_request_amoCtrl_swap.DATAIN
io_cpu_execute_args_amoCtrl_alu[0] => stageA_request_amoCtrl_alu[0].DATAIN
io_cpu_execute_args_amoCtrl_alu[1] => stageA_request_amoCtrl_alu[1].DATAIN
io_cpu_execute_args_amoCtrl_alu[2] => stageA_request_amoCtrl_alu[2].DATAIN
io_cpu_execute_args_totalyConsistent => ~NO_FANOUT~
io_cpu_execute_refilling <= loader_valid.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_isValid => stageB_flusher_start.IN1
io_cpu_memory_isStuck => _zz_ways_0_tagsReadRsp_valid.IN1
io_cpu_memory_isStuck => when_DataCache_l667.IN1
io_cpu_memory_isStuck => _zz_ways_0_dataReadRspMem.IN1
io_cpu_memory_isStuck => stageA_request_wr.ENA
io_cpu_memory_isStuck => stageA_request_size[1].ENA
io_cpu_memory_isStuck => stageA_request_size[0].ENA
io_cpu_memory_isStuck => stageA_request_isLrsc.ENA
io_cpu_memory_isStuck => stageA_request_isAmo.ENA
io_cpu_memory_isStuck => stageA_request_amoCtrl_swap.ENA
io_cpu_memory_isStuck => stageA_request_amoCtrl_alu[2].ENA
io_cpu_memory_isStuck => stageA_request_amoCtrl_alu[1].ENA
io_cpu_memory_isStuck => stageA_request_amoCtrl_alu[0].ENA
io_cpu_memory_isStuck => stageA_mask[3].ENA
io_cpu_memory_isStuck => stageA_mask[2].ENA
io_cpu_memory_isStuck => stageA_mask[1].ENA
io_cpu_memory_isStuck => stageA_mask[0].ENA
io_cpu_memory_isStuck => stageA_wayInvalidate[0].ENA
io_cpu_memory_isStuck => stage0_dataColisions_regNextWhen[0].ENA
io_cpu_memory_isWrite <= stageA_request_wr.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_memory_address[0] => stageB_unaligned.IN1
io_cpu_memory_address[0] => Equal8.IN1
io_cpu_memory_address[1] => Equal8.IN0
io_cpu_memory_address[2] => Equal3.IN9
io_cpu_memory_address[3] => Equal3.IN8
io_cpu_memory_address[4] => Equal3.IN7
io_cpu_memory_address[5] => Equal3.IN6
io_cpu_memory_address[6] => Equal3.IN5
io_cpu_memory_address[7] => Equal3.IN4
io_cpu_memory_address[8] => Equal3.IN3
io_cpu_memory_address[9] => Equal3.IN2
io_cpu_memory_address[10] => Equal3.IN1
io_cpu_memory_address[11] => Equal3.IN0
io_cpu_memory_address[12] => ~NO_FANOUT~
io_cpu_memory_address[13] => ~NO_FANOUT~
io_cpu_memory_address[14] => ~NO_FANOUT~
io_cpu_memory_address[15] => ~NO_FANOUT~
io_cpu_memory_address[16] => ~NO_FANOUT~
io_cpu_memory_address[17] => ~NO_FANOUT~
io_cpu_memory_address[18] => ~NO_FANOUT~
io_cpu_memory_address[19] => ~NO_FANOUT~
io_cpu_memory_address[20] => ~NO_FANOUT~
io_cpu_memory_address[21] => ~NO_FANOUT~
io_cpu_memory_address[22] => ~NO_FANOUT~
io_cpu_memory_address[23] => ~NO_FANOUT~
io_cpu_memory_address[24] => ~NO_FANOUT~
io_cpu_memory_address[25] => ~NO_FANOUT~
io_cpu_memory_address[26] => ~NO_FANOUT~
io_cpu_memory_address[27] => ~NO_FANOUT~
io_cpu_memory_address[28] => ~NO_FANOUT~
io_cpu_memory_address[29] => ~NO_FANOUT~
io_cpu_memory_address[30] => ~NO_FANOUT~
io_cpu_memory_address[31] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_physicalAddress[0] => stageB_mmuRsp_physicalAddress[0].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[1] => stageB_mmuRsp_physicalAddress[1].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[2] => stageB_mmuRsp_physicalAddress[2].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[3] => stageB_mmuRsp_physicalAddress[3].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[4] => stageB_mmuRsp_physicalAddress[4].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[5] => stageB_mmuRsp_physicalAddress[5].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[6] => stageB_mmuRsp_physicalAddress[6].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[7] => stageB_mmuRsp_physicalAddress[7].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[8] => stageB_mmuRsp_physicalAddress[8].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[9] => stageB_mmuRsp_physicalAddress[9].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[10] => stageB_mmuRsp_physicalAddress[10].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[11] => stageB_mmuRsp_physicalAddress[11].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[12] => Equal2.IN19
io_cpu_memory_mmuRsp_physicalAddress[12] => stageB_mmuRsp_physicalAddress[12].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[13] => Equal2.IN18
io_cpu_memory_mmuRsp_physicalAddress[13] => stageB_mmuRsp_physicalAddress[13].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[14] => Equal2.IN17
io_cpu_memory_mmuRsp_physicalAddress[14] => stageB_mmuRsp_physicalAddress[14].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[15] => Equal2.IN16
io_cpu_memory_mmuRsp_physicalAddress[15] => stageB_mmuRsp_physicalAddress[15].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[16] => Equal2.IN15
io_cpu_memory_mmuRsp_physicalAddress[16] => stageB_mmuRsp_physicalAddress[16].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[17] => Equal2.IN14
io_cpu_memory_mmuRsp_physicalAddress[17] => stageB_mmuRsp_physicalAddress[17].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[18] => Equal2.IN13
io_cpu_memory_mmuRsp_physicalAddress[18] => stageB_mmuRsp_physicalAddress[18].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[19] => Equal2.IN12
io_cpu_memory_mmuRsp_physicalAddress[19] => stageB_mmuRsp_physicalAddress[19].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[20] => Equal2.IN11
io_cpu_memory_mmuRsp_physicalAddress[20] => stageB_mmuRsp_physicalAddress[20].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[21] => Equal2.IN10
io_cpu_memory_mmuRsp_physicalAddress[21] => stageB_mmuRsp_physicalAddress[21].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[22] => Equal2.IN9
io_cpu_memory_mmuRsp_physicalAddress[22] => stageB_mmuRsp_physicalAddress[22].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[23] => Equal2.IN8
io_cpu_memory_mmuRsp_physicalAddress[23] => stageB_mmuRsp_physicalAddress[23].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[24] => Equal2.IN7
io_cpu_memory_mmuRsp_physicalAddress[24] => stageB_mmuRsp_physicalAddress[24].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[25] => Equal2.IN6
io_cpu_memory_mmuRsp_physicalAddress[25] => stageB_mmuRsp_physicalAddress[25].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[26] => Equal2.IN5
io_cpu_memory_mmuRsp_physicalAddress[26] => stageB_mmuRsp_physicalAddress[26].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[27] => Equal2.IN4
io_cpu_memory_mmuRsp_physicalAddress[27] => stageB_mmuRsp_physicalAddress[27].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[28] => Equal2.IN3
io_cpu_memory_mmuRsp_physicalAddress[28] => stageB_mmuRsp_physicalAddress[28].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[29] => Equal2.IN2
io_cpu_memory_mmuRsp_physicalAddress[29] => stageB_mmuRsp_physicalAddress[29].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[30] => Equal2.IN1
io_cpu_memory_mmuRsp_physicalAddress[30] => stageB_mmuRsp_physicalAddress[30].DATAIN
io_cpu_memory_mmuRsp_physicalAddress[31] => Equal2.IN0
io_cpu_memory_mmuRsp_physicalAddress[31] => stageB_mmuRsp_physicalAddress[31].DATAIN
io_cpu_memory_mmuRsp_isIoAccess => stageB_mmuRsp_isIoAccess.DATAIN
io_cpu_memory_mmuRsp_isPaging => stageB_mmuRsp_isPaging.DATAIN
io_cpu_memory_mmuRsp_allowRead => stageB_mmuRsp_allowRead.DATAIN
io_cpu_memory_mmuRsp_allowWrite => stageB_mmuRsp_allowWrite.DATAIN
io_cpu_memory_mmuRsp_allowExecute => ~NO_FANOUT~
io_cpu_memory_mmuRsp_exception => stageB_mmuRsp_exception.DATAIN
io_cpu_memory_mmuRsp_refilling => stageB_mmuRsp_refilling.DATAIN
io_cpu_memory_mmuRsp_bypassTranslation => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_sel => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[0] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[1] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[2] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[3] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[4] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[5] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[6] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[7] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[8] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[9] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[10] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[11] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[12] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[13] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[14] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[15] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[16] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[17] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[18] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[19] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[20] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[21] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[22] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[23] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[24] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[25] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[26] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[27] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[28] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[29] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[30] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_0_physical[31] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_sel => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[0] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[1] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[2] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[3] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[4] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[5] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[6] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[7] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[8] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[9] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[10] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[11] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[12] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[13] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[14] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[15] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[16] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[17] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[18] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[19] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[20] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[21] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[22] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[23] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[24] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[25] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[26] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[27] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[28] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[29] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[30] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_1_physical[31] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_sel => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[0] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[1] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[2] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[3] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[4] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[5] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[6] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[7] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[8] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[9] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[10] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[11] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[12] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[13] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[14] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[15] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[16] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[17] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[18] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[19] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[20] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[21] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[22] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[23] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[24] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[25] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[26] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[27] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[28] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[29] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[30] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_2_physical[31] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_sel => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[0] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[1] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[2] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[3] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[4] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[5] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[6] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[7] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[8] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[9] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[10] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[11] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[12] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[13] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[14] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[15] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[16] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[17] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[18] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[19] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[20] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[21] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[22] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[23] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[24] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[25] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[26] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[27] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[28] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[29] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[30] => ~NO_FANOUT~
io_cpu_memory_mmuRsp_ways_3_physical[31] => ~NO_FANOUT~
io_cpu_writeBack_isValid => tagsWriteCmd_valid.OUTPUTSELECT
io_cpu_writeBack_isValid => dataWriteCmd_valid.OUTPUTSELECT
io_cpu_writeBack_isValid => dataWriteCmd_valid.OUTPUTSELECT
io_cpu_writeBack_isValid => stageB_loaderValid.OUTPUTSELECT
io_cpu_writeBack_isValid => stageB_loaderValid.OUTPUTSELECT
io_cpu_writeBack_isValid => io_cpu_writeBack_haltIt.OUTPUTSELECT
io_cpu_writeBack_isValid => io_cpu_writeBack_haltIt.OUTPUTSELECT
io_cpu_writeBack_isValid => when_DataCache_l885.IN0
io_cpu_writeBack_isValid => stageB_cpuWriteToCache.OUTPUTSELECT
io_cpu_writeBack_isValid => stageB_loadStoreFault.IN1
io_cpu_writeBack_isValid => io_cpu_redo.OUTPUTSELECT
io_cpu_writeBack_isValid => io_cpu_redo.OUTPUTSELECT
io_cpu_writeBack_isValid => io_cpu_writeBack_unalignedAccess.IN1
io_cpu_writeBack_isValid => io_mem_cmd_valid.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_valid.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_payload_address.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_payload_address.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_payload_address.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_payload_address.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_payload_address.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_payload_wr.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_payload_size.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_payload_size.OUTPUTSELECT
io_cpu_writeBack_isValid => io_mem_cmd_payload_size.OUTPUTSELECT
io_cpu_writeBack_isValid => stageB_lrSc_reserved.OUTPUTSELECT
io_cpu_writeBack_isValid => stageB_flusher_start.IN1
io_cpu_writeBack_isStuck => stageB_amo_internal_resultRegValid.DATAIN
io_cpu_writeBack_isStuck => memCmdSent.OUTPUTSELECT
io_cpu_writeBack_isStuck => when_DataCache_l829.IN1
io_cpu_writeBack_isStuck => stageB_request_wr.ENA
io_cpu_writeBack_isStuck => stageB_request_size[1].ENA
io_cpu_writeBack_isStuck => stageB_request_size[0].ENA
io_cpu_writeBack_isStuck => stageB_request_isLrsc.ENA
io_cpu_writeBack_isStuck => stageB_request_isAmo.ENA
io_cpu_writeBack_isStuck => stageB_request_amoCtrl_swap.ENA
io_cpu_writeBack_isStuck => stageB_request_amoCtrl_alu[2].ENA
io_cpu_writeBack_isStuck => stageB_request_amoCtrl_alu[1].ENA
io_cpu_writeBack_isStuck => stageB_request_amoCtrl_alu[0].ENA
io_cpu_writeBack_isStuck => stageB_tagsReadRsp_0_error.ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[31].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[30].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[29].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[28].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[27].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[26].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[25].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[24].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[23].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[22].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[21].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[20].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[19].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[18].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[17].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[16].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[15].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[14].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[13].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[12].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[11].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[10].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[9].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[8].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[7].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[6].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[5].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[4].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[3].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[2].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[1].ENA
io_cpu_writeBack_isStuck => stageB_dataReadRsp_0[0].ENA
io_cpu_writeBack_isStuck => stageB_wayInvalidate[0].ENA
io_cpu_writeBack_isStuck => stageB_dataColisions[0].ENA
io_cpu_writeBack_isStuck => stageB_unaligned.ENA
io_cpu_writeBack_isStuck => stageB_waysHitsBeforeInvalidate[0].ENA
io_cpu_writeBack_isStuck => stageB_mask[3].ENA
io_cpu_writeBack_isStuck => stageB_mask[2].ENA
io_cpu_writeBack_isStuck => stageB_mask[1].ENA
io_cpu_writeBack_isStuck => stageB_mask[0].ENA
io_cpu_writeBack_isFiring => when_DataCache_l885.IN1
io_cpu_writeBack_isUser => ~NO_FANOUT~
io_cpu_writeBack_haltIt <= io_cpu_writeBack_haltIt.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_isWrite <= stageB_request_wr.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_storeData[0] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[0] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[0] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[0] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[0] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[0] => Add1.IN32
io_cpu_writeBack_storeData[1] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[1] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[1] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[1] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[1] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[1] => Add1.IN31
io_cpu_writeBack_storeData[2] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[2] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[2] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[2] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[2] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[2] => Add1.IN30
io_cpu_writeBack_storeData[3] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[3] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[3] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[3] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[3] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[3] => Add1.IN29
io_cpu_writeBack_storeData[4] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[4] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[4] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[4] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[4] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[4] => Add1.IN28
io_cpu_writeBack_storeData[5] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[5] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[5] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[5] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[5] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[5] => Add1.IN27
io_cpu_writeBack_storeData[6] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[6] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[6] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[6] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[6] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[6] => Add1.IN26
io_cpu_writeBack_storeData[7] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[7] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[7] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[7] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[7] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[7] => Add1.IN25
io_cpu_writeBack_storeData[8] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[8] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[8] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[8] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[8] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[8] => Add1.IN24
io_cpu_writeBack_storeData[9] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[9] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[9] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[9] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[9] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[9] => Add1.IN23
io_cpu_writeBack_storeData[10] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[10] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[10] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[10] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[10] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[10] => Add1.IN22
io_cpu_writeBack_storeData[11] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[11] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[11] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[11] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[11] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[11] => Add1.IN21
io_cpu_writeBack_storeData[12] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[12] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[12] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[12] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[12] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[12] => Add1.IN20
io_cpu_writeBack_storeData[13] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[13] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[13] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[13] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[13] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[13] => Add1.IN19
io_cpu_writeBack_storeData[14] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[14] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[14] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[14] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[14] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[14] => Add1.IN18
io_cpu_writeBack_storeData[15] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[15] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[15] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[15] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[15] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[15] => Add1.IN17
io_cpu_writeBack_storeData[16] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[16] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[16] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[16] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[16] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[16] => Add1.IN16
io_cpu_writeBack_storeData[17] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[17] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[17] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[17] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[17] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[17] => Add1.IN15
io_cpu_writeBack_storeData[18] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[18] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[18] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[18] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[18] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[18] => Add1.IN14
io_cpu_writeBack_storeData[19] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[19] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[19] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[19] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[19] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[19] => Add1.IN13
io_cpu_writeBack_storeData[20] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[20] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[20] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[20] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[20] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[20] => Add1.IN12
io_cpu_writeBack_storeData[21] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[21] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[21] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[21] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[21] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[21] => Add1.IN11
io_cpu_writeBack_storeData[22] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[22] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[22] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[22] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[22] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[22] => Add1.IN10
io_cpu_writeBack_storeData[23] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[23] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[23] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[23] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[23] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[23] => Add1.IN9
io_cpu_writeBack_storeData[24] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[24] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[24] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[24] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[24] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[24] => Add1.IN8
io_cpu_writeBack_storeData[25] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[25] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[25] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[25] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[25] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[25] => Add1.IN7
io_cpu_writeBack_storeData[26] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[26] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[26] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[26] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[26] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[26] => Add1.IN6
io_cpu_writeBack_storeData[27] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[27] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[27] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[27] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[27] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[27] => Add1.IN5
io_cpu_writeBack_storeData[28] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[28] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[28] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[28] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[28] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[28] => Add1.IN4
io_cpu_writeBack_storeData[29] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[29] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[29] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[29] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[29] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[29] => Add1.IN3
io_cpu_writeBack_storeData[30] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[30] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[30] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[30] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[30] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[30] => Add1.IN2
io_cpu_writeBack_storeData[31] => stageB_requestDataBypass.DATAA
io_cpu_writeBack_storeData[31] => stageB_amo_less.IN1
io_cpu_writeBack_storeData[31] => stageB_amo_less.DATAA
io_cpu_writeBack_storeData[31] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[31] => stageB_amo_result.IN1
io_cpu_writeBack_storeData[31] => stageB_amo_result.DATAB
io_cpu_writeBack_storeData[31] => Add1.IN1
io_cpu_writeBack_data[0] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[1] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[2] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[3] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[4] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[5] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[6] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[7] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[8] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[9] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[10] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[11] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[12] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[13] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[14] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[15] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[16] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[17] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[18] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[19] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[20] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[21] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[22] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[23] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[24] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[25] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[26] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[27] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[28] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[29] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[30] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_data[31] <= io_cpu_writeBack_data.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_address[0] => ~NO_FANOUT~
io_cpu_writeBack_address[1] => ~NO_FANOUT~
io_cpu_writeBack_address[2] => ~NO_FANOUT~
io_cpu_writeBack_address[3] => ~NO_FANOUT~
io_cpu_writeBack_address[4] => ~NO_FANOUT~
io_cpu_writeBack_address[5] => ~NO_FANOUT~
io_cpu_writeBack_address[6] => ~NO_FANOUT~
io_cpu_writeBack_address[7] => ~NO_FANOUT~
io_cpu_writeBack_address[8] => ~NO_FANOUT~
io_cpu_writeBack_address[9] => ~NO_FANOUT~
io_cpu_writeBack_address[10] => ~NO_FANOUT~
io_cpu_writeBack_address[11] => ~NO_FANOUT~
io_cpu_writeBack_address[12] => ~NO_FANOUT~
io_cpu_writeBack_address[13] => ~NO_FANOUT~
io_cpu_writeBack_address[14] => ~NO_FANOUT~
io_cpu_writeBack_address[15] => ~NO_FANOUT~
io_cpu_writeBack_address[16] => ~NO_FANOUT~
io_cpu_writeBack_address[17] => ~NO_FANOUT~
io_cpu_writeBack_address[18] => ~NO_FANOUT~
io_cpu_writeBack_address[19] => ~NO_FANOUT~
io_cpu_writeBack_address[20] => ~NO_FANOUT~
io_cpu_writeBack_address[21] => ~NO_FANOUT~
io_cpu_writeBack_address[22] => ~NO_FANOUT~
io_cpu_writeBack_address[23] => ~NO_FANOUT~
io_cpu_writeBack_address[24] => ~NO_FANOUT~
io_cpu_writeBack_address[25] => ~NO_FANOUT~
io_cpu_writeBack_address[26] => ~NO_FANOUT~
io_cpu_writeBack_address[27] => ~NO_FANOUT~
io_cpu_writeBack_address[28] => ~NO_FANOUT~
io_cpu_writeBack_address[29] => ~NO_FANOUT~
io_cpu_writeBack_address[30] => ~NO_FANOUT~
io_cpu_writeBack_address[31] => ~NO_FANOUT~
io_cpu_writeBack_mmuException <= io_cpu_writeBack_mmuException.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_unalignedAccess <= io_cpu_writeBack_unalignedAccess.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_accessError <= io_cpu_writeBack_accessError.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_writeBack_keepMemRspData <= <GND>
io_cpu_writeBack_fence_SW => ~NO_FANOUT~
io_cpu_writeBack_fence_SR => ~NO_FANOUT~
io_cpu_writeBack_fence_SO => ~NO_FANOUT~
io_cpu_writeBack_fence_SI => ~NO_FANOUT~
io_cpu_writeBack_fence_PW => ~NO_FANOUT~
io_cpu_writeBack_fence_PR => ~NO_FANOUT~
io_cpu_writeBack_fence_PO => ~NO_FANOUT~
io_cpu_writeBack_fence_PI => ~NO_FANOUT~
io_cpu_writeBack_fence_FM[0] => ~NO_FANOUT~
io_cpu_writeBack_fence_FM[1] => ~NO_FANOUT~
io_cpu_writeBack_fence_FM[2] => ~NO_FANOUT~
io_cpu_writeBack_fence_FM[3] => ~NO_FANOUT~
io_cpu_writeBack_exclusiveOk <= stageB_lrSc_reserved.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_redo <= io_cpu_redo.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_flush_valid => when_DataCache_l863.IN0
io_cpu_flush_valid => when_DataCache_l877.IN0
io_cpu_flush_valid => stageB_flusher_start.IN1
io_cpu_flush_ready <= io_cpu_flush_ready.DB_MAX_OUTPUT_PORT_TYPE
io_cpu_flush_payload_singleLine => when_DataCache_l863.IN1
io_cpu_flush_payload_singleLine => when_DataCache_l877.IN1
io_cpu_flush_payload_lineId[0] => stageB_flusher_counter.DATAB
io_cpu_flush_payload_lineId[1] => stageB_flusher_counter.DATAB
io_cpu_flush_payload_lineId[2] => stageB_flusher_counter.DATAB
io_cpu_flush_payload_lineId[3] => stageB_flusher_counter.DATAB
io_cpu_flush_payload_lineId[4] => stageB_flusher_counter.DATAB
io_cpu_flush_payload_lineId[5] => stageB_flusher_counter.DATAB
io_cpu_flush_payload_lineId[6] => stageB_flusher_counter.DATAB
io_cpu_writesPending <= <GND>
io_mem_cmd_valid <= io_mem_cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_ready => io_mem_cmd_fire.IN1
io_mem_cmd_ready => when_DataCache_l1000.DATAA
io_mem_cmd_ready => when_DataCache_l1014.IN1
io_mem_cmd_ready => stageB_loaderValid.DATAA
io_mem_cmd_payload_wr <= io_mem_cmd_payload_wr.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_uncached <= stageB_mmuRsp_isIoAccess.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[0] <= io_mem_cmd_payload_address.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[1] <= io_mem_cmd_payload_address.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[2] <= io_mem_cmd_payload_address.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[3] <= io_mem_cmd_payload_address.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[4] <= io_mem_cmd_payload_address.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[5] <= stageB_mmuRsp_physicalAddress[5].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[6] <= stageB_mmuRsp_physicalAddress[6].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[7] <= stageB_mmuRsp_physicalAddress[7].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[8] <= stageB_mmuRsp_physicalAddress[8].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[9] <= stageB_mmuRsp_physicalAddress[9].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[10] <= stageB_mmuRsp_physicalAddress[10].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[11] <= stageB_mmuRsp_physicalAddress[11].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[12] <= stageB_mmuRsp_physicalAddress[12].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[13] <= stageB_mmuRsp_physicalAddress[13].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[14] <= stageB_mmuRsp_physicalAddress[14].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[15] <= stageB_mmuRsp_physicalAddress[15].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[16] <= stageB_mmuRsp_physicalAddress[16].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[17] <= stageB_mmuRsp_physicalAddress[17].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[18] <= stageB_mmuRsp_physicalAddress[18].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[19] <= stageB_mmuRsp_physicalAddress[19].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[20] <= stageB_mmuRsp_physicalAddress[20].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[21] <= stageB_mmuRsp_physicalAddress[21].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[22] <= stageB_mmuRsp_physicalAddress[22].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[23] <= stageB_mmuRsp_physicalAddress[23].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[24] <= stageB_mmuRsp_physicalAddress[24].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[25] <= stageB_mmuRsp_physicalAddress[25].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[26] <= stageB_mmuRsp_physicalAddress[26].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[27] <= stageB_mmuRsp_physicalAddress[27].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[28] <= stageB_mmuRsp_physicalAddress[28].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[29] <= stageB_mmuRsp_physicalAddress[29].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[30] <= stageB_mmuRsp_physicalAddress[30].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_address[31] <= stageB_mmuRsp_physicalAddress[31].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[0] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[1] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[2] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[3] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[4] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[5] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[6] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[7] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[8] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[9] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[10] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[11] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[12] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[13] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[14] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[15] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[16] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[17] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[18] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[19] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[20] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[21] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[22] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[23] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[24] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[25] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[26] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[27] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[28] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[29] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[30] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_data[31] <= stageB_requestDataBypass.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_mask[0] <= stageB_mask[0].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_mask[1] <= stageB_mask[1].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_mask[2] <= stageB_mask[2].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_mask[3] <= stageB_mask[3].DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_size[0] <= io_mem_cmd_payload_size.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_size[1] <= io_mem_cmd_payload_size.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_size[2] <= io_mem_cmd_payload_size.DB_MAX_OUTPUT_PORT_TYPE
io_mem_cmd_payload_last <= <VCC>
io_mem_rsp_valid => tagsWriteCmd_payload_data_error.IN0
io_mem_rsp_valid => io_cpu_writeBack_accessError.IN1
io_mem_rsp_valid => when_DataCache_l1097.IN1
io_mem_rsp_valid => when_DataCache_l1000.DATAB
io_mem_rsp_payload_last => ~NO_FANOUT~
io_mem_rsp_payload_data[0] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[0] => dataWriteCmd_payload_data[0].DATAB
io_mem_rsp_payload_data[1] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[1] => dataWriteCmd_payload_data[1].DATAB
io_mem_rsp_payload_data[2] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[2] => dataWriteCmd_payload_data[2].DATAB
io_mem_rsp_payload_data[3] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[3] => dataWriteCmd_payload_data[3].DATAB
io_mem_rsp_payload_data[4] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[4] => dataWriteCmd_payload_data[4].DATAB
io_mem_rsp_payload_data[5] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[5] => dataWriteCmd_payload_data[5].DATAB
io_mem_rsp_payload_data[6] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[6] => dataWriteCmd_payload_data[6].DATAB
io_mem_rsp_payload_data[7] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[7] => dataWriteCmd_payload_data[7].DATAB
io_mem_rsp_payload_data[8] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[8] => dataWriteCmd_payload_data[8].DATAB
io_mem_rsp_payload_data[9] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[9] => dataWriteCmd_payload_data[9].DATAB
io_mem_rsp_payload_data[10] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[10] => dataWriteCmd_payload_data[10].DATAB
io_mem_rsp_payload_data[11] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[11] => dataWriteCmd_payload_data[11].DATAB
io_mem_rsp_payload_data[12] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[12] => dataWriteCmd_payload_data[12].DATAB
io_mem_rsp_payload_data[13] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[13] => dataWriteCmd_payload_data[13].DATAB
io_mem_rsp_payload_data[14] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[14] => dataWriteCmd_payload_data[14].DATAB
io_mem_rsp_payload_data[15] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[15] => dataWriteCmd_payload_data[15].DATAB
io_mem_rsp_payload_data[16] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[16] => dataWriteCmd_payload_data[16].DATAB
io_mem_rsp_payload_data[17] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[17] => dataWriteCmd_payload_data[17].DATAB
io_mem_rsp_payload_data[18] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[18] => dataWriteCmd_payload_data[18].DATAB
io_mem_rsp_payload_data[19] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[19] => dataWriteCmd_payload_data[19].DATAB
io_mem_rsp_payload_data[20] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[20] => dataWriteCmd_payload_data[20].DATAB
io_mem_rsp_payload_data[21] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[21] => dataWriteCmd_payload_data[21].DATAB
io_mem_rsp_payload_data[22] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[22] => dataWriteCmd_payload_data[22].DATAB
io_mem_rsp_payload_data[23] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[23] => dataWriteCmd_payload_data[23].DATAB
io_mem_rsp_payload_data[24] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[24] => dataWriteCmd_payload_data[24].DATAB
io_mem_rsp_payload_data[25] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[25] => dataWriteCmd_payload_data[25].DATAB
io_mem_rsp_payload_data[26] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[26] => dataWriteCmd_payload_data[26].DATAB
io_mem_rsp_payload_data[27] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[27] => dataWriteCmd_payload_data[27].DATAB
io_mem_rsp_payload_data[28] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[28] => dataWriteCmd_payload_data[28].DATAB
io_mem_rsp_payload_data[29] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[29] => dataWriteCmd_payload_data[29].DATAB
io_mem_rsp_payload_data[30] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[30] => dataWriteCmd_payload_data[30].DATAB
io_mem_rsp_payload_data[31] => io_cpu_writeBack_data.DATAB
io_mem_rsp_payload_data[31] => dataWriteCmd_payload_data[31].DATAB
io_mem_rsp_payload_error => tagsWriteCmd_payload_data_error.IN1
io_mem_rsp_payload_error => io_cpu_writeBack_accessError.IN1
io_mem_rsp_payload_error => loader_error.IN1
clk => ways_0_tags.we_a.CLK
clk => ways_0_tags.waddr_a[6].CLK
clk => ways_0_tags.waddr_a[5].CLK
clk => ways_0_tags.waddr_a[4].CLK
clk => ways_0_tags.waddr_a[3].CLK
clk => ways_0_tags.waddr_a[2].CLK
clk => ways_0_tags.waddr_a[1].CLK
clk => ways_0_tags.waddr_a[0].CLK
clk => ways_0_tags.data_a[21].CLK
clk => ways_0_tags.data_a[20].CLK
clk => ways_0_tags.data_a[19].CLK
clk => ways_0_tags.data_a[18].CLK
clk => ways_0_tags.data_a[17].CLK
clk => ways_0_tags.data_a[16].CLK
clk => ways_0_tags.data_a[15].CLK
clk => ways_0_tags.data_a[14].CLK
clk => ways_0_tags.data_a[13].CLK
clk => ways_0_tags.data_a[12].CLK
clk => ways_0_tags.data_a[11].CLK
clk => ways_0_tags.data_a[10].CLK
clk => ways_0_tags.data_a[9].CLK
clk => ways_0_tags.data_a[8].CLK
clk => ways_0_tags.data_a[7].CLK
clk => ways_0_tags.data_a[6].CLK
clk => ways_0_tags.data_a[5].CLK
clk => ways_0_tags.data_a[4].CLK
clk => ways_0_tags.data_a[3].CLK
clk => ways_0_tags.data_a[2].CLK
clk => ways_0_tags.data_a[1].CLK
clk => ways_0_tags.data_a[0].CLK
clk => ways_0_data_symbol0.we_a.CLK
clk => ways_0_data_symbol0.waddr_a[9].CLK
clk => ways_0_data_symbol0.waddr_a[8].CLK
clk => ways_0_data_symbol0.waddr_a[7].CLK
clk => ways_0_data_symbol0.waddr_a[6].CLK
clk => ways_0_data_symbol0.waddr_a[5].CLK
clk => ways_0_data_symbol0.waddr_a[4].CLK
clk => ways_0_data_symbol0.waddr_a[3].CLK
clk => ways_0_data_symbol0.waddr_a[2].CLK
clk => ways_0_data_symbol0.waddr_a[1].CLK
clk => ways_0_data_symbol0.waddr_a[0].CLK
clk => ways_0_data_symbol0.data_a[7].CLK
clk => ways_0_data_symbol0.data_a[6].CLK
clk => ways_0_data_symbol0.data_a[5].CLK
clk => ways_0_data_symbol0.data_a[4].CLK
clk => ways_0_data_symbol0.data_a[3].CLK
clk => ways_0_data_symbol0.data_a[2].CLK
clk => ways_0_data_symbol0.data_a[1].CLK
clk => ways_0_data_symbol0.data_a[0].CLK
clk => ways_0_data_symbol1.we_a.CLK
clk => ways_0_data_symbol1.waddr_a[9].CLK
clk => ways_0_data_symbol1.waddr_a[8].CLK
clk => ways_0_data_symbol1.waddr_a[7].CLK
clk => ways_0_data_symbol1.waddr_a[6].CLK
clk => ways_0_data_symbol1.waddr_a[5].CLK
clk => ways_0_data_symbol1.waddr_a[4].CLK
clk => ways_0_data_symbol1.waddr_a[3].CLK
clk => ways_0_data_symbol1.waddr_a[2].CLK
clk => ways_0_data_symbol1.waddr_a[1].CLK
clk => ways_0_data_symbol1.waddr_a[0].CLK
clk => ways_0_data_symbol1.data_a[7].CLK
clk => ways_0_data_symbol1.data_a[6].CLK
clk => ways_0_data_symbol1.data_a[5].CLK
clk => ways_0_data_symbol1.data_a[4].CLK
clk => ways_0_data_symbol1.data_a[3].CLK
clk => ways_0_data_symbol1.data_a[2].CLK
clk => ways_0_data_symbol1.data_a[1].CLK
clk => ways_0_data_symbol1.data_a[0].CLK
clk => ways_0_data_symbol2.we_a.CLK
clk => ways_0_data_symbol2.waddr_a[9].CLK
clk => ways_0_data_symbol2.waddr_a[8].CLK
clk => ways_0_data_symbol2.waddr_a[7].CLK
clk => ways_0_data_symbol2.waddr_a[6].CLK
clk => ways_0_data_symbol2.waddr_a[5].CLK
clk => ways_0_data_symbol2.waddr_a[4].CLK
clk => ways_0_data_symbol2.waddr_a[3].CLK
clk => ways_0_data_symbol2.waddr_a[2].CLK
clk => ways_0_data_symbol2.waddr_a[1].CLK
clk => ways_0_data_symbol2.waddr_a[0].CLK
clk => ways_0_data_symbol2.data_a[7].CLK
clk => ways_0_data_symbol2.data_a[6].CLK
clk => ways_0_data_symbol2.data_a[5].CLK
clk => ways_0_data_symbol2.data_a[4].CLK
clk => ways_0_data_symbol2.data_a[3].CLK
clk => ways_0_data_symbol2.data_a[2].CLK
clk => ways_0_data_symbol2.data_a[1].CLK
clk => ways_0_data_symbol2.data_a[0].CLK
clk => ways_0_data_symbol3.we_a.CLK
clk => ways_0_data_symbol3.waddr_a[9].CLK
clk => ways_0_data_symbol3.waddr_a[8].CLK
clk => ways_0_data_symbol3.waddr_a[7].CLK
clk => ways_0_data_symbol3.waddr_a[6].CLK
clk => ways_0_data_symbol3.waddr_a[5].CLK
clk => ways_0_data_symbol3.waddr_a[4].CLK
clk => ways_0_data_symbol3.waddr_a[3].CLK
clk => ways_0_data_symbol3.waddr_a[2].CLK
clk => ways_0_data_symbol3.waddr_a[1].CLK
clk => ways_0_data_symbol3.waddr_a[0].CLK
clk => ways_0_data_symbol3.data_a[7].CLK
clk => ways_0_data_symbol3.data_a[6].CLK
clk => ways_0_data_symbol3.data_a[5].CLK
clk => ways_0_data_symbol3.data_a[4].CLK
clk => ways_0_data_symbol3.data_a[3].CLK
clk => ways_0_data_symbol3.data_a[2].CLK
clk => ways_0_data_symbol3.data_a[1].CLK
clk => ways_0_data_symbol3.data_a[0].CLK
clk => loader_killReg.CLK
clk => loader_error.CLK
clk => loader_waysAllocator[0].CLK
clk => loader_counter_value[0].CLK
clk => loader_counter_value[1].CLK
clk => loader_counter_value[2].CLK
clk => loader_valid.CLK
clk => stageB_lrSc_reserved.CLK
clk => stageB_flusher_start.CLK
clk => stageB_flusher_counter[0].CLK
clk => stageB_flusher_counter[1].CLK
clk => stageB_flusher_counter[2].CLK
clk => stageB_flusher_counter[3].CLK
clk => stageB_flusher_counter[4].CLK
clk => stageB_flusher_counter[5].CLK
clk => stageB_flusher_counter[6].CLK
clk => stageB_flusher_counter[7].CLK
clk => stageB_flusher_waitDone.CLK
clk => memCmdSent.CLK
clk => loader_valid_regNext.CLK
clk => stageB_amo_resultReg[0].CLK
clk => stageB_amo_resultReg[1].CLK
clk => stageB_amo_resultReg[2].CLK
clk => stageB_amo_resultReg[3].CLK
clk => stageB_amo_resultReg[4].CLK
clk => stageB_amo_resultReg[5].CLK
clk => stageB_amo_resultReg[6].CLK
clk => stageB_amo_resultReg[7].CLK
clk => stageB_amo_resultReg[8].CLK
clk => stageB_amo_resultReg[9].CLK
clk => stageB_amo_resultReg[10].CLK
clk => stageB_amo_resultReg[11].CLK
clk => stageB_amo_resultReg[12].CLK
clk => stageB_amo_resultReg[13].CLK
clk => stageB_amo_resultReg[14].CLK
clk => stageB_amo_resultReg[15].CLK
clk => stageB_amo_resultReg[16].CLK
clk => stageB_amo_resultReg[17].CLK
clk => stageB_amo_resultReg[18].CLK
clk => stageB_amo_resultReg[19].CLK
clk => stageB_amo_resultReg[20].CLK
clk => stageB_amo_resultReg[21].CLK
clk => stageB_amo_resultReg[22].CLK
clk => stageB_amo_resultReg[23].CLK
clk => stageB_amo_resultReg[24].CLK
clk => stageB_amo_resultReg[25].CLK
clk => stageB_amo_resultReg[26].CLK
clk => stageB_amo_resultReg[27].CLK
clk => stageB_amo_resultReg[28].CLK
clk => stageB_amo_resultReg[29].CLK
clk => stageB_amo_resultReg[30].CLK
clk => stageB_amo_resultReg[31].CLK
clk => stageB_amo_internal_resultRegValid.CLK
clk => stageB_mask[0].CLK
clk => stageB_mask[1].CLK
clk => stageB_mask[2].CLK
clk => stageB_mask[3].CLK
clk => stageB_waysHitsBeforeInvalidate[0].CLK
clk => stageB_unaligned.CLK
clk => stageB_dataColisions[0].CLK
clk => stageB_wayInvalidate[0].CLK
clk => stageB_dataReadRsp_0[0].CLK
clk => stageB_dataReadRsp_0[1].CLK
clk => stageB_dataReadRsp_0[2].CLK
clk => stageB_dataReadRsp_0[3].CLK
clk => stageB_dataReadRsp_0[4].CLK
clk => stageB_dataReadRsp_0[5].CLK
clk => stageB_dataReadRsp_0[6].CLK
clk => stageB_dataReadRsp_0[7].CLK
clk => stageB_dataReadRsp_0[8].CLK
clk => stageB_dataReadRsp_0[9].CLK
clk => stageB_dataReadRsp_0[10].CLK
clk => stageB_dataReadRsp_0[11].CLK
clk => stageB_dataReadRsp_0[12].CLK
clk => stageB_dataReadRsp_0[13].CLK
clk => stageB_dataReadRsp_0[14].CLK
clk => stageB_dataReadRsp_0[15].CLK
clk => stageB_dataReadRsp_0[16].CLK
clk => stageB_dataReadRsp_0[17].CLK
clk => stageB_dataReadRsp_0[18].CLK
clk => stageB_dataReadRsp_0[19].CLK
clk => stageB_dataReadRsp_0[20].CLK
clk => stageB_dataReadRsp_0[21].CLK
clk => stageB_dataReadRsp_0[22].CLK
clk => stageB_dataReadRsp_0[23].CLK
clk => stageB_dataReadRsp_0[24].CLK
clk => stageB_dataReadRsp_0[25].CLK
clk => stageB_dataReadRsp_0[26].CLK
clk => stageB_dataReadRsp_0[27].CLK
clk => stageB_dataReadRsp_0[28].CLK
clk => stageB_dataReadRsp_0[29].CLK
clk => stageB_dataReadRsp_0[30].CLK
clk => stageB_dataReadRsp_0[31].CLK
clk => stageB_tagsReadRsp_0_error.CLK
clk => stageB_mmuRsp_refilling.CLK
clk => stageB_mmuRsp_exception.CLK
clk => stageB_mmuRsp_allowWrite.CLK
clk => stageB_mmuRsp_allowRead.CLK
clk => stageB_mmuRsp_isPaging.CLK
clk => stageB_mmuRsp_isIoAccess.CLK
clk => stageB_mmuRsp_physicalAddress[0].CLK
clk => stageB_mmuRsp_physicalAddress[1].CLK
clk => stageB_mmuRsp_physicalAddress[2].CLK
clk => stageB_mmuRsp_physicalAddress[3].CLK
clk => stageB_mmuRsp_physicalAddress[4].CLK
clk => stageB_mmuRsp_physicalAddress[5].CLK
clk => stageB_mmuRsp_physicalAddress[6].CLK
clk => stageB_mmuRsp_physicalAddress[7].CLK
clk => stageB_mmuRsp_physicalAddress[8].CLK
clk => stageB_mmuRsp_physicalAddress[9].CLK
clk => stageB_mmuRsp_physicalAddress[10].CLK
clk => stageB_mmuRsp_physicalAddress[11].CLK
clk => stageB_mmuRsp_physicalAddress[12].CLK
clk => stageB_mmuRsp_physicalAddress[13].CLK
clk => stageB_mmuRsp_physicalAddress[14].CLK
clk => stageB_mmuRsp_physicalAddress[15].CLK
clk => stageB_mmuRsp_physicalAddress[16].CLK
clk => stageB_mmuRsp_physicalAddress[17].CLK
clk => stageB_mmuRsp_physicalAddress[18].CLK
clk => stageB_mmuRsp_physicalAddress[19].CLK
clk => stageB_mmuRsp_physicalAddress[20].CLK
clk => stageB_mmuRsp_physicalAddress[21].CLK
clk => stageB_mmuRsp_physicalAddress[22].CLK
clk => stageB_mmuRsp_physicalAddress[23].CLK
clk => stageB_mmuRsp_physicalAddress[24].CLK
clk => stageB_mmuRsp_physicalAddress[25].CLK
clk => stageB_mmuRsp_physicalAddress[26].CLK
clk => stageB_mmuRsp_physicalAddress[27].CLK
clk => stageB_mmuRsp_physicalAddress[28].CLK
clk => stageB_mmuRsp_physicalAddress[29].CLK
clk => stageB_mmuRsp_physicalAddress[30].CLK
clk => stageB_mmuRsp_physicalAddress[31].CLK
clk => stageB_request_amoCtrl_alu[0].CLK
clk => stageB_request_amoCtrl_alu[1].CLK
clk => stageB_request_amoCtrl_alu[2].CLK
clk => stageB_request_amoCtrl_swap.CLK
clk => stageB_request_isAmo.CLK
clk => stageB_request_isLrsc.CLK
clk => stageB_request_size[0].CLK
clk => stageB_request_size[1].CLK
clk => stageB_request_wr.CLK
clk => stage0_dataColisions_regNextWhen[0].CLK
clk => stageA_wayInvalidate[0].CLK
clk => stageA_mask[0].CLK
clk => stageA_mask[1].CLK
clk => stageA_mask[2].CLK
clk => stageA_mask[3].CLK
clk => stageA_request_amoCtrl_alu[0].CLK
clk => stageA_request_amoCtrl_alu[1].CLK
clk => stageA_request_amoCtrl_alu[2].CLK
clk => stageA_request_amoCtrl_swap.CLK
clk => stageA_request_isAmo.CLK
clk => stageA_request_isLrsc.CLK
clk => stageA_request_size[0].CLK
clk => stageA_request_size[1].CLK
clk => stageA_request_wr.CLK
clk => _zz_ways_0_datasymbol_read_3[0].CLK
clk => _zz_ways_0_datasymbol_read_3[1].CLK
clk => _zz_ways_0_datasymbol_read_3[2].CLK
clk => _zz_ways_0_datasymbol_read_3[3].CLK
clk => _zz_ways_0_datasymbol_read_3[4].CLK
clk => _zz_ways_0_datasymbol_read_3[5].CLK
clk => _zz_ways_0_datasymbol_read_3[6].CLK
clk => _zz_ways_0_datasymbol_read_3[7].CLK
clk => _zz_ways_0_datasymbol_read_2[0].CLK
clk => _zz_ways_0_datasymbol_read_2[1].CLK
clk => _zz_ways_0_datasymbol_read_2[2].CLK
clk => _zz_ways_0_datasymbol_read_2[3].CLK
clk => _zz_ways_0_datasymbol_read_2[4].CLK
clk => _zz_ways_0_datasymbol_read_2[5].CLK
clk => _zz_ways_0_datasymbol_read_2[6].CLK
clk => _zz_ways_0_datasymbol_read_2[7].CLK
clk => _zz_ways_0_datasymbol_read_1[0].CLK
clk => _zz_ways_0_datasymbol_read_1[1].CLK
clk => _zz_ways_0_datasymbol_read_1[2].CLK
clk => _zz_ways_0_datasymbol_read_1[3].CLK
clk => _zz_ways_0_datasymbol_read_1[4].CLK
clk => _zz_ways_0_datasymbol_read_1[5].CLK
clk => _zz_ways_0_datasymbol_read_1[6].CLK
clk => _zz_ways_0_datasymbol_read_1[7].CLK
clk => _zz_ways_0_datasymbol_read[0].CLK
clk => _zz_ways_0_datasymbol_read[1].CLK
clk => _zz_ways_0_datasymbol_read[2].CLK
clk => _zz_ways_0_datasymbol_read[3].CLK
clk => _zz_ways_0_datasymbol_read[4].CLK
clk => _zz_ways_0_datasymbol_read[5].CLK
clk => _zz_ways_0_datasymbol_read[6].CLK
clk => _zz_ways_0_datasymbol_read[7].CLK
clk => _zz_ways_0_tags_port0[0].CLK
clk => _zz_ways_0_tags_port0[1].CLK
clk => _zz_ways_0_tags_port0[2].CLK
clk => _zz_ways_0_tags_port0[3].CLK
clk => _zz_ways_0_tags_port0[4].CLK
clk => _zz_ways_0_tags_port0[5].CLK
clk => _zz_ways_0_tags_port0[6].CLK
clk => _zz_ways_0_tags_port0[7].CLK
clk => _zz_ways_0_tags_port0[8].CLK
clk => _zz_ways_0_tags_port0[9].CLK
clk => _zz_ways_0_tags_port0[10].CLK
clk => _zz_ways_0_tags_port0[11].CLK
clk => _zz_ways_0_tags_port0[12].CLK
clk => _zz_ways_0_tags_port0[13].CLK
clk => _zz_ways_0_tags_port0[14].CLK
clk => _zz_ways_0_tags_port0[15].CLK
clk => _zz_ways_0_tags_port0[16].CLK
clk => _zz_ways_0_tags_port0[17].CLK
clk => _zz_ways_0_tags_port0[18].CLK
clk => _zz_ways_0_tags_port0[19].CLK
clk => _zz_ways_0_tags_port0[20].CLK
clk => _zz_ways_0_tags_port0[21].CLK
clk => ways_0_tags.CLK0
clk => ways_0_data_symbol0.CLK0
clk => ways_0_data_symbol1.CLK0
clk => ways_0_data_symbol2.CLK0
clk => ways_0_data_symbol3.CLK0
reset => memCmdSent.OUTPUTSELECT
reset => stageB_flusher_waitDone.OUTPUTSELECT
reset => stageB_flusher_counter.OUTPUTSELECT
reset => stageB_flusher_counter.OUTPUTSELECT
reset => stageB_flusher_counter.OUTPUTSELECT
reset => stageB_flusher_counter.OUTPUTSELECT
reset => stageB_flusher_counter.OUTPUTSELECT
reset => stageB_flusher_counter.OUTPUTSELECT
reset => stageB_flusher_counter.OUTPUTSELECT
reset => stageB_flusher_counter.OUTPUTSELECT
reset => stageB_flusher_start.OUTPUTSELECT
reset => stageB_lrSc_reserved.OUTPUTSELECT
reset => loader_valid.OUTPUTSELECT
reset => loader_counter_value.OUTPUTSELECT
reset => loader_counter_value.OUTPUTSELECT
reset => loader_counter_value.OUTPUTSELECT
reset => loader_error.OUTPUTSELECT
reset => loader_killReg.OUTPUTSELECT
reset => loader_waysAllocator[0].ENA


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_1
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_1|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_2
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_2|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_3
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_3|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_4
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_4|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_5
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_5|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_6
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_6|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_7
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_7|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_8
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_8|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_9
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_9|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_10
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_10|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_11
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_11|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_12
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_12|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_13
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_13|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_14
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_14|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_15
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_15|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_16
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_16|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_17
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_17|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_18
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_18|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_19
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_19|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_20
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_20|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_21
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_21|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_22
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_22|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_23
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_23|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_24
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_24|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_1
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_1|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_25
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_25|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_2
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_2|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_26
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_26|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_3
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_3|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_27
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_27|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_4
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_4|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_28
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_28|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_5
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_5|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_29
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_29|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_6
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_6|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_30
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_30|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_7
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_7|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_31
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_31|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_8
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_8|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_32
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_32|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_9
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_9|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_33
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_33|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_10
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_10|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_34
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_34|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_11
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_11|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_35
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_35|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_12
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_12|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_36
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_36|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_13
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_13|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_37
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_37|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_14
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_14|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_38
datain_h[0] => ddio_out_sbb:auto_generated.datain_h[0]
datain_l[0] => ddio_out_sbb:auto_generated.datain_l[0]
outclock => ddio_out_sbb:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_sbb:auto_generated.dataout[0]
oe_out[0] <= <GND>


|terasic_de0nano_propio_pl|ALTDDIO_OUT:ALTDDIO_OUT_38|ddio_out_sbb:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_15
datain[0] => ddio_in_r7b:auto_generated.datain[0]
inclock => ddio_in_r7b:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_r7b:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_r7b:auto_generated.dataout_l[0]


|terasic_de0nano_propio_pl|ALTDDIO_IN:ALTDDIO_IN_15|ddio_in_r7b:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


