-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Max_Pooling_10x10 is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 10;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of Max_Pooling_10x10 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Max_Pooling_10x10,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.664000,HLS_SYN_LAT=53,HLS_SYN_TPT=none,HLS_SYN_MEM=22,HLS_SYN_DSP=0,HLS_SYN_FF=1773,HLS_SYN_LUT=2944,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ifmap_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ifmap_0_ce0 : STD_LOGIC;
    signal ifmap_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifmap_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ifmap_1_ce0 : STD_LOGIC;
    signal ifmap_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifmap_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ifmap_2_ce0 : STD_LOGIC;
    signal ifmap_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifmap_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ifmap_3_ce0 : STD_LOGIC;
    signal ifmap_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifmap_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ifmap_4_ce0 : STD_LOGIC;
    signal ifmap_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifmap_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ifmap_5_ce0 : STD_LOGIC;
    signal ifmap_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifmap_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ifmap_6_ce0 : STD_LOGIC;
    signal ifmap_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifmap_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ifmap_7_ce0 : STD_LOGIC;
    signal ifmap_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifmap_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ifmap_8_ce0 : STD_LOGIC;
    signal ifmap_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifmap_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ifmap_9_ce0 : STD_LOGIC;
    signal ifmap_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal result_ce0 : STD_LOGIC;
    signal result_we0 : STD_LOGIC;
    signal result_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvars_iv_reg_1003 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv_reg_1003_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_0_reg_1015 : STD_LOGIC_VECTOR (3 downto 0);
    signal idx_0_reg_1027 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_ln15_reg_1090 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln15_1_reg_1141 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln15_2_reg_1207 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln15_3_reg_1273 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln15_4_reg_1339 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln10_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_2147 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_2147_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln15_fu_1376_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln15_reg_2151 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln10_fu_1382_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln10_reg_2155 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state3_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal add_ln17_fu_1413_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln17_reg_2162 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln14_fu_1430_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_reg_2267 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state5_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln14_1_fu_1444_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_1_reg_2298 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal select_ln14_2_fu_1489_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_2_reg_2379 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal select_ln14_3_fu_1540_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_3_reg_2460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state10_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal add_ln17_3_fu_1580_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln17_3_reg_2491 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state11_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal i_fu_1590_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_2546 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln10_fu_1596_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln10_reg_2551 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln14_4_fu_1608_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_4_reg_2556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_i_0_phi_fu_1019_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln16_reg_1040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln13_reg_1055 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln14_phi_fu_1073_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln14_reg_1070 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln15_reg_1090 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln13_1_reg_1106 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln14_1_phi_fu_1124_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln14_1_reg_1121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln15_1_reg_1141 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln16_1_reg_1157 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln13_2_reg_1172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln14_2_phi_fu_1190_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln14_2_reg_1187 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln15_2_reg_1207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln16_2_reg_1223 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln13_3_reg_1238 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln14_3_phi_fu_1256_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln14_3_reg_1253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln15_3_reg_1273 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln16_3_reg_1289 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln13_4_reg_1304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln13_4_reg_1304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln14_4_phi_fu_1322_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln14_4_reg_1319 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln15_4_reg_1339 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln15_4_reg_1339 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln16_4_reg_1355 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln16_4_reg_1355 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln17_fu_1419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln17_1_fu_1479_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln17_2_fu_1529_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln17_3_fu_1585_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal zext_ln17_4_fu_1643_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal select_ln16_fu_1404_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln16_1_fu_1470_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln16_2_fu_1520_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln16_3_fu_1571_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln16_4_fu_1634_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln15_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln15_fu_1391_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln16_fu_1398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_1_fu_1438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_1_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln15_1_fu_1457_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln16_1_fu_1464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_2_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_2_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln15_2_fu_1507_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln16_2_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln17_1_fu_1497_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln14_3_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_3_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln15_3_fu_1558_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln16_3_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln17_2_fu_1548_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln14_4_fu_1602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_4_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln15_4_fu_1621_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln16_4_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1155 : BOOLEAN;
    signal ap_condition_896 : BOOLEAN;
    signal ap_condition_898 : BOOLEAN;
    signal ap_condition_902 : BOOLEAN;
    signal ap_condition_1168 : BOOLEAN;
    signal ap_condition_1173 : BOOLEAN;
    signal ap_condition_1049 : BOOLEAN;
    signal ap_condition_1057 : BOOLEAN;
    signal ap_condition_1066 : BOOLEAN;
    signal ap_condition_1046 : BOOLEAN;
    signal ap_condition_438 : BOOLEAN;
    signal ap_condition_679 : BOOLEAN;
    signal ap_condition_468 : BOOLEAN;

    component Max_Pooling_10x10_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ifmap_0_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ifmap_0_ce0 : IN STD_LOGIC;
        ifmap_0_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ifmap_1_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ifmap_1_ce0 : IN STD_LOGIC;
        ifmap_1_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ifmap_2_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ifmap_2_ce0 : IN STD_LOGIC;
        ifmap_2_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ifmap_3_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ifmap_3_ce0 : IN STD_LOGIC;
        ifmap_3_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ifmap_4_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ifmap_4_ce0 : IN STD_LOGIC;
        ifmap_4_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ifmap_5_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ifmap_5_ce0 : IN STD_LOGIC;
        ifmap_5_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ifmap_6_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ifmap_6_ce0 : IN STD_LOGIC;
        ifmap_6_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ifmap_7_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ifmap_7_ce0 : IN STD_LOGIC;
        ifmap_7_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ifmap_8_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ifmap_8_ce0 : IN STD_LOGIC;
        ifmap_8_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ifmap_9_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ifmap_9_ce0 : IN STD_LOGIC;
        ifmap_9_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        result_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        result_ce0 : IN STD_LOGIC;
        result_we0 : IN STD_LOGIC;
        result_d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    Max_Pooling_10x10_AXILiteS_s_axi_U : component Max_Pooling_10x10_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ifmap_0_address0 => ifmap_0_address0,
        ifmap_0_ce0 => ifmap_0_ce0,
        ifmap_0_q0 => ifmap_0_q0,
        ifmap_1_address0 => ifmap_1_address0,
        ifmap_1_ce0 => ifmap_1_ce0,
        ifmap_1_q0 => ifmap_1_q0,
        ifmap_2_address0 => ifmap_2_address0,
        ifmap_2_ce0 => ifmap_2_ce0,
        ifmap_2_q0 => ifmap_2_q0,
        ifmap_3_address0 => ifmap_3_address0,
        ifmap_3_ce0 => ifmap_3_ce0,
        ifmap_3_q0 => ifmap_3_q0,
        ifmap_4_address0 => ifmap_4_address0,
        ifmap_4_ce0 => ifmap_4_ce0,
        ifmap_4_q0 => ifmap_4_q0,
        ifmap_5_address0 => ifmap_5_address0,
        ifmap_5_ce0 => ifmap_5_ce0,
        ifmap_5_q0 => ifmap_5_q0,
        ifmap_6_address0 => ifmap_6_address0,
        ifmap_6_ce0 => ifmap_6_ce0,
        ifmap_6_q0 => ifmap_6_q0,
        ifmap_7_address0 => ifmap_7_address0,
        ifmap_7_ce0 => ifmap_7_ce0,
        ifmap_7_q0 => ifmap_7_q0,
        ifmap_8_address0 => ifmap_8_address0,
        ifmap_8_ce0 => ifmap_8_ce0,
        ifmap_8_q0 => ifmap_8_q0,
        ifmap_9_address0 => ifmap_9_address0,
        ifmap_9_ce0 => ifmap_9_ce0,
        ifmap_9_q0 => ifmap_9_q0,
        result_address0 => result_address0,
        result_ce0 => result_ce0,
        result_we0 => result_we0,
        result_d0 => result_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_phi_ln13_1_reg_1106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_896)) then
                if ((ap_const_boolean_1 = ap_condition_1155)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_1_reg_1106 <= ifmap_8_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_1_reg_1106 <= ifmap_6_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_1_reg_1106 <= ifmap_4_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_1_reg_1106 <= ifmap_2_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_1_reg_1106 <= ifmap_0_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln13_2_reg_1172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_898)) then
                if ((ap_const_boolean_1 = ap_condition_1155)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_2_reg_1172 <= ifmap_8_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_2_reg_1172 <= ifmap_6_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_2_reg_1172 <= ifmap_4_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_2_reg_1172 <= ifmap_2_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_2_reg_1172 <= ifmap_0_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln13_3_reg_1238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_902)) then
                if ((ap_const_boolean_1 = ap_condition_1155)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_3_reg_1238 <= ifmap_8_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_3_reg_1238 <= ifmap_6_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_3_reg_1238 <= ifmap_4_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_3_reg_1238 <= ifmap_2_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_3_reg_1238 <= ifmap_0_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln13_reg_1055_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1168)) then
                if ((ap_const_boolean_1 = ap_condition_1155)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_reg_1055 <= ifmap_8_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_reg_1055 <= ifmap_6_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_reg_1055 <= ifmap_4_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_reg_1055 <= ifmap_2_q0;
                elsif ((i_0_reg_1015 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter0_phi_ln13_reg_1055 <= ifmap_0_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln15_1_reg_1141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_896)) then
                if ((ap_const_boolean_1 = ap_condition_1173)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_1_reg_1141 <= ifmap_9_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_1_reg_1141 <= ifmap_7_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_1_reg_1141 <= ifmap_5_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_1_reg_1141 <= ifmap_3_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_1_reg_1141 <= ifmap_1_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln15_2_reg_1207_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_898)) then
                if ((ap_const_boolean_1 = ap_condition_1173)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_2_reg_1207 <= ifmap_9_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_2_reg_1207 <= ifmap_7_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_2_reg_1207 <= ifmap_5_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_2_reg_1207 <= ifmap_3_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_2_reg_1207 <= ifmap_1_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln15_3_reg_1273_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_902)) then
                if ((ap_const_boolean_1 = ap_condition_1173)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_3_reg_1273 <= ifmap_9_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_3_reg_1273 <= ifmap_7_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_3_reg_1273 <= ifmap_5_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_3_reg_1273 <= ifmap_3_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_3_reg_1273 <= ifmap_1_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln15_reg_1090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1168)) then
                if ((ap_const_boolean_1 = ap_condition_1173)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_reg_1090 <= ifmap_9_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_reg_1090 <= ifmap_7_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_reg_1090 <= ifmap_5_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_reg_1090 <= ifmap_3_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_phi_ln15_reg_1090 <= ifmap_1_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln16_1_reg_1157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1049)) then
                if ((ap_const_boolean_1 = ap_condition_1173)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_1_reg_1157 <= ifmap_9_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_1_reg_1157 <= ifmap_7_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_1_reg_1157 <= ifmap_5_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_1_reg_1157 <= ifmap_3_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_1_reg_1157 <= ifmap_1_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln16_2_reg_1223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1057)) then
                if ((ap_const_boolean_1 = ap_condition_1173)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_2_reg_1223 <= ifmap_9_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_2_reg_1223 <= ifmap_7_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_2_reg_1223 <= ifmap_5_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_2_reg_1223 <= ifmap_3_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_2_reg_1223 <= ifmap_1_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln16_3_reg_1289_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1066)) then
                if ((ap_const_boolean_1 = ap_condition_1173)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_3_reg_1289 <= ifmap_9_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_3_reg_1289 <= ifmap_7_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_3_reg_1289 <= ifmap_5_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_3_reg_1289 <= ifmap_3_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_3_reg_1289 <= ifmap_1_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_phi_ln16_reg_1040_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1046)) then
                if ((ap_const_boolean_1 = ap_condition_1173)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_reg_1040 <= ifmap_9_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_reg_1040 <= ifmap_7_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_reg_1040 <= ifmap_5_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_reg_1040 <= ifmap_3_q0;
                elsif ((or_ln15_reg_2151 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter0_phi_ln16_reg_1040 <= ifmap_1_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln13_4_reg_1304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_679)) then
                if ((ap_const_boolean_1 = ap_condition_438)) then 
                    ap_phi_reg_pp0_iter1_phi_ln13_4_reg_1304 <= ifmap_8_q0;
                elsif (((icmp_ln10_reg_2147 = ap_const_lv1_1) and (i_0_reg_1015 = ap_const_lv4_6))) then 
                    ap_phi_reg_pp0_iter1_phi_ln13_4_reg_1304 <= ifmap_6_q0;
                elsif (((icmp_ln10_reg_2147 = ap_const_lv1_1) and (i_0_reg_1015 = ap_const_lv4_4))) then 
                    ap_phi_reg_pp0_iter1_phi_ln13_4_reg_1304 <= ifmap_4_q0;
                elsif (((icmp_ln10_reg_2147 = ap_const_lv1_1) and (i_0_reg_1015 = ap_const_lv4_2))) then 
                    ap_phi_reg_pp0_iter1_phi_ln13_4_reg_1304 <= ifmap_2_q0;
                elsif (((icmp_ln10_reg_2147 = ap_const_lv1_1) and (i_0_reg_1015 = ap_const_lv4_0))) then 
                    ap_phi_reg_pp0_iter1_phi_ln13_4_reg_1304 <= ifmap_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln13_4_reg_1304 <= ap_phi_reg_pp0_iter0_phi_ln13_4_reg_1304;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln15_4_reg_1339_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_679)) then
                if ((ap_const_boolean_1 = ap_condition_468)) then 
                    ap_phi_reg_pp0_iter1_phi_ln15_4_reg_1339 <= ifmap_9_q0;
                elsif (((or_ln15_reg_2151 = ap_const_lv4_7) and (icmp_ln10_reg_2147 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_phi_ln15_4_reg_1339 <= ifmap_7_q0;
                elsif (((or_ln15_reg_2151 = ap_const_lv4_5) and (icmp_ln10_reg_2147 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_phi_ln15_4_reg_1339 <= ifmap_5_q0;
                elsif (((or_ln15_reg_2151 = ap_const_lv4_3) and (icmp_ln10_reg_2147 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_phi_ln15_4_reg_1339 <= ifmap_3_q0;
                elsif (((or_ln15_reg_2151 = ap_const_lv4_1) and (icmp_ln10_reg_2147 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_phi_ln15_4_reg_1339 <= ifmap_1_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln15_4_reg_1339 <= ap_phi_reg_pp0_iter0_phi_ln15_4_reg_1339;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln16_4_reg_1355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((or_ln15_reg_2151 = ap_const_lv4_1)) and not((or_ln15_reg_2151 = ap_const_lv4_3)) and not((or_ln15_reg_2151 = ap_const_lv4_5)) and not((or_ln15_reg_2151 = ap_const_lv4_7)) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_phi_ln16_4_reg_1355 <= ifmap_9_q0;
            elsif (((or_ln15_reg_2151 = ap_const_lv4_7) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_phi_ln16_4_reg_1355 <= ifmap_7_q0;
            elsif (((or_ln15_reg_2151 = ap_const_lv4_5) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_phi_ln16_4_reg_1355 <= ifmap_5_q0;
            elsif (((or_ln15_reg_2151 = ap_const_lv4_3) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_phi_ln16_4_reg_1355 <= ifmap_3_q0;
            elsif (((or_ln15_reg_2151 = ap_const_lv4_1) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_phi_ln16_4_reg_1355 <= ifmap_1_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_phi_ln16_4_reg_1355 <= ap_phi_reg_pp0_iter0_phi_ln16_4_reg_1355;
            end if; 
        end if;
    end process;

    i_0_reg_1015_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                i_0_reg_1015 <= ap_const_lv4_0;
            elsif (((icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_0_reg_1015 <= i_reg_2546;
            end if; 
        end if;
    end process;

    idx_0_reg_1027_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                idx_0_reg_1027 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln10_reg_2147_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                idx_0_reg_1027 <= indvars_iv_reg_1003_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    indvars_iv_reg_1003_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                indvars_iv_reg_1003 <= ap_const_lv5_5;
            elsif (((icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvars_iv_reg_1003 <= add_ln10_reg_2551;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                add_ln10_reg_2551 <= add_ln10_fu_1596_p2;
                i_reg_2546 <= i_fu_1590_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                add_ln17_3_reg_2491 <= add_ln17_3_fu_1580_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln17_reg_2162 <= add_ln17_fu_1413_p2;
                    zext_ln10_reg_2155(4 downto 0) <= zext_ln10_fu_1382_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln10_reg_2147 <= icmp_ln10_fu_1370_p2;
                icmp_ln10_reg_2147_pp0_iter1_reg <= icmp_ln10_reg_2147;
                indvars_iv_reg_1003_pp0_iter1_reg <= indvars_iv_reg_1003;
                select_ln14_4_reg_2556 <= select_ln14_4_fu_1608_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln10_fu_1370_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    or_ln15_reg_2151(3 downto 1) <= or_ln15_fu_1376_p2(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                phi_ln15_1_reg_1141 <= ap_phi_reg_pp0_iter0_phi_ln15_1_reg_1141;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                phi_ln15_2_reg_1207 <= ap_phi_reg_pp0_iter0_phi_ln15_2_reg_1207;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                phi_ln15_3_reg_1273 <= ap_phi_reg_pp0_iter0_phi_ln15_3_reg_1273;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                phi_ln15_4_reg_1339 <= ap_phi_reg_pp0_iter1_phi_ln15_4_reg_1339;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                phi_ln15_reg_1090 <= ap_phi_reg_pp0_iter0_phi_ln15_reg_1090;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                select_ln14_1_reg_2298 <= select_ln14_1_fu_1444_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                select_ln14_2_reg_2379 <= select_ln14_2_fu_1489_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                select_ln14_3_reg_2460 <= select_ln14_3_fu_1540_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                select_ln14_reg_2267 <= select_ln14_fu_1430_p3;
            end if;
        end if;
    end process;
    or_ln15_reg_2151(0) <= '1';
    zext_ln10_reg_2155(5) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, icmp_ln10_fu_1370_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln10_fu_1370_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln10_fu_1370_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    add_ln10_fu_1596_p2 <= std_logic_vector(unsigned(indvars_iv_reg_1003) + unsigned(ap_const_lv5_5));
    add_ln17_1_fu_1497_p2 <= std_logic_vector(unsigned(zext_ln10_reg_2155) + unsigned(ap_const_lv6_2));
    add_ln17_2_fu_1548_p2 <= std_logic_vector(unsigned(zext_ln10_reg_2155) + unsigned(ap_const_lv6_3));
    add_ln17_3_fu_1580_p2 <= std_logic_vector(unsigned(zext_ln10_reg_2155) + unsigned(ap_const_lv6_4));
    add_ln17_fu_1413_p2 <= std_logic_vector(unsigned(idx_0_reg_1027) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1046_assign_proc : process(icmp_ln10_reg_2147, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1046 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1049_assign_proc : process(icmp_ln10_reg_2147, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1049 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1057_assign_proc : process(icmp_ln10_reg_2147, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_1057 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1066_assign_proc : process(icmp_ln10_reg_2147, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
                ap_condition_1066 <= ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1155_assign_proc : process(i_0_reg_1015)
    begin
                ap_condition_1155 <= (not((i_0_reg_1015 = ap_const_lv4_0)) and not((i_0_reg_1015 = ap_const_lv4_2)) and not((i_0_reg_1015 = ap_const_lv4_4)) and not((i_0_reg_1015 = ap_const_lv4_6)));
    end process;


    ap_condition_1168_assign_proc : process(icmp_ln10_reg_2147, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1168 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1173_assign_proc : process(or_ln15_reg_2151)
    begin
                ap_condition_1173 <= (not((or_ln15_reg_2151 = ap_const_lv4_1)) and not((or_ln15_reg_2151 = ap_const_lv4_3)) and not((or_ln15_reg_2151 = ap_const_lv4_5)) and not((or_ln15_reg_2151 = ap_const_lv4_7)));
    end process;


    ap_condition_438_assign_proc : process(i_0_reg_1015, icmp_ln10_reg_2147)
    begin
                ap_condition_438 <= (not((i_0_reg_1015 = ap_const_lv4_0)) and not((i_0_reg_1015 = ap_const_lv4_2)) and not((i_0_reg_1015 = ap_const_lv4_4)) and not((i_0_reg_1015 = ap_const_lv4_6)) and (icmp_ln10_reg_2147 = ap_const_lv1_1));
    end process;


    ap_condition_468_assign_proc : process(icmp_ln10_reg_2147, or_ln15_reg_2151)
    begin
                ap_condition_468 <= (not((or_ln15_reg_2151 = ap_const_lv4_1)) and not((or_ln15_reg_2151 = ap_const_lv4_3)) and not((or_ln15_reg_2151 = ap_const_lv4_5)) and not((or_ln15_reg_2151 = ap_const_lv4_7)) and (icmp_ln10_reg_2147 = ap_const_lv1_1));
    end process;


    ap_condition_679_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
                ap_condition_679 <= ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_896_assign_proc : process(icmp_ln10_reg_2147, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_896 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_898_assign_proc : process(icmp_ln10_reg_2147, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_898 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_902_assign_proc : process(icmp_ln10_reg_2147, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_902 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln10_fu_1370_p2)
    begin
        if ((icmp_ln10_fu_1370_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_0_phi_fu_1019_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, i_0_reg_1015, icmp_ln10_reg_2147, i_reg_2546, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_0_phi_fu_1019_p4 <= i_reg_2546;
        else 
            ap_phi_mux_i_0_phi_fu_1019_p4 <= i_0_reg_1015;
        end if; 
    end process;


    ap_phi_mux_phi_ln14_1_phi_fu_1124_p10_assign_proc : process(ifmap_0_q0, ifmap_2_q0, ifmap_4_q0, ifmap_6_q0, ifmap_8_q0, i_0_reg_1015, icmp_ln10_reg_2147, ap_phi_reg_pp0_iter0_phi_ln14_1_reg_1121, ap_condition_1155)
    begin
        if ((icmp_ln10_reg_2147 = ap_const_lv1_1)) then
            if ((ap_const_boolean_1 = ap_condition_1155)) then 
                ap_phi_mux_phi_ln14_1_phi_fu_1124_p10 <= ifmap_8_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_6)) then 
                ap_phi_mux_phi_ln14_1_phi_fu_1124_p10 <= ifmap_6_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_4)) then 
                ap_phi_mux_phi_ln14_1_phi_fu_1124_p10 <= ifmap_4_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_2)) then 
                ap_phi_mux_phi_ln14_1_phi_fu_1124_p10 <= ifmap_2_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_0)) then 
                ap_phi_mux_phi_ln14_1_phi_fu_1124_p10 <= ifmap_0_q0;
            else 
                ap_phi_mux_phi_ln14_1_phi_fu_1124_p10 <= ap_phi_reg_pp0_iter0_phi_ln14_1_reg_1121;
            end if;
        else 
            ap_phi_mux_phi_ln14_1_phi_fu_1124_p10 <= ap_phi_reg_pp0_iter0_phi_ln14_1_reg_1121;
        end if; 
    end process;


    ap_phi_mux_phi_ln14_2_phi_fu_1190_p10_assign_proc : process(ifmap_0_q0, ifmap_2_q0, ifmap_4_q0, ifmap_6_q0, ifmap_8_q0, i_0_reg_1015, icmp_ln10_reg_2147, ap_phi_reg_pp0_iter0_phi_ln14_2_reg_1187, ap_condition_1155)
    begin
        if ((icmp_ln10_reg_2147 = ap_const_lv1_1)) then
            if ((ap_const_boolean_1 = ap_condition_1155)) then 
                ap_phi_mux_phi_ln14_2_phi_fu_1190_p10 <= ifmap_8_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_6)) then 
                ap_phi_mux_phi_ln14_2_phi_fu_1190_p10 <= ifmap_6_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_4)) then 
                ap_phi_mux_phi_ln14_2_phi_fu_1190_p10 <= ifmap_4_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_2)) then 
                ap_phi_mux_phi_ln14_2_phi_fu_1190_p10 <= ifmap_2_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_0)) then 
                ap_phi_mux_phi_ln14_2_phi_fu_1190_p10 <= ifmap_0_q0;
            else 
                ap_phi_mux_phi_ln14_2_phi_fu_1190_p10 <= ap_phi_reg_pp0_iter0_phi_ln14_2_reg_1187;
            end if;
        else 
            ap_phi_mux_phi_ln14_2_phi_fu_1190_p10 <= ap_phi_reg_pp0_iter0_phi_ln14_2_reg_1187;
        end if; 
    end process;


    ap_phi_mux_phi_ln14_3_phi_fu_1256_p10_assign_proc : process(ifmap_0_q0, ifmap_2_q0, ifmap_4_q0, ifmap_6_q0, ifmap_8_q0, i_0_reg_1015, icmp_ln10_reg_2147, ap_phi_reg_pp0_iter0_phi_ln14_3_reg_1253, ap_condition_1155)
    begin
        if ((icmp_ln10_reg_2147 = ap_const_lv1_1)) then
            if ((ap_const_boolean_1 = ap_condition_1155)) then 
                ap_phi_mux_phi_ln14_3_phi_fu_1256_p10 <= ifmap_8_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_6)) then 
                ap_phi_mux_phi_ln14_3_phi_fu_1256_p10 <= ifmap_6_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_4)) then 
                ap_phi_mux_phi_ln14_3_phi_fu_1256_p10 <= ifmap_4_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_2)) then 
                ap_phi_mux_phi_ln14_3_phi_fu_1256_p10 <= ifmap_2_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_0)) then 
                ap_phi_mux_phi_ln14_3_phi_fu_1256_p10 <= ifmap_0_q0;
            else 
                ap_phi_mux_phi_ln14_3_phi_fu_1256_p10 <= ap_phi_reg_pp0_iter0_phi_ln14_3_reg_1253;
            end if;
        else 
            ap_phi_mux_phi_ln14_3_phi_fu_1256_p10 <= ap_phi_reg_pp0_iter0_phi_ln14_3_reg_1253;
        end if; 
    end process;


    ap_phi_mux_phi_ln14_4_phi_fu_1322_p10_assign_proc : process(ifmap_0_q0, ifmap_2_q0, ifmap_4_q0, ifmap_6_q0, ifmap_8_q0, i_0_reg_1015, icmp_ln10_reg_2147, ap_phi_reg_pp0_iter1_phi_ln14_4_reg_1319, ap_condition_1155)
    begin
        if ((icmp_ln10_reg_2147 = ap_const_lv1_1)) then
            if ((ap_const_boolean_1 = ap_condition_1155)) then 
                ap_phi_mux_phi_ln14_4_phi_fu_1322_p10 <= ifmap_8_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_6)) then 
                ap_phi_mux_phi_ln14_4_phi_fu_1322_p10 <= ifmap_6_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_4)) then 
                ap_phi_mux_phi_ln14_4_phi_fu_1322_p10 <= ifmap_4_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_2)) then 
                ap_phi_mux_phi_ln14_4_phi_fu_1322_p10 <= ifmap_2_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_0)) then 
                ap_phi_mux_phi_ln14_4_phi_fu_1322_p10 <= ifmap_0_q0;
            else 
                ap_phi_mux_phi_ln14_4_phi_fu_1322_p10 <= ap_phi_reg_pp0_iter1_phi_ln14_4_reg_1319;
            end if;
        else 
            ap_phi_mux_phi_ln14_4_phi_fu_1322_p10 <= ap_phi_reg_pp0_iter1_phi_ln14_4_reg_1319;
        end if; 
    end process;


    ap_phi_mux_phi_ln14_phi_fu_1073_p10_assign_proc : process(ifmap_0_q0, ifmap_2_q0, ifmap_4_q0, ifmap_6_q0, ifmap_8_q0, i_0_reg_1015, icmp_ln10_reg_2147, ap_phi_reg_pp0_iter0_phi_ln14_reg_1070, ap_condition_1155)
    begin
        if ((icmp_ln10_reg_2147 = ap_const_lv1_1)) then
            if ((ap_const_boolean_1 = ap_condition_1155)) then 
                ap_phi_mux_phi_ln14_phi_fu_1073_p10 <= ifmap_8_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_6)) then 
                ap_phi_mux_phi_ln14_phi_fu_1073_p10 <= ifmap_6_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_4)) then 
                ap_phi_mux_phi_ln14_phi_fu_1073_p10 <= ifmap_4_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_2)) then 
                ap_phi_mux_phi_ln14_phi_fu_1073_p10 <= ifmap_2_q0;
            elsif ((i_0_reg_1015 = ap_const_lv4_0)) then 
                ap_phi_mux_phi_ln14_phi_fu_1073_p10 <= ifmap_0_q0;
            else 
                ap_phi_mux_phi_ln14_phi_fu_1073_p10 <= ap_phi_reg_pp0_iter0_phi_ln14_reg_1070;
            end if;
        else 
            ap_phi_mux_phi_ln14_phi_fu_1073_p10 <= ap_phi_reg_pp0_iter0_phi_ln14_reg_1070;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_phi_ln13_4_reg_1304 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln14_1_reg_1121 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln14_2_reg_1187 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln14_3_reg_1253 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln14_reg_1070 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln15_4_reg_1339 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln16_4_reg_1355 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_phi_ln14_4_reg_1319 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    i_fu_1590_p2 <= std_logic_vector(unsigned(i_0_reg_1015) + unsigned(ap_const_lv4_2));
    icmp_ln10_fu_1370_p2 <= "1" when (unsigned(ap_phi_mux_i_0_phi_fu_1019_p4) < unsigned(ap_const_lv4_A)) else "0";
    icmp_ln14_1_fu_1438_p2 <= "1" when (signed(ap_phi_reg_pp0_iter0_phi_ln13_1_reg_1106) < signed(ap_phi_mux_phi_ln14_1_phi_fu_1124_p10)) else "0";
    icmp_ln14_2_fu_1483_p2 <= "1" when (signed(ap_phi_reg_pp0_iter0_phi_ln13_2_reg_1172) < signed(ap_phi_mux_phi_ln14_2_phi_fu_1190_p10)) else "0";
    icmp_ln14_3_fu_1534_p2 <= "1" when (signed(ap_phi_reg_pp0_iter0_phi_ln13_3_reg_1238) < signed(ap_phi_mux_phi_ln14_3_phi_fu_1256_p10)) else "0";
    icmp_ln14_4_fu_1602_p2 <= "1" when (signed(ap_phi_reg_pp0_iter1_phi_ln13_4_reg_1304) < signed(ap_phi_mux_phi_ln14_4_phi_fu_1322_p10)) else "0";
    icmp_ln14_fu_1424_p2 <= "1" when (signed(ap_phi_reg_pp0_iter0_phi_ln13_reg_1055) < signed(ap_phi_mux_phi_ln14_phi_fu_1073_p10)) else "0";
    icmp_ln15_1_fu_1452_p2 <= "1" when (signed(select_ln14_1_reg_2298) < signed(phi_ln15_1_reg_1141)) else "0";
    icmp_ln15_2_fu_1502_p2 <= "1" when (signed(select_ln14_2_reg_2379) < signed(phi_ln15_2_reg_1207)) else "0";
    icmp_ln15_3_fu_1553_p2 <= "1" when (signed(select_ln14_3_reg_2460) < signed(phi_ln15_3_reg_1273)) else "0";
    icmp_ln15_4_fu_1616_p2 <= "1" when (signed(select_ln14_4_reg_2556) < signed(phi_ln15_4_reg_1339)) else "0";
    icmp_ln15_fu_1386_p2 <= "1" when (signed(select_ln14_reg_2267) < signed(phi_ln15_reg_1090)) else "0";
    icmp_ln16_1_fu_1464_p2 <= "1" when (signed(select_ln15_1_fu_1457_p3) < signed(ap_phi_reg_pp0_iter0_phi_ln16_1_reg_1157)) else "0";
    icmp_ln16_2_fu_1514_p2 <= "1" when (signed(select_ln15_2_fu_1507_p3) < signed(ap_phi_reg_pp0_iter0_phi_ln16_2_reg_1223)) else "0";
    icmp_ln16_3_fu_1565_p2 <= "1" when (signed(select_ln15_3_fu_1558_p3) < signed(ap_phi_reg_pp0_iter0_phi_ln16_3_reg_1289)) else "0";
    icmp_ln16_4_fu_1628_p2 <= "1" when (signed(select_ln15_4_fu_1621_p3) < signed(ap_phi_reg_pp0_iter1_phi_ln16_4_reg_1355)) else "0";
    icmp_ln16_fu_1398_p2 <= "1" when (signed(select_ln15_fu_1391_p3) < signed(ap_phi_reg_pp0_iter0_phi_ln16_reg_1040)) else "0";

    ifmap_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ifmap_0_address0 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ifmap_0_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ifmap_0_address0 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ifmap_0_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ifmap_0_address0 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ifmap_0_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ifmap_0_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ifmap_0_address0 <= ap_const_lv64_1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ifmap_0_address0 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ifmap_0_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                ifmap_0_address0 <= "XXXX";
            end if;
        else 
            ifmap_0_address0 <= "XXXX";
        end if; 
    end process;


    ifmap_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ifmap_0_ce0 <= ap_const_logic_1;
        else 
            ifmap_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ifmap_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ifmap_1_address0 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ifmap_1_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ifmap_1_address0 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ifmap_1_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ifmap_1_address0 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ifmap_1_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ifmap_1_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ifmap_1_address0 <= ap_const_lv64_1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ifmap_1_address0 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ifmap_1_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                ifmap_1_address0 <= "XXXX";
            end if;
        else 
            ifmap_1_address0 <= "XXXX";
        end if; 
    end process;


    ifmap_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ifmap_1_ce0 <= ap_const_logic_1;
        else 
            ifmap_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ifmap_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ifmap_2_address0 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ifmap_2_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ifmap_2_address0 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ifmap_2_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ifmap_2_address0 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ifmap_2_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ifmap_2_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ifmap_2_address0 <= ap_const_lv64_1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ifmap_2_address0 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ifmap_2_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                ifmap_2_address0 <= "XXXX";
            end if;
        else 
            ifmap_2_address0 <= "XXXX";
        end if; 
    end process;


    ifmap_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ifmap_2_ce0 <= ap_const_logic_1;
        else 
            ifmap_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ifmap_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ifmap_3_address0 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ifmap_3_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ifmap_3_address0 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ifmap_3_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ifmap_3_address0 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ifmap_3_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ifmap_3_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ifmap_3_address0 <= ap_const_lv64_1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ifmap_3_address0 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ifmap_3_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                ifmap_3_address0 <= "XXXX";
            end if;
        else 
            ifmap_3_address0 <= "XXXX";
        end if; 
    end process;


    ifmap_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ifmap_3_ce0 <= ap_const_logic_1;
        else 
            ifmap_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ifmap_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ifmap_4_address0 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ifmap_4_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ifmap_4_address0 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ifmap_4_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ifmap_4_address0 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ifmap_4_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ifmap_4_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ifmap_4_address0 <= ap_const_lv64_1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ifmap_4_address0 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ifmap_4_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                ifmap_4_address0 <= "XXXX";
            end if;
        else 
            ifmap_4_address0 <= "XXXX";
        end if; 
    end process;


    ifmap_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ifmap_4_ce0 <= ap_const_logic_1;
        else 
            ifmap_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ifmap_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ifmap_5_address0 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ifmap_5_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ifmap_5_address0 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ifmap_5_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ifmap_5_address0 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ifmap_5_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ifmap_5_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ifmap_5_address0 <= ap_const_lv64_1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ifmap_5_address0 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ifmap_5_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                ifmap_5_address0 <= "XXXX";
            end if;
        else 
            ifmap_5_address0 <= "XXXX";
        end if; 
    end process;


    ifmap_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ifmap_5_ce0 <= ap_const_logic_1;
        else 
            ifmap_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ifmap_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ifmap_6_address0 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ifmap_6_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ifmap_6_address0 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ifmap_6_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ifmap_6_address0 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ifmap_6_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ifmap_6_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ifmap_6_address0 <= ap_const_lv64_1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ifmap_6_address0 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ifmap_6_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                ifmap_6_address0 <= "XXXX";
            end if;
        else 
            ifmap_6_address0 <= "XXXX";
        end if; 
    end process;


    ifmap_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ifmap_6_ce0 <= ap_const_logic_1;
        else 
            ifmap_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ifmap_7_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ifmap_7_address0 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ifmap_7_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ifmap_7_address0 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ifmap_7_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ifmap_7_address0 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ifmap_7_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ifmap_7_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ifmap_7_address0 <= ap_const_lv64_1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ifmap_7_address0 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ifmap_7_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                ifmap_7_address0 <= "XXXX";
            end if;
        else 
            ifmap_7_address0 <= "XXXX";
        end if; 
    end process;


    ifmap_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ifmap_7_ce0 <= ap_const_logic_1;
        else 
            ifmap_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ifmap_8_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ifmap_8_address0 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ifmap_8_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ifmap_8_address0 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ifmap_8_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ifmap_8_address0 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ifmap_8_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ifmap_8_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ifmap_8_address0 <= ap_const_lv64_1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ifmap_8_address0 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ifmap_8_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                ifmap_8_address0 <= "XXXX";
            end if;
        else 
            ifmap_8_address0 <= "XXXX";
        end if; 
    end process;


    ifmap_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ifmap_8_ce0 <= ap_const_logic_1;
        else 
            ifmap_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ifmap_9_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ifmap_9_address0 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ifmap_9_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ifmap_9_address0 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ifmap_9_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ifmap_9_address0 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ifmap_9_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ifmap_9_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ifmap_9_address0 <= ap_const_lv64_1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ifmap_9_address0 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ifmap_9_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                ifmap_9_address0 <= "XXXX";
            end if;
        else 
            ifmap_9_address0 <= "XXXX";
        end if; 
    end process;


    ifmap_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ifmap_9_ce0 <= ap_const_logic_1;
        else 
            ifmap_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln15_fu_1376_p2 <= (ap_phi_mux_i_0_phi_fu_1019_p4 or ap_const_lv4_1);

    result_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_enable_reg_pp0_iter1, zext_ln17_fu_1419_p1, ap_block_pp0_stage3, zext_ln17_1_fu_1479_p1, ap_block_pp0_stage5, zext_ln17_2_fu_1529_p1, ap_block_pp0_stage7, zext_ln17_3_fu_1585_p1, ap_block_pp0_stage9, zext_ln17_4_fu_1643_p1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            result_address0 <= zext_ln17_4_fu_1643_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            result_address0 <= zext_ln17_3_fu_1585_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            result_address0 <= zext_ln17_2_fu_1529_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            result_address0 <= zext_ln17_1_fu_1479_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            result_address0 <= zext_ln17_fu_1419_p1(5 - 1 downto 0);
        else 
            result_address0 <= "XXXXX";
        end if; 
    end process;


    result_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            result_ce0 <= ap_const_logic_1;
        else 
            result_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    result_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_enable_reg_pp0_iter1, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage1, select_ln16_fu_1404_p3, select_ln16_1_fu_1470_p3, select_ln16_2_fu_1520_p3, select_ln16_3_fu_1571_p3, select_ln16_4_fu_1634_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            result_d0 <= select_ln16_4_fu_1634_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            result_d0 <= select_ln16_3_fu_1571_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            result_d0 <= select_ln16_2_fu_1520_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            result_d0 <= select_ln16_1_fu_1470_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            result_d0 <= select_ln16_fu_1404_p3;
        else 
            result_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    result_we0_assign_proc : process(icmp_ln10_reg_2147, icmp_ln10_reg_2147_pp0_iter1_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln10_reg_2147_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln10_reg_2147 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            result_we0 <= ap_const_logic_1;
        else 
            result_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln14_1_fu_1444_p3 <= 
        ap_phi_mux_phi_ln14_1_phi_fu_1124_p10 when (icmp_ln14_1_fu_1438_p2(0) = '1') else 
        ap_phi_reg_pp0_iter0_phi_ln13_1_reg_1106;
    select_ln14_2_fu_1489_p3 <= 
        ap_phi_mux_phi_ln14_2_phi_fu_1190_p10 when (icmp_ln14_2_fu_1483_p2(0) = '1') else 
        ap_phi_reg_pp0_iter0_phi_ln13_2_reg_1172;
    select_ln14_3_fu_1540_p3 <= 
        ap_phi_mux_phi_ln14_3_phi_fu_1256_p10 when (icmp_ln14_3_fu_1534_p2(0) = '1') else 
        ap_phi_reg_pp0_iter0_phi_ln13_3_reg_1238;
    select_ln14_4_fu_1608_p3 <= 
        ap_phi_mux_phi_ln14_4_phi_fu_1322_p10 when (icmp_ln14_4_fu_1602_p2(0) = '1') else 
        ap_phi_reg_pp0_iter1_phi_ln13_4_reg_1304;
    select_ln14_fu_1430_p3 <= 
        ap_phi_mux_phi_ln14_phi_fu_1073_p10 when (icmp_ln14_fu_1424_p2(0) = '1') else 
        ap_phi_reg_pp0_iter0_phi_ln13_reg_1055;
    select_ln15_1_fu_1457_p3 <= 
        phi_ln15_1_reg_1141 when (icmp_ln15_1_fu_1452_p2(0) = '1') else 
        select_ln14_1_reg_2298;
    select_ln15_2_fu_1507_p3 <= 
        phi_ln15_2_reg_1207 when (icmp_ln15_2_fu_1502_p2(0) = '1') else 
        select_ln14_2_reg_2379;
    select_ln15_3_fu_1558_p3 <= 
        phi_ln15_3_reg_1273 when (icmp_ln15_3_fu_1553_p2(0) = '1') else 
        select_ln14_3_reg_2460;
    select_ln15_4_fu_1621_p3 <= 
        phi_ln15_4_reg_1339 when (icmp_ln15_4_fu_1616_p2(0) = '1') else 
        select_ln14_4_reg_2556;
    select_ln15_fu_1391_p3 <= 
        phi_ln15_reg_1090 when (icmp_ln15_fu_1386_p2(0) = '1') else 
        select_ln14_reg_2267;
    select_ln16_1_fu_1470_p3 <= 
        ap_phi_reg_pp0_iter0_phi_ln16_1_reg_1157 when (icmp_ln16_1_fu_1464_p2(0) = '1') else 
        select_ln15_1_fu_1457_p3;
    select_ln16_2_fu_1520_p3 <= 
        ap_phi_reg_pp0_iter0_phi_ln16_2_reg_1223 when (icmp_ln16_2_fu_1514_p2(0) = '1') else 
        select_ln15_2_fu_1507_p3;
    select_ln16_3_fu_1571_p3 <= 
        ap_phi_reg_pp0_iter0_phi_ln16_3_reg_1289 when (icmp_ln16_3_fu_1565_p2(0) = '1') else 
        select_ln15_3_fu_1558_p3;
    select_ln16_4_fu_1634_p3 <= 
        ap_phi_reg_pp0_iter1_phi_ln16_4_reg_1355 when (icmp_ln16_4_fu_1628_p2(0) = '1') else 
        select_ln15_4_fu_1621_p3;
    select_ln16_fu_1404_p3 <= 
        ap_phi_reg_pp0_iter0_phi_ln16_reg_1040 when (icmp_ln16_fu_1398_p2(0) = '1') else 
        select_ln15_fu_1391_p3;
    zext_ln10_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_0_reg_1027),6));
    zext_ln17_1_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln17_reg_2162),64));
    zext_ln17_2_fu_1529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln17_1_fu_1497_p2),64));
    zext_ln17_3_fu_1585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln17_2_fu_1548_p2),64));
    zext_ln17_4_fu_1643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln17_3_reg_2491),64));
    zext_ln17_fu_1419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_0_reg_1027),64));
end behav;
