v 20201216 2
C 41600 45300 1 0 0 in-1.sym
{
T 41600 45800 5 10 0 0 0 0 1
footprint=anchor
T 41600 45600 5 10 0 0 0 0 1
device=INPUT
T 41600 45400 5 10 1 1 0 7 1
refdes=O5
}
C 41600 45900 1 0 0 in-1.sym
{
T 41600 46400 5 10 0 0 0 0 1
footprint=anchor
T 41600 46200 5 10 0 0 0 0 1
device=INPUT
T 41600 46000 5 10 1 1 0 7 1
refdes=O2
}
C 41600 45700 1 0 0 in-1.sym
{
T 41600 46200 5 10 0 0 0 0 1
footprint=anchor
T 41600 46000 5 10 0 0 0 0 1
device=INPUT
T 41600 45800 5 10 1 1 0 7 1
refdes=O3
}
C 41600 45500 1 0 0 in-1.sym
{
T 41600 46000 5 10 0 0 0 0 1
footprint=anchor
T 41600 45800 5 10 0 0 0 0 1
device=INPUT
T 41600 45600 5 10 1 1 0 7 1
refdes=O4
}
C 41600 45100 1 0 0 in-1.sym
{
T 41600 45600 5 10 0 0 0 0 1
footprint=anchor
T 41600 45400 5 10 0 0 0 0 1
device=INPUT
T 41600 45200 5 10 1 1 0 7 1
refdes=O6
}
C 41600 44900 1 0 0 in-1.sym
{
T 41600 45400 5 10 0 0 0 0 1
footprint=anchor
T 41600 45200 5 10 0 0 0 0 1
device=INPUT
T 41600 45000 5 10 1 1 0 7 1
refdes=O7
}
N 42200 45800 42700 45800 4
{
T 42300 45800 5 10 1 1 0 0 1
netname=O3
}
N 42700 45600 42200 45600 4
{
T 42300 45600 5 10 1 1 0 0 1
netname=O4
}
C 41600 46800 1 0 0 in-1.sym
{
T 41600 47300 5 10 0 0 0 0 1
footprint=anchor
T 41600 47100 5 10 0 0 0 0 1
device=INPUT
T 41600 46900 5 10 1 1 0 7 1
refdes=Vdd
}
C 41600 46600 1 0 0 in-1.sym
{
T 41600 47100 5 10 0 0 0 0 1
footprint=anchor
T 41600 46900 5 10 0 0 0 0 1
device=INPUT
T 41600 46700 5 10 1 1 0 7 1
refdes=GND
}
C 42000 46900 1 0 0 vdd-1.sym
C 42100 46400 1 0 0 gnd-1.sym
N 42200 46000 42700 46000 4
{
T 42300 46000 5 10 1 1 0 0 1
netname=O2
}
N 42200 45400 42700 45400 4
{
T 42300 45400 5 10 1 1 0 0 1
netname=O5
}
N 42200 45200 42700 45200 4
{
T 42300 45200 5 10 1 1 0 0 1
netname=O6
}
N 42200 45000 42700 45000 4
{
T 42300 45000 5 10 1 1 0 0 1
netname=O7
}
C 41700 38200 1 0 0 in-1.sym
{
T 41700 38500 5 10 0 0 0 0 1
device=INPUT
T 41700 38700 5 10 0 0 0 0 1
footprint=anchor
T 41700 38300 5 10 1 1 0 7 1
refdes=I3#
}
C 41700 38400 1 0 0 in-1.sym
{
T 41700 38700 5 10 0 0 0 0 1
device=INPUT
T 41700 38900 5 10 0 0 0 0 1
footprint=anchor
T 41700 38500 5 10 1 1 0 7 1
refdes=I3
}
C 41700 37800 1 0 0 in-1.sym
{
T 41700 38100 5 10 0 0 0 0 1
device=INPUT
T 41700 37900 5 10 1 1 0 7 1
refdes=I4#
T 41700 38300 5 10 0 0 0 0 1
footprint=anchor
}
C 41700 38000 1 0 0 in-1.sym
{
T 41700 38300 5 10 0 0 0 0 1
device=INPUT
T 41700 38100 5 10 1 1 0 7 1
refdes=I4
T 41700 38500 5 10 0 0 0 0 1
footprint=anchor
}
C 41700 37600 1 0 0 in-1.sym
{
T 41700 37900 5 10 0 0 0 0 1
device=INPUT
T 41700 38100 5 10 0 0 0 0 1
footprint=anchor
T 41700 37700 5 10 1 1 0 7 1
refdes=I5
}
C 41700 37400 1 0 0 in-1.sym
{
T 41700 37700 5 10 0 0 0 0 1
device=INPUT
T 41700 37900 5 10 0 0 0 0 1
footprint=anchor
T 41700 37500 5 10 1 1 0 7 1
refdes=I5#
}
C 41700 37200 1 0 0 in-1.sym
{
T 41700 37500 5 10 0 0 0 0 1
device=INPUT
T 41700 37300 5 10 1 1 0 7 1
refdes=I6
T 41700 37700 5 10 0 0 0 0 1
footprint=anchor
}
C 41700 37000 1 0 0 in-1.sym
{
T 41700 37300 5 10 0 0 0 0 1
device=INPUT
T 41700 37100 5 10 1 1 0 7 1
refdes=I6#
T 41700 37500 5 10 0 0 0 0 1
footprint=anchor
}
C 41700 36800 1 0 0 in-1.sym
{
T 41700 37100 5 10 0 0 0 0 1
device=INPUT
T 41700 37300 5 10 0 0 0 0 1
footprint=anchor
T 41700 36900 5 10 1 1 0 7 1
refdes=I7
}
C 41700 36600 1 0 0 in-1.sym
{
T 41700 36900 5 10 0 0 0 0 1
device=INPUT
T 41700 37100 5 10 0 0 0 0 1
footprint=anchor
T 41700 36700 5 10 1 1 0 7 1
refdes=I7#
}
N 42300 38300 42500 38300 4
{
T 42550 38300 5 10 1 1 0 1 1
netname=I3#
}
N 42300 38500 42500 38500 4
{
T 42550 38500 5 10 1 1 0 1 1
netname=I3
}
N 42300 37900 42500 37900 4
{
T 42550 37900 5 10 1 1 0 1 1
netname=I4#
}
N 42300 38100 42500 38100 4
{
T 42550 38100 5 10 1 1 0 1 1
netname=I4
}
N 42300 37700 42500 37700 4
{
T 42550 37700 5 10 1 1 0 1 1
netname=I5
}
N 42300 37500 42500 37500 4
{
T 42550 37500 5 10 1 1 0 1 1
netname=I5#
}
N 42300 37300 42500 37300 4
{
T 42550 37300 5 10 1 1 0 1 1
netname=I6
}
N 42300 37100 42500 37100 4
{
T 42550 37100 5 10 1 1 0 1 1
netname=I6#
}
N 42300 36900 42500 36900 4
{
T 42550 36900 5 10 1 1 0 1 1
netname=I7
}
N 42300 36700 42500 36700 4
{
T 42550 36700 5 10 1 1 0 1 1
netname=I7#
}
C 51100 42400 1 0 0 gnd-1.sym
N 51500 45200 51300 45200 4
{
T 51250 45200 5 10 1 1 0 7 1
netname=I7
}
N 51500 45400 51300 45400 4
{
T 51250 45400 5 10 1 1 0 7 1
netname=I6
}
N 50700 43300 50900 43300 4
{
T 50650 43300 5 10 1 1 0 7 1
netname=I7#
}
C 51700 44400 1 0 0 gnd-1.sym
C 51000 43700 1 0 0 vdd-1.sym
C 41700 38600 1 0 0 in-1.sym
{
T 41700 38900 5 10 0 0 0 0 1
device=INPUT
T 41700 39100 5 10 0 0 0 0 1
footprint=anchor
T 41700 38700 5 10 1 1 0 7 1
refdes=I2#
}
C 41700 38800 1 0 0 in-1.sym
{
T 41700 39100 5 10 0 0 0 0 1
device=INPUT
T 41700 39300 5 10 0 0 0 0 1
footprint=anchor
T 41700 38900 5 10 1 1 0 7 1
refdes=I2
}
N 42300 38700 42500 38700 4
{
T 42550 38700 5 10 1 1 0 1 1
netname=I2#
}
N 42300 38900 42500 38900 4
{
T 42550 38900 5 10 1 1 0 1 1
netname=I2
}
C 46400 44400 1 0 0 dflipflop.sym
{
T 47750 44800 5 10 1 1 0 7 1
refdes=C
T 47200 45050 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 47000 45900 1 0 0 vdd-1.sym
C 47100 44100 1 0 0 gnd-1.sym
C 45900 44700 1 0 0 gnd-1.sym
C 46100 44800 1 0 0 phi0.sym
C 44600 45700 1 0 0 in-1.sym
{
T 44600 45800 5 10 1 1 0 7 1
refdes=Ci#
T 44600 46200 5 10 0 0 0 0 1
footprint=anchor
T 44600 46000 5 10 0 0 0 0 1
device=INPUT
}
C 44900 45400 1 0 0 vdd-1.sym
N 45600 45300 45600 44900 4
C 45000 44100 1 0 0 gnd-1.sym
N 45200 45800 45400 45800 4
N 48000 45500 48300 45500 4
{
T 48350 45500 5 10 1 1 0 1 1
netname=Co
}
N 48100 45500 48100 44200 4
N 44800 44200 48100 44200 4
N 44800 44200 44800 44800 4
N 48000 45300 48300 45300 4
{
T 48350 45300 5 10 1 1 0 1 1
netname=Co#
}
C 47000 43500 1 0 0 vdd-1.sym
C 47100 41700 1 0 0 gnd-1.sym
C 45900 42300 1 0 0 gnd-1.sym
C 46100 42400 1 0 0 phi0.sym
C 44300 43300 1 0 0 in-1.sym
{
T 44300 43400 5 10 1 1 0 7 1
refdes=Zi
T 44300 43800 5 10 0 0 0 0 1
footprint=anchor
T 44300 43600 5 10 0 0 0 0 1
device=INPUT
}
C 45000 43000 1 0 0 vdd-1.sym
N 45700 42900 45700 42500 4
C 45100 41700 1 0 0 gnd-1.sym
N 44900 42600 44900 43200 4
N 44600 43200 45400 43200 4
{
T 44550 43200 5 10 1 1 0 7 1
netname=ZW#
}
N 44900 43400 45400 43400 4
N 48000 43100 48300 43100 4
{
T 48350 43100 5 10 1 1 0 1 1
netname=Zo#
}
N 48100 43100 48100 41800 4
N 48100 41800 44900 41800 4
N 44900 41800 44900 42400 4
C 47800 45800 1 0 1 in-1.sym
{
T 47800 45900 5 10 1 1 0 1 1
refdes=Vdd
T 47800 46300 5 10 0 0 0 6 1
footprint=anchor
T 47800 46100 5 10 0 0 0 6 1
device=INPUT
}
C 46600 44300 1 0 0 in-1.sym
{
T 46600 44400 5 10 1 1 0 7 1
refdes=GND
T 46600 44800 5 10 0 0 0 0 1
footprint=anchor
T 46600 44600 5 10 0 0 0 0 1
device=INPUT
}
N 44800 45000 44800 45600 4
C 45800 43700 1 0 0 vdd-1.sym
C 45800 46000 1 0 0 vdd-1.sym
C 41800 41300 1 0 0 in-1.sym
{
T 41800 41400 5 10 1 1 0 7 1
refdes=ϕ0
T 41800 41800 5 10 0 0 0 0 1
footprint=anchor
T 41800 41600 5 10 0 0 0 0 1
device=INPUT
}
C 42700 41300 1 0 1 phi0.sym
C 45100 43600 1 0 0 resistor-load.sym
{
T 45400 44000 5 10 0 0 0 0 1
device=RESISTOR
T 45250 43750 5 10 1 1 0 6 1
refdes=R?
T 45500 43700 5 10 0 1 0 0 1
footprint=0603-boxed
T 45500 43700 5 10 0 1 0 0 1
value=3.3k
}
N 46000 43700 46000 43600 4
N 45100 43700 45100 43400 4
C 46400 42000 1 0 0 dflipflop.sym
{
T 47750 42400 5 10 1 1 0 7 1
refdes=Z
T 47200 42650 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 51700 38500 1 0 0 dilatch.sym
{
T 53050 38950 5 10 1 1 0 7 1
refdes=W0
T 52500 39225 5 10 1 1 0 4 1
source=dilatch.sch
}
C 51700 40300 1 0 0 dilatch.sym
{
T 53050 40750 5 10 1 1 0 7 1
refdes=W1
T 52500 41025 5 10 1 1 0 4 1
source=dilatch.sch
}
C 51700 42100 1 0 0 dilatch.sym
{
T 53050 42550 5 10 1 1 0 7 1
refdes=W2
T 52500 42825 5 10 1 1 0 4 1
source=dilatch.sch
}
C 52300 40000 1 0 0 vdd-1.sym
C 52300 41800 1 0 0 vdd-1.sym
C 52300 43600 1 0 0 vdd-1.sym
C 52600 38200 1 0 1 gnd-1.sym
C 52600 40000 1 0 1 gnd-1.sym
C 52600 41800 1 0 1 gnd-1.sym
N 53300 39600 53400 39600 4
{
T 53400 39600 5 10 1 1 0 1 1
netname=W0
}
N 53300 39400 53400 39400 4
{
T 53400 39400 5 10 1 1 0 1 1
netname=W0#
}
N 53300 41400 53400 41400 4
{
T 53400 41400 5 10 1 1 0 1 1
netname=W1
}
N 53300 41200 53400 41200 4
{
T 53400 41200 5 10 1 1 0 1 1
netname=W1#
}
N 53300 43200 53400 43200 4
{
T 53400 43200 5 10 1 1 0 1 1
netname=W2#
}
N 53300 43000 53400 43000 4
{
T 53400 43000 5 10 1 1 0 1 1
netname=W2
}
C 55400 46300 1 0 0 BSS84.sym
{
T 55625 46600 5 10 1 1 0 1 1
refdes=M?
T 55500 47100 5 10 0 1 0 0 1
value=BSS84
T 55900 46900 5 10 0 1 0 0 1
footprint=sot23-pmos
T 56900 46900 5 10 0 1 0 0 1
device=PMOS
}
C 55400 45700 1 0 0 BSS84.sym
{
T 55625 46000 5 10 1 1 0 1 1
refdes=M?
T 55500 46500 5 10 0 1 0 0 1
value=BSS84
T 55900 46300 5 10 0 1 0 0 1
footprint=sot23-pmos
T 56900 46300 5 10 0 1 0 0 1
device=PMOS
}
C 55400 43500 1 0 0 BSS84.sym
{
T 55625 43800 5 10 1 1 0 1 1
refdes=M?
T 55500 44300 5 10 0 1 0 0 1
value=BSS84
T 55900 44100 5 10 0 1 0 0 1
footprint=sot23-pmos
T 56900 44100 5 10 0 1 0 0 1
device=PMOS
}
N 55800 46400 55800 46200 4
N 55800 43600 55800 43500 4
C 55700 47100 1 270 0 phi0.sym
C 55700 44300 1 270 0 phi0.sym
N 55100 43200 54900 43200 4
{
T 54850 43200 5 10 1 1 0 7 1
netname=W0
}
N 55100 42600 54900 42600 4
{
T 54850 42600 5 10 1 1 0 7 1
netname=W1#
}
N 55100 43000 54900 43000 4
{
T 54850 43000 5 10 1 1 0 7 1
netname=W0#
}
N 55100 42800 54900 42800 4
{
T 54850 42800 5 10 1 1 0 7 1
netname=W1
}
C 50900 37300 1 0 0 nor.sym
{
T 51300 37800 5 10 1 1 0 4 1
refdes=S?
}
C 51700 36700 1 0 0 dlatch.sym
{
T 52850 37150 5 10 1 1 0 0 1
refdes=K
T 52500 37425 5 10 1 1 0 4 1
source=dlatch.sch
}
N 50900 37900 50800 37900 4
{
T 50800 37900 5 10 1 1 0 7 1
netname=W2#
}
N 50900 37700 50800 37700 4
{
T 50800 37700 5 10 1 1 0 7 1
netname=W1
}
N 53300 37800 53800 37800 4
{
T 53400 37800 5 10 1 1 0 0 1
netname=BK
}
C 52300 38200 1 0 0 vdd-1.sym
C 51000 38300 1 0 0 vdd-1.sym
C 52600 36400 1 0 1 gnd-1.sym
C 51300 37000 1 0 1 gnd-1.sym
C 51400 37100 1 0 0 phi0.sym
C 51400 42500 1 0 0 phi0.sym
C 51400 40700 1 0 0 phi0.sym
C 51400 38900 1 0 0 phi0.sym
N 53300 37600 53800 37600 4
{
T 53400 37600 5 10 1 1 0 2 1
netname=BK#
}
C 56500 43100 1 0 0 out-1.sym
{
T 56500 43400 5 10 0 0 0 0 1
device=OUTPUT
T 56500 43600 5 10 0 0 0 0 1
footprint=anchor
T 57100 43200 5 10 1 1 0 1 1
refdes=WA
}
C 56500 42900 1 0 0 out-1.sym
{
T 56500 43200 5 10 0 0 0 0 1
device=OUTPUT
T 56500 43400 5 10 0 0 0 0 1
footprint=anchor
T 57100 43000 5 10 1 1 0 1 1
refdes=WX
}
C 56500 42700 1 0 0 out-1.sym
{
T 56500 43000 5 10 0 0 0 0 1
device=OUTPUT
T 56500 43200 5 10 0 0 0 0 1
footprint=anchor
T 57100 42800 5 10 1 1 0 1 1
refdes=WY
}
C 56500 42500 1 0 0 out-1.sym
{
T 56500 42800 5 10 0 0 0 0 1
device=OUTPUT
T 56500 43000 5 10 0 0 0 0 1
footprint=anchor
T 57100 42600 5 10 1 1 0 1 1
refdes=WU
}
C 55800 45700 1 0 0 out-1.sym
{
T 55800 46000 5 10 0 0 0 0 1
device=OUTPUT
T 55800 46200 5 10 0 0 0 0 1
footprint=anchor
T 56400 45800 5 10 1 1 0 1 1
refdes=WK
}
N 55400 43800 55200 43800 4
{
T 55150 43800 5 10 1 1 0 7 1
netname=W2
}
N 55400 46600 55200 46600 4
{
T 55500 46500 5 10 1 1 0 7 1
netname=W2#
}
N 55400 46000 55200 46000 4
{
T 55500 45900 5 10 1 1 0 7 1
netname=W1
}
C 46400 39700 1 0 0 dflipflop.sym
{
T 47750 40100 5 10 1 1 0 7 1
refdes=J
T 47200 40350 5 10 1 1 0 4 1
source=dflipflop.sch
}
N 48000 40800 48300 40800 4
{
T 48100 40800 5 10 1 1 0 0 1
netname=IJ#
}
N 46400 40800 45700 40800 4
{
T 46400 40900 5 10 1 1 0 6 1
netname=OJump#
}
N 46400 42500 46400 42500 4
N 47200 43500 47200 43500 4
N 47200 42000 47200 42000 4
C 46100 40100 1 0 0 phi0.sym
C 47000 41200 1 0 0 vdd-1.sym
C 47100 39400 1 0 0 gnd-1.sym
C 45100 41300 1 0 0 vdd-1.sym
C 41600 46300 1 0 0 in-1.sym
{
T 41600 46800 5 10 0 0 0 0 1
footprint=anchor
T 41600 46600 5 10 0 0 0 0 1
device=INPUT
T 41600 46400 5 10 1 1 0 7 1
refdes=O0
}
C 41600 46100 1 0 0 in-1.sym
{
T 41600 46600 5 10 0 0 0 0 1
footprint=anchor
T 41600 46400 5 10 0 0 0 0 1
device=INPUT
T 41600 46200 5 10 1 1 0 7 1
refdes=O1
}
N 42200 46200 42700 46200 4
{
T 42300 46200 5 10 1 1 0 0 1
netname=O1
}
N 42200 46400 42700 46400 4
{
T 42300 46400 5 10 1 1 0 0 1
netname=O0
}
C 42700 46300 1 0 0 resistor-load.sym
{
T 43000 46700 5 10 0 0 0 0 1
device=RESISTOR
T 43350 46450 5 10 1 1 0 0 1
refdes=R0
T 43100 46400 5 10 0 1 0 0 1
footprint=0603-boxed
T 43100 46400 5 10 0 1 0 0 1
value=3.3k
}
C 42700 46100 1 0 0 resistor-load.sym
{
T 43000 46500 5 10 0 0 0 0 1
device=RESISTOR
T 43350 46250 5 10 1 1 0 0 1
refdes=R1
T 43100 46200 5 10 0 1 0 0 1
footprint=0603-boxed
T 43100 46200 5 10 0 1 0 0 1
value=3.3k
}
C 42700 45900 1 0 0 resistor-load.sym
{
T 43000 46300 5 10 0 0 0 0 1
device=RESISTOR
T 43350 46050 5 10 1 1 0 0 1
refdes=R2
T 43100 46000 5 10 0 1 0 0 1
footprint=0603-boxed
T 43100 46000 5 10 0 1 0 0 1
value=3.3k
}
C 42700 45700 1 0 0 resistor-load.sym
{
T 43000 46100 5 10 0 0 0 0 1
device=RESISTOR
T 43350 45850 5 10 1 1 0 0 1
refdes=R3
T 43100 45800 5 10 0 1 0 0 1
footprint=0603-boxed
T 43100 45800 5 10 0 1 0 0 1
value=3.3k
}
C 42700 45500 1 0 0 resistor-load.sym
{
T 43000 45900 5 10 0 0 0 0 1
device=RESISTOR
T 43350 45650 5 10 1 1 0 0 1
refdes=R4
T 43100 45600 5 10 0 1 0 0 1
footprint=0603-boxed
T 43100 45600 5 10 0 1 0 0 1
value=3.3k
}
C 42700 45300 1 0 0 resistor-load.sym
{
T 43000 45700 5 10 0 0 0 0 1
device=RESISTOR
T 43350 45450 5 10 1 1 0 0 1
refdes=R5
T 43100 45400 5 10 0 1 0 0 1
footprint=0603-boxed
T 43100 45400 5 10 0 1 0 0 1
value=3.3k
}
C 42700 45100 1 0 0 resistor-load.sym
{
T 43000 45500 5 10 0 0 0 0 1
device=RESISTOR
T 43350 45250 5 10 1 1 0 0 1
refdes=R6
T 43100 45200 5 10 0 1 0 0 1
footprint=0603-boxed
T 43100 45200 5 10 0 1 0 0 1
value=3.3k
}
C 42700 44900 1 0 0 resistor-load.sym
{
T 43000 45300 5 10 0 0 0 0 1
device=RESISTOR
T 43350 45050 5 10 1 1 0 0 1
refdes=R7
T 43100 45000 5 10 0 1 0 0 1
footprint=0603-boxed
T 43100 45000 5 10 0 1 0 0 1
value=3.3k
}
N 43600 46400 43600 45000 4
{
T 43700 46100 5 10 1 1 180 6 1
netname=PE
}
C 45900 37400 1 0 0 dflipflop.sym
{
T 47250 37800 5 10 1 1 0 7 1
refdes=R
T 46700 38050 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 44600 38200 1 0 0 in-1.sym
{
T 44600 38300 5 10 1 1 0 7 1
refdes=RST#
T 44600 38700 5 10 0 0 0 0 1
footprint=anchor
T 44600 38500 5 10 0 0 0 0 1
device=INPUT
}
C 44900 38000 1 0 0 nand1or.sym
{
T 45550 38500 5 10 1 1 0 4 1
refdes=S?
}
N 47600 38300 47600 39200 4
N 47600 39200 44900 39200 4
N 44900 39200 44900 38800 4
N 44700 38600 44900 38600 4
{
T 44650 38600 5 10 1 1 0 7 1
netname=IJ#
}
C 45300 39000 1 0 0 vdd-1.sym
C 46500 38900 1 0 0 vdd-1.sym
C 45400 37700 1 0 0 gnd-1.sym
C 46600 37100 1 0 0 gnd-1.sym
C 45600 37800 1 0 0 phi0.sym
N 47600 38300 47500 38300 4
C 47900 38800 1 0 0 vdd-1.sym
C 48000 37900 1 0 0 gnd-1.sym
N 48500 38500 48700 38500 4
{
T 48500 38550 5 10 1 1 0 0 1
netname=PE
}
C 41700 39000 1 0 0 in-1.sym
{
T 41700 39300 5 10 0 0 0 0 1
device=INPUT
T 41700 39500 5 10 0 0 0 0 1
footprint=anchor
T 41700 39100 5 10 1 1 0 7 1
refdes=I1#
}
C 41700 39200 1 0 0 in-1.sym
{
T 41700 39500 5 10 0 0 0 0 1
device=INPUT
T 41700 39700 5 10 0 0 0 0 1
footprint=anchor
T 41700 39300 5 10 1 1 0 7 1
refdes=I1
}
N 42300 39100 42500 39100 4
{
T 42550 39100 5 10 1 1 0 1 1
netname=I1#
}
N 42300 39300 42500 39300 4
{
T 42550 39300 5 10 1 1 0 1 1
netname=I1
}
C 41700 39400 1 0 0 in-1.sym
{
T 41700 39700 5 10 0 0 0 0 1
device=INPUT
T 41700 39900 5 10 0 0 0 0 1
footprint=anchor
T 41700 39500 5 10 1 1 0 7 1
refdes=I0#
}
C 41700 39600 1 0 0 in-1.sym
{
T 41700 39900 5 10 0 0 0 0 1
device=INPUT
T 41700 40100 5 10 0 0 0 0 1
footprint=anchor
T 41700 39700 5 10 1 1 0 7 1
refdes=I0
}
N 42300 39500 42500 39500 4
{
T 42550 39500 5 10 1 1 0 1 1
netname=I0#
}
N 42300 39700 42500 39700 4
{
T 42550 39700 5 10 1 1 0 1 1
netname=I0
}
N 47500 38500 47700 38500 4
C 50900 39100 1 0 0 nor.sym
{
T 51300 39600 5 10 1 1 0 4 1
refdes=S?
}
N 50900 39700 50700 39700 4
{
T 50700 39700 5 10 1 1 0 7 1
netname=I6#
}
N 50700 39500 50900 39500 4
{
T 50700 39500 5 10 1 1 0 7 1
netname=I4#
}
N 48000 40600 48200 40600 4
{
T 48100 40600 5 10 1 1 0 2 1
netname=IJ
}
C 52700 45100 1 0 0 out-1.sym
{
T 52700 45400 5 10 0 0 0 0 1
device=OUTPUT
T 52700 45600 5 10 0 0 0 0 1
footprint=anchor
T 53300 45400 5 10 1 1 0 1 1
refdes=QK
}
C 51500 44700 1 0 0 nor3.sym
{
T 51900 45200 5 10 1 1 0 4 1
refdes=S?
}
N 51500 45000 51300 45000 4
{
T 51250 45000 5 10 1 1 0 7 1
netname=IJ
}
N 52700 45200 52300 45200 4
{
T 52800 45300 5 10 1 1 0 6 1
netname=QK
}
N 50700 43100 50900 43100 4
{
T 50650 43100 5 10 1 1 0 7 1
netname=IWK
}
C 52200 45800 1 0 0 nor3.sym
{
T 52600 46300 5 10 1 1 0 4 1
refdes=S?
}
N 52000 46500 52200 46500 4
{
T 51950 46500 5 10 1 1 0 7 1
netname=I7#
}
N 52000 46300 52200 46300 4
{
T 51950 46300 5 10 1 1 0 7 1
netname=I6
}
N 52000 46100 52200 46100 4
{
T 51950 46100 5 10 1 1 0 7 1
netname=I5#
}
N 53000 46300 53000 46800 4
{
T 53000 47000 5 10 1 1 0 5 1
netname=IWK
}
C 51600 45700 1 0 0 vdd-1.sym
C 52300 46800 1 0 0 vdd-1.sym
N 52500 45200 52500 45800 4
N 50400 41400 50600 41400 4
{
T 50350 41400 5 10 1 1 0 7 1
netname=IWK
}
C 51100 40600 1 0 0 gnd-1.sym
N 50400 41800 50600 41800 4
{
T 50400 41800 5 10 1 1 0 7 1
netname=I5#
}
N 50400 41600 50600 41600 4
{
T 50350 41600 5 10 1 1 0 7 1
netname=I6#
}
C 51000 41900 1 0 0 vdd-1.sym
N 45000 40600 44500 40600 4
{
T 44450 40600 5 10 1 1 0 7 1
netname=QK
}
N 44500 41100 44700 41100 4
{
T 44450 41100 5 10 1 1 0 7 1
netname=O6
}
N 44500 40900 44700 40900 4
{
T 44450 40900 5 10 1 1 0 7 1
netname=O7
}
C 45400 40000 1 0 1 gnd-1.sym
C 44700 40300 1 0 0 nand1or.sym
{
T 45350 40800 5 10 1 1 0 4 1
refdes=S?
}
C 50900 42700 1 0 0 nor.sym
{
T 51300 43200 5 10 1 1 0 4 1
refdes=S?
}
C 50600 40900 1 0 0 nand1or3.sym
{
T 51350 41400 5 10 1 1 0 4 1
refdes=S?
}
N 50400 41200 51100 41200 4
{
T 50350 41200 5 10 1 1 0 7 1
netname=I7
}
C 41900 43200 1 0 0 not.sym
{
T 42250 43500 5 10 1 1 0 4 1
refdes=N?
}
C 42100 43800 1 0 0 vdd-1.sym
C 42400 42900 1 0 1 gnd-1.sym
C 41900 42300 1 0 0 not.sym
{
T 42250 42600 5 10 1 1 0 4 1
refdes=N?
}
C 42100 42900 1 0 0 vdd-1.sym
C 42400 42000 1 0 1 gnd-1.sym
C 42700 43400 1 0 0 out-1.sym
{
T 42700 43700 5 10 0 0 0 0 1
device=OUTPUT
T 42700 43900 5 10 0 0 0 0 1
footprint=anchor
T 43300 43500 5 10 1 1 0 1 1
refdes=K6#
}
C 42700 42500 1 0 0 out-1.sym
{
T 42700 42800 5 10 0 0 0 0 1
device=OUTPUT
T 42700 43000 5 10 0 0 0 0 1
footprint=anchor
T 43300 42600 5 10 1 1 0 1 1
refdes=K7#
}
C 51000 40100 1 0 0 vdd-1.sym
C 51100 38800 1 0 0 gnd-1.sym
N 41900 43500 41700 43500 4
{
T 41650 43500 5 10 1 1 0 7 1
netname=O0
}
N 41900 42600 41700 42600 4
{
T 41650 42600 5 10 1 1 0 7 1
netname=O1
}
C 44900 42000 1 0 0 nand.sym
{
T 45300 42500 5 10 1 1 0 4 1
refdes=S?
}
C 45400 42600 1 0 0 nand1or.sym
{
T 45950 43050 5 10 1 1 0 0 1
refdes=S?
}
C 45400 45000 1 0 0 nor1and.sym
{
T 46050 45500 5 10 1 1 0 4 1
refdes=S?
}
N 44800 45600 45400 45600 4
{
T 44750 45600 5 10 1 1 0 7 1
netname=CW
}
C 56200 37900 1 0 0 out-1.sym
{
T 56200 38200 5 10 0 0 0 0 1
device=OUTPUT
T 56200 38400 5 10 0 0 0 0 1
footprint=anchor
T 56800 38000 5 10 1 1 0 1 1
refdes=RK
}
N 55400 38000 55300 38000 4
{
T 55500 37900 5 10 1 1 0 7 1
netname=BK#
}
C 55600 38300 1 0 0 vdd-1.sym
C 55600 41000 1 0 0 vdd-1.sym
C 55100 41900 1 0 0 decoder.sym
{
T 55800 42300 5 8 1 1 0 4 1
source=decoder.sch
T 55800 42900 5 10 1 1 0 4 1
refdes=S?
}
C 55400 40500 1 0 0 BSS84.sym
{
T 55500 41300 5 10 0 1 0 0 1
value=BSS84
T 55900 41100 5 10 0 1 0 0 1
footprint=sot23-pmos
T 56900 41100 5 10 0 1 0 0 1
device=PMOS
T 55625 40800 5 10 1 1 0 1 1
refdes=M?
}
N 55800 40600 55800 40500 4
N 55100 40200 54900 40200 4
{
T 54850 40200 5 10 1 1 0 7 1
netname=I0
}
N 55100 39600 54900 39600 4
{
T 54850 39600 5 10 1 1 0 7 1
netname=I1#
}
N 55100 40000 54900 40000 4
{
T 54850 40000 5 10 1 1 0 7 1
netname=I0#
}
N 55100 39800 54900 39800 4
{
T 54850 39800 5 10 1 1 0 7 1
netname=I1
}
C 56500 40100 1 0 0 out-1.sym
{
T 56500 40400 5 10 0 0 0 0 1
device=OUTPUT
T 56500 40600 5 10 0 0 0 0 1
footprint=anchor
T 57100 40200 5 10 1 1 0 1 1
refdes=RA
}
C 56500 39900 1 0 0 out-1.sym
{
T 56500 40200 5 10 0 0 0 0 1
device=OUTPUT
T 56500 40400 5 10 0 0 0 0 1
footprint=anchor
T 57100 40000 5 10 1 1 0 1 1
refdes=RX
}
C 56500 39700 1 0 0 out-1.sym
{
T 56500 40000 5 10 0 0 0 0 1
device=OUTPUT
T 56500 40200 5 10 0 0 0 0 1
footprint=anchor
T 57100 39800 5 10 1 1 0 1 1
refdes=RY
}
C 56500 39500 1 0 0 out-1.sym
{
T 56500 39800 5 10 0 0 0 0 1
device=OUTPUT
T 56500 40000 5 10 0 0 0 0 1
footprint=anchor
T 57100 39600 5 10 1 1 0 1 1
refdes=RU
}
N 55400 40800 55200 40800 4
{
T 55150 40800 5 10 1 1 0 7 1
netname=BK
}
C 55100 38900 1 0 0 decoder.sym
{
T 55800 39300 5 8 1 1 0 4 1
source=decoder.sch
T 55800 39900 5 10 1 1 0 4 1
refdes=S?
}
C 55900 41600 1 0 1 gnd-1.sym
C 55900 38600 1 0 1 gnd-1.sym
C 44800 44400 1 0 0 nor.sym
{
T 45200 44900 5 10 1 1 0 4 1
refdes=S?
}
C 55700 37400 1 0 0 gnd-1.sym
C 55700 45800 1 270 0 resistor-load.sym
{
T 56100 45500 5 10 0 0 270 0 1
device=RESISTOR
T 55800 45400 5 10 0 1 270 0 1
footprint=0603-boxed
T 55800 45400 5 10 0 1 270 0 1
value=3.3k
T 55850 45150 5 10 1 1 270 0 1
refdes=R?
}
C 55700 44600 1 0 0 gnd-1.sym
B 44100 44000 4800 2400 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 44100 41600 4800 2400 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 44100 39400 4800 2200 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 44100 37200 4800 2200 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
N 48000 42900 48300 42900 4
{
T 48350 42900 5 10 1 1 0 1 1
netname=Zo
}
C 41800 41100 1 0 0 in-1.sym
{
T 41800 41200 5 10 1 1 0 7 1
refdes=ϕ1
T 41800 41600 5 10 0 0 0 0 1
footprint=anchor
T 41800 41400 5 10 0 0 0 0 1
device=INPUT
}
C 42700 41100 1 0 1 phi1.sym
T 44500 37300 9 12 1 0 0 0 1
FIXME - sync on rst.
C 58600 44900 1 0 0 sp.sym
{
T 59300 45250 5 8 1 1 0 4 1
source=sp.sch
T 59300 45600 5 10 1 1 0 4 1
refdes=S?
}
C 59100 46500 1 0 0 vdd-1.sym
C 59400 44600 1 0 1 gnd-1.sym
C 55400 37700 1 0 0 notp.sym
{
T 55750 38000 5 10 1 1 0 4 1
refdes=N?
}
C 47700 38200 1 0 0 notp.sym
{
T 48050 38500 5 10 1 1 0 4 1
refdes=N?
}
C 60000 45900 1 0 0 out-1.sym
{
T 60000 46200 5 10 0 0 0 0 1
device=OUTPUT
T 60000 46400 5 10 0 0 0 0 1
footprint=anchor
T 60600 46000 5 10 1 1 0 1 1
refdes=S0
}
C 60000 45700 1 0 0 out-1.sym
{
T 60000 46000 5 10 0 0 0 0 1
device=OUTPUT
T 60000 46200 5 10 0 0 0 0 1
footprint=anchor
T 60600 45800 5 10 1 1 0 1 1
refdes=S1
}
C 60000 45500 1 0 0 out-1.sym
{
T 60000 45800 5 10 0 0 0 0 1
device=OUTPUT
T 60000 46000 5 10 0 0 0 0 1
footprint=anchor
T 60600 45600 5 10 1 1 0 1 1
refdes=S2
}
C 60000 45300 1 0 0 out-1.sym
{
T 60000 45600 5 10 0 0 0 0 1
device=OUTPUT
T 60000 45800 5 10 0 0 0 0 1
footprint=anchor
T 60600 45400 5 10 1 1 0 1 1
refdes=S3
}
C 58500 37400 1 0 0 decode.sym
{
T 59300 37800 5 10 1 1 0 4 1
source=decode.sch
T 59300 39100 5 10 1 1 0 4 1
refdes=S?
}
N 58000 41800 58500 41800 4
{
T 58100 41800 5 10 1 1 0 0 1
netname=O3
}
N 58500 41600 58000 41600 4
{
T 58100 41600 5 10 1 1 0 0 1
netname=O4
}
N 58000 42000 58500 42000 4
{
T 58100 42000 5 10 1 1 0 0 1
netname=O2
}
N 58000 41400 58500 41400 4
{
T 58100 41400 5 10 1 1 0 0 1
netname=O5
}
N 58000 41200 58500 41200 4
{
T 58100 41200 5 10 1 1 0 0 1
netname=O6
}
N 58000 41000 58500 41000 4
{
T 58100 41000 5 10 1 1 0 0 1
netname=O7
}
N 58500 39600 58300 39600 4
{
T 58250 39600 5 10 1 1 0 7 1
netname=I3#
}
N 58500 39800 58300 39800 4
{
T 58250 39800 5 10 1 1 0 7 1
netname=I3
}
N 58500 39200 58300 39200 4
{
T 58250 39200 5 10 1 1 0 7 1
netname=I4#
}
N 58500 39400 58300 39400 4
{
T 58250 39400 5 10 1 1 0 7 1
netname=I4
}
N 58500 39000 58300 39000 4
{
T 58250 39000 5 10 1 1 0 7 1
netname=I5
}
N 58500 38800 58300 38800 4
{
T 58250 38800 5 10 1 1 0 7 1
netname=I5#
}
N 58500 38600 58300 38600 4
{
T 58250 38600 5 10 1 1 0 7 1
netname=I6
}
N 58500 38400 58300 38400 4
{
T 58250 38400 5 10 1 1 0 7 1
netname=I6#
}
N 58500 38200 58300 38200 4
{
T 58250 38200 5 10 1 1 0 7 1
netname=I7
}
N 58500 38000 58300 38000 4
{
T 58250 38000 5 10 1 1 0 7 1
netname=I7#
}
N 58500 40000 58300 40000 4
{
T 58250 40000 5 10 1 1 0 7 1
netname=I2#
}
N 58500 40200 58300 40200 4
{
T 58250 40200 5 10 1 1 0 7 1
netname=I2
}
N 58500 42800 58200 42800 4
{
T 58150 42800 5 10 1 1 0 7 1
netname=Co
}
N 58500 42600 58200 42600 4
{
T 58150 42600 5 10 1 1 0 7 1
netname=Co#
}
N 58500 42400 58200 42400 4
{
T 58150 42400 5 10 1 1 0 7 1
netname=Zo#
}
N 60100 41200 60300 41200 4
{
T 60350 41200 5 10 1 1 0 1 1
netname=CW
}
N 60100 41400 60300 41400 4
{
T 60350 41400 5 10 1 1 0 1 1
netname=ZW#
}
C 59100 43200 1 0 0 vdd-1.sym
C 59200 37100 1 0 0 gnd-1.sym
C 60100 42700 1 0 0 out-1.sym
{
T 60100 43000 5 10 0 0 0 0 1
device=OUTPUT
T 60100 43200 5 10 0 0 0 0 1
footprint=anchor
T 60700 42800 5 10 1 1 0 1 1
refdes=Inc
}
C 60100 42500 1 0 0 out-1.sym
{
T 60100 42800 5 10 0 0 0 0 1
device=OUTPUT
T 60100 43000 5 10 0 0 0 0 1
footprint=anchor
T 60700 42600 5 10 1 1 0 1 1
refdes=Jump
}
C 60300 42300 1 0 0 out-1.sym
{
T 60300 42600 5 10 0 0 0 0 1
device=OUTPUT
T 60300 42800 5 10 0 0 0 0 1
footprint=anchor
T 60900 42400 5 10 1 1 0 1 1
refdes=Push
}
C 60300 42100 1 0 0 out-1.sym
{
T 60300 42400 5 10 0 0 0 0 1
device=OUTPUT
T 60300 42600 5 10 0 0 0 0 1
footprint=anchor
T 60900 42200 5 10 1 1 0 1 1
refdes=Ret
}
C 60100 40700 1 0 0 out-1.sym
{
T 60100 41000 5 10 0 0 0 0 1
device=OUTPUT
T 60100 41200 5 10 0 0 0 0 1
footprint=anchor
T 60700 40800 5 10 1 1 0 1 1
refdes=CR
}
C 60100 40500 1 0 0 out-1.sym
{
T 60100 40800 5 10 0 0 0 0 1
device=OUTPUT
T 60100 41000 5 10 0 0 0 0 1
footprint=anchor
T 60700 40600 5 10 1 1 0 1 1
refdes=CS#
}
C 60100 40300 1 0 0 out-1.sym
{
T 60100 40600 5 10 0 0 0 0 1
device=OUTPUT
T 60100 40800 5 10 0 0 0 0 1
footprint=anchor
T 60700 40400 5 10 1 1 0 1 1
refdes=CoE#
}
C 60100 40100 1 0 0 out-1.sym
{
T 60100 40400 5 10 0 0 0 0 1
device=OUTPUT
T 60100 40600 5 10 0 0 0 0 1
footprint=anchor
T 60700 40200 5 10 1 1 0 1 1
refdes=AR#
}
C 60100 39900 1 0 0 out-1.sym
{
T 60100 40200 5 10 0 0 0 0 1
device=OUTPUT
T 60100 40400 5 10 0 0 0 0 1
footprint=anchor
T 60700 40000 5 10 1 1 0 1 1
refdes=AS
}
C 60100 39700 1 0 0 out-1.sym
{
T 60100 40000 5 10 0 0 0 0 1
device=OUTPUT
T 60100 40200 5 10 0 0 0 0 1
footprint=anchor
T 60700 39800 5 10 1 1 0 1 1
refdes=AND
}
C 60100 39500 1 0 0 out-1.sym
{
T 60100 39800 5 10 0 0 0 0 1
device=OUTPUT
T 60100 40000 5 10 0 0 0 0 1
footprint=anchor
T 60700 39600 5 10 1 1 0 1 1
refdes=OR#
}
C 60100 39300 1 0 0 out-1.sym
{
T 60100 39600 5 10 0 0 0 0 1
device=OUTPUT
T 60100 39800 5 10 0 0 0 0 1
footprint=anchor
T 60700 39400 5 10 1 1 0 1 1
refdes=N#
}
C 60100 38500 1 0 0 out-1.sym
{
T 60100 38800 5 10 0 0 0 0 1
device=OUTPUT
T 60100 39000 5 10 0 0 0 0 1
footprint=anchor
T 60700 38600 5 10 1 1 0 1 1
refdes=IN
}
C 60100 38300 1 0 0 out-1.sym
{
T 60100 38600 5 10 0 0 0 0 1
device=OUTPUT
T 60100 38800 5 10 0 0 0 0 1
footprint=anchor
T 60700 38400 5 10 1 1 0 1 1
refdes=OUT#
}
C 60100 38100 1 0 0 out-1.sym
{
T 60100 38400 5 10 0 0 0 0 1
device=OUTPUT
T 60100 38600 5 10 0 0 0 0 1
footprint=anchor
T 60700 38200 5 10 1 1 0 1 1
refdes=MW
}
C 60100 37900 1 0 0 out-1.sym
{
T 60100 38200 5 10 0 0 0 0 1
device=OUTPUT
T 60100 38400 5 10 0 0 0 0 1
footprint=anchor
T 60700 38000 5 10 1 1 0 1 1
refdes=MR
}
N 60100 42000 60300 42000 4
{
T 60350 42000 5 10 1 1 0 1 1
netname=OJump#
}
N 60300 42400 60100 42400 4
N 60300 42200 60100 42200 4
N 58600 46000 58400 46000 4
{
T 58350 46000 5 10 1 1 0 7 1
netname=Ret
}
N 58600 45800 58400 45800 4
{
T 58350 45800 5 10 1 1 0 7 1
netname=Push
}
C 58300 45300 1 0 0 phi0.sym
N 55800 38900 55800 38900 4
C 58200 40500 1 0 0 phi1.sym
T 55100 37200 9 12 1 0 0 0 1
FIXME - just use BK.
T 56000 43800 9 12 1 0 0 0 1
FIXME - transients on ph0 rising?
C 60100 38700 1 0 0 out-1.sym
{
T 60100 39000 5 10 0 0 0 0 1
device=OUTPUT
T 60100 39200 5 10 0 0 0 0 1
footprint=anchor
T 60700 38800 5 10 1 1 0 1 1
refdes=QE
}
