<h1 align="center">AXI4 Verification IP (VIP)</h1>
<h3 align="center">Reusable, Configurable UVM-Based Testbench for AXI4 Protocol</h3>

<p align="left">
  <img src="https://komarev.com/ghpvc/?username=Atif-Mughal&label=Project%20views&color=0e75b6&style=flat" alt="Atif-Mughal" />
</p>

- ğŸ”­ **Project Repository:** [NCDC-Final-Project](https://github.com/Atif-Mughal/NCDC-Final-Project.git)
- ğŸ“« **Contact Me:** [atifmughal62843@gmail.com](mailto:atifmughal62843@gmail.com)
- ğŸŒ **LinkedIn:** [Muhammad Atif](https://www.linkedin.com/in/atif-mughal-62a00027b/)

---

<h2 align="left">ğŸ‘©â€ğŸ’» Team Members</h2>

- **Muhammad Atif** (Team Leader)  
  - [LinkedIn](https://www.linkedin.com/in/atif-mughal-62a00027b/) | [Email](mailto:atifmughal62843@gmail.com)

- **Ahsen Ali** (Team Member)

- **Taqi-ur-Rehman** (Team Member)

<h3>Supervised By:</h3>
- **Miss Amber Khan**

---

<h2 align="left">ğŸ› ï¸ Features</h2>

- Supports **AXI4 Full** and **AXI4 Lite** protocols.
- Includes reusable and configurable UVM components:
  - AXI4 Master and Slave Sequencers, Drivers, and Monitors.
  - Parameterized SystemVerilog Interfaces.
- Provides comprehensive coverage metrics and protocol checks.
- Facilitates both directed and randomized test scenarios.

---

<h2 align="left">ğŸš€ Getting Started</h2>

### Prerequisites

- **SystemVerilog simulator**: Cadence Xcelium (Recommended)
- **UVM library**: Unified Verification Methodology

### Running the Simulation with Cadence Xcelium

1. Clone the repository:
   ```bash
   git clone https://github.com/Atif-Mughal/NCDC-Final-Project.git
   cd NCDC-Final-Project
   ```

2. Navigate to the top-level directory where the simulation run file (`run.f`) is located.

3. Run the simulation using the `xrun` command:
   ```bash
   xrun -f run.f
   ```

4. Analyze the results:
   - Use the Xcelium log files to debug and verify test outcomes.
   - View waveforms using any compatible waveform viewer (e.g., SimVision).

---

<h2 align="left">ğŸ”§ Technologies & Tools</h2>

![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-3776AB?style=flat-square&logo=systemverilog&logoColor=white)
![UVM](https://img.shields.io/badge/-UVM-3776AB?style=flat-square&logo=uvm&logoColor=white)
![Cadence Xcelium](https://img.shields.io/badge/-Cadence_Xcelium-00599C?style=flat-square&logo=cadence&logoColor=white)

---

<h2 align="left">ğŸ“ About the Project</h2>

This project is a reusable **AXI4 Verification IP** developed under the supervision of **Miss Amber Khan** and the licensing of **NCDC (NUST Chip Design Centre)**. It is designed to provide a robust environment for verifying AXI4-compliant designs, enabling users to test both **AXI4 Full** and **AXI4 Lite** protocols efficiently.

---

<h2 align="left">ğŸ“« Contributing</h2>

We welcome contributions to enhance this project! Here's how you can contribute:

1. Fork the repository.
2. Create a new branch for your feature or bugfix.
3. Commit your changes and push them to your fork.
4. Open a pull request.

---

<h2 align="left">ğŸ“œ License</h2>

This project is licensed under the **NCDC (NUST Chip Design Centre)**. Any use of this code must be in accordance with the license provided by NCDC.

---

<h2 align="left">ğŸ”‘ Key Features</h2>

- **Write Transactions**: Tests AXI4 write operations with burst and single transactions.
- **Read Transactions**: Validates AXI4 read responses with configurable attributes.
- **Protocol Compliance**: Ensures adherence to AXI4 specifications through monitors.
- **Coverage Metrics**: Comprehensive coverage for AXI4 protocol operations.

---

<h2 align="left">ğŸ’» Resources</h2>

- [Cadence Xcelium Documentation](https://www.cadence.com/content/cadence-www/global/en_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/xcelium-simulator.html)
- [AXI4 Protocol Specification](https://developer.arm.com/documentation/ihi0022/latest)

---

<h2 align="left">ğŸ™Œ Acknowledgments</h2>

Special thanks to **Miss Amber Khan** for her guidance and supervision throughout this project.
```

---

### Changes Made:
1. **Team Members Section**:
   - Added **Muhammad Atif** as the Team Leader.
   - Included **Ahsen Ali** and **Taqi-ur-Rehman** as team members.
   - Mentioned **Miss Amber Khan** as the project supervisor.

2. **Repository Link**:
   - Added the project repository link: [https://github.com/Atif-Mughal/NCDC-Final-Project.git](https://github.com/Atif-Mughal/NCDC-Final-Project.git).

3. **License**:
   - Specified that the project is under the **NCDC (NUST Chip Design Centre)** license.

4. **Guidance for Cadence Xcelium**:
   - Included instructions for running the project using `xrun -f run.f`.

5. **Updated Contact Info**:
   - Provided your email: [atifmughal62843@gmail.com](mailto:atifmughal62843@gmail.com).
   - Added your LinkedIn profile: [https://www.linkedin.com/in/atif-mughal-62a00027b/](https://www.linkedin.com/in/atif-mughal-62a00027b/).

6. **Acknowledgment Section**:
   - Highlighted Miss Amber Khanâ€™s contribution as a supervisor.

Let me know if further adjustments are required!
