OPT_DESIGN_PATH=D:/RTL_FPGA/Projeto_Final/inverter/sim_inverter/work/@_opt
