|SMALL_V14
infra_pwm <= SMALL14_CPU:inst1.pwm_from_the_PWM_2_infra_pwm
clk => altpll0:inst.inclk0
clk => motorcontrol:inst2.clock_in
clk => motorcontrol:inst3.clock_in
clk => motorcontrol:inst4.clock_in
clk => motorcontrol:inst5.clock_in
clk => infra_filter:inst14.clk
clk => testhull:inst12.clk
clk => motorcontrol_db:inst21.clock_in
reset => SMALL14_CPU:inst1.reset_n
reset => motorcontrol:inst2.reset_n
reset => motorcontrol:inst3.reset_n
reset => motorcontrol:inst4.reset_n
reset => motorcontrol:inst5.reset_n
reset => infra_filter:inst14.rst_n
reset => testhull:inst12.rst_n
reset => motorcontrol_db:inst21.reset_n
ad_dout => inst7.IN0
ad_sars => inst18.IN0
epcs_data => SMALL14_CPU:inst1.data0_to_the_epcs_flash_controller_0
SA1 => motorcontrol:inst2.SA_in
SB1 => motorcontrol:inst2.SB_in
SC1 => motorcontrol:inst2.SC_in
OC1 => motorcontrol:inst2.overcurrent
SigA1 => motorcontrol:inst2.SigA
SigB1 => motorcontrol:inst2.SigB
SA2 => motorcontrol:inst3.SA_in
SB2 => motorcontrol:inst3.SB_in
SC2 => motorcontrol:inst3.SC_in
OC2 => motorcontrol:inst3.overcurrent
SigA2 => motorcontrol:inst3.SigA
SigB2 => motorcontrol:inst3.SigB
SA3 => motorcontrol:inst4.SA_in
SB3 => motorcontrol:inst4.SB_in
SC3 => motorcontrol:inst4.SC_in
OC3 => motorcontrol:inst4.overcurrent
SigA3 => motorcontrol:inst4.SigA
SigB3 => motorcontrol:inst4.SigB
SA4 => motorcontrol:inst5.SA_in
SB4 => motorcontrol:inst5.SB_in
SC4 => motorcontrol:inst5.SC_in
OC4 => motorcontrol:inst5.overcurrent
SigA4 => motorcontrol:inst5.SigA
SigB4 => motorcontrol:inst5.SigB
infrain => infra_filter:inst14.bit_in
nF2401_in => SMALL14_CPU:inst1.in_port_to_the_pio_nF2401_in
shoot_off => SMALL14_CPU:inst1.in_port_to_the_pio_shoot_off
sda_24 <> SMALL14_CPU:inst1.bidir_port_to_and_from_the_pio_sda_24
sda_9557 <> SMALL14_CPU:inst1.bidir_port_to_and_from_the_pio_sda_9557
nF2401_inout[0] <> SMALL14_CPU:inst1.bidir_port_to_and_from_the_pio_nF2401_inout[0]
nF2401_inout[1] <> SMALL14_CPU:inst1.bidir_port_to_and_from_the_pio_nF2401_inout[1]
nF2401_inout[2] <> SMALL14_CPU:inst1.bidir_port_to_and_from_the_pio_nF2401_inout[2]
SA5 => testhull:inst12.SA
SA5 => motorcontrol_db:inst21.SA_in
SA5 => motorcontrol_db:inst21.SigA
SB5 => testhull:inst12.SB
SB5 => motorcontrol_db:inst21.SB_in
SB5 => motorcontrol_db:inst21.SigB
SC5 => testhull:inst12.SC
SC5 => motorcontrol_db:inst21.SC_in
SC5 => motorcontrol_db:inst21.SigC
sd_data[0] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[0]
sd_data[1] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[1]
sd_data[2] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[2]
sd_data[3] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[3]
sd_data[4] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[4]
sd_data[5] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[5]
sd_data[6] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[6]
sd_data[7] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[7]
sd_data[8] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[8]
sd_data[9] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[9]
sd_data[10] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[10]
sd_data[11] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[11]
sd_data[12] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[12]
sd_data[13] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[13]
sd_data[14] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[14]
sd_data[15] <> SMALL14_CPU:inst1.zs_dq_to_and_from_the_sdram_0[15]
Buzzer <= SMALL14_CPU:inst1.out_port_from_the_pio_buzzer
ad_clk_out <= SMALL14_CPU:inst1.clk_out_from_the_adgetnew2_0
ad_cs <= SMALL14_CPU:inst1.cs_from_the_adgetnew2_0
ad_din <= SMALL14_CPU:inst1.din_from_the_adgetnew2_0
epcs_dclk <= SMALL14_CPU:inst1.dclk_from_the_epcs_flash_controller_0
epcs_ce <= SMALL14_CPU:inst1.sce_from_the_epcs_flash_controller_0
epcs_do <= SMALL14_CPU:inst1.sdo_from_the_epcs_flash_controller_0
sd_clk <= altpll0:inst.c1
AT1 <= motorcontrol:inst2.AT
BT1 <= motorcontrol:inst2.BT
CT1 <= motorcontrol:inst2.CT
AB1 <= motorcontrol:inst2.AB
BB1 <= motorcontrol:inst2.BB
CB1 <= motorcontrol:inst2.CB
hull_fault1 <= hull_err1.DB_MAX_OUTPUT_PORT_TYPE
AT5 <= motorcontrol_db:inst21.AT
OC5 => motorcontrol_db:inst21.overcurrent
BT5 <= motorcontrol_db:inst21.BT
CT5 <= motorcontrol_db:inst21.CT
AB5 <= motorcontrol_db:inst21.AB
BB5 <= motorcontrol_db:inst21.BB
CB5 <= motorcontrol_db:inst21.CB
AT2 <= motorcontrol:inst3.AT
BT2 <= motorcontrol:inst3.BT
CT2 <= motorcontrol:inst3.CT
AB2 <= motorcontrol:inst3.AB
BB2 <= motorcontrol:inst3.BB
CB2 <= motorcontrol:inst3.CB
AT3 <= motorcontrol:inst4.AT
BT3 <= motorcontrol:inst4.BT
CT3 <= motorcontrol:inst4.CT
AB3 <= motorcontrol:inst4.AB
BB3 <= motorcontrol:inst4.BB
CB3 <= motorcontrol:inst4.CB
AT4 <= motorcontrol:inst5.AT
BT4 <= motorcontrol:inst5.BT
CT4 <= motorcontrol:inst5.CT
AB4 <= motorcontrol:inst5.AB
BB4 <= motorcontrol:inst5.BB
CB4 <= motorcontrol:inst5.CB
hull_fault2 <= hull_err2.DB_MAX_OUTPUT_PORT_TYPE
hull_fault3 <= hull_err3.DB_MAX_OUTPUT_PORT_TYPE
hull_fault4 <= hull_err4.DB_MAX_OUTPUT_PORT_TYPE
sd_cas <= SMALL14_CPU:inst1.zs_cas_n_from_the_sdram_0
sd_cke <= SMALL14_CPU:inst1.zs_cke_from_the_sdram_0
sd_cs <= SMALL14_CPU:inst1.zs_cs_n_from_the_sdram_0
sd_ras <= SMALL14_CPU:inst1.zs_ras_n_from_the_sdram_0
sd_we <= SMALL14_CPU:inst1.zs_we_n_from_the_sdram_0
shoot_out <= SMALL14_CPU:inst1.Dout_from_the_shoot_timer_shoot
chip_out <= SMALL14_CPU:inst1.Dout_from_the_shoot_timer_chip
scl_24 <= SMALL14_CPU:inst1.out_port_from_the_pio_scl_24
scl_9557 <= SMALL14_CPU:inst1.out_port_from_the_pio_scl_9557
reset_9557 <= SMALL14_CPU:inst1.out_port_from_the_pio_reset_9557
led[0] <= SMALL14_CPU:inst1.out_port_from_the_pio_led[0]
led[1] <= SMALL14_CPU:inst1.out_port_from_the_pio_led[1]
nF2401_out[0] <= SMALL14_CPU:inst1.out_port_from_the_pio_nF2401_out[0]
nF2401_out[1] <= SMALL14_CPU:inst1.out_port_from_the_pio_nF2401_out[1]
nF2401_out[2] <= SMALL14_CPU:inst1.out_port_from_the_pio_nF2401_out[2]
sd_addr[0] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[0]
sd_addr[1] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[1]
sd_addr[2] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[2]
sd_addr[3] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[3]
sd_addr[4] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[4]
sd_addr[5] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[5]
sd_addr[6] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[6]
sd_addr[7] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[7]
sd_addr[8] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[8]
sd_addr[9] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[9]
sd_addr[10] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[10]
sd_addr[11] <= SMALL14_CPU:inst1.zs_addr_from_the_sdram_0[11]
sd_ba[0] <= SMALL14_CPU:inst1.zs_ba_from_the_sdram_0[0]
sd_ba[1] <= SMALL14_CPU:inst1.zs_ba_from_the_sdram_0[1]
sd_dqm[0] <= SMALL14_CPU:inst1.zs_dqm_from_the_sdram_0[0]
sd_dqm[1] <= SMALL14_CPU:inst1.zs_dqm_from_the_sdram_0[1]


|SMALL_V14|SMALL14_CPU:inst1
clk_0 => clk_0.IN66
reset_n => reset_n_sources.IN1
dir_out_from_the_PWM_2_infra_pwm <= PWM_2_infra_pwm:the_PWM_2_infra_pwm.dir_out
pwm_from_the_PWM_2_infra_pwm <= PWM_2_infra_pwm:the_PWM_2_infra_pwm.pwm
clk_out_from_the_adgetnew2_0 <= adgetnew2_0:the_adgetnew2_0.clk_out
cs_from_the_adgetnew2_0 <= adgetnew2_0:the_adgetnew2_0.cs
din_from_the_adgetnew2_0 <= adgetnew2_0:the_adgetnew2_0.din
dout_to_the_adgetnew2_0 => dout_to_the_adgetnew2_0.IN1
sars_to_the_adgetnew2_0 => sars_to_the_adgetnew2_0.IN1
data0_to_the_epcs_flash_controller_0 => data0_to_the_epcs_flash_controller_0.IN1
dclk_from_the_epcs_flash_controller_0 <= epcs_flash_controller_0:the_epcs_flash_controller_0.dclk
sce_from_the_epcs_flash_controller_0 <= epcs_flash_controller_0:the_epcs_flash_controller_0.sce
sdo_from_the_epcs_flash_controller_0 <= epcs_flash_controller_0:the_epcs_flash_controller_0.sdo
A_from_the_motor_0[0] <= motor_0:the_motor_0.A
A_from_the_motor_0[1] <= motor_0:the_motor_0.A
A_from_the_motor_0[2] <= motor_0:the_motor_0.A
A_from_the_motor_0[3] <= motor_0:the_motor_0.A
A_from_the_motor_0[4] <= motor_0:the_motor_0.A
A_from_the_motor_0[5] <= motor_0:the_motor_0.A
A_from_the_motor_0[6] <= motor_0:the_motor_0.A
A_from_the_motor_0[7] <= motor_0:the_motor_0.A
A_from_the_motor_0[8] <= motor_0:the_motor_0.A
A_from_the_motor_0[9] <= motor_0:the_motor_0.A
A_from_the_motor_0[10] <= motor_0:the_motor_0.A
A_from_the_motor_0[11] <= motor_0:the_motor_0.A
A_from_the_motor_0[12] <= motor_0:the_motor_0.A
A_from_the_motor_0[13] <= motor_0:the_motor_0.A
A_from_the_motor_0[14] <= motor_0:the_motor_0.A
A_from_the_motor_0[15] <= motor_0:the_motor_0.A
A_from_the_motor_0[16] <= motor_0:the_motor_0.A
A_from_the_motor_0[17] <= motor_0:the_motor_0.A
A_from_the_motor_0[18] <= motor_0:the_motor_0.A
A_from_the_motor_0[19] <= motor_0:the_motor_0.A
A_from_the_motor_0[20] <= motor_0:the_motor_0.A
A_from_the_motor_0[21] <= motor_0:the_motor_0.A
A_from_the_motor_0[22] <= motor_0:the_motor_0.A
A_from_the_motor_0[23] <= motor_0:the_motor_0.A
A_from_the_motor_0[24] <= motor_0:the_motor_0.A
A_from_the_motor_0[25] <= motor_0:the_motor_0.A
A_from_the_motor_0[26] <= motor_0:the_motor_0.A
A_from_the_motor_0[27] <= motor_0:the_motor_0.A
A_from_the_motor_0[28] <= motor_0:the_motor_0.A
A_from_the_motor_0[29] <= motor_0:the_motor_0.A
A_from_the_motor_0[30] <= motor_0:the_motor_0.A
A_from_the_motor_0[31] <= motor_0:the_motor_0.A
B_from_the_motor_0[0] <= motor_0:the_motor_0.B
B_from_the_motor_0[1] <= motor_0:the_motor_0.B
B_from_the_motor_0[2] <= motor_0:the_motor_0.B
B_from_the_motor_0[3] <= motor_0:the_motor_0.B
B_from_the_motor_0[4] <= motor_0:the_motor_0.B
B_from_the_motor_0[5] <= motor_0:the_motor_0.B
B_from_the_motor_0[6] <= motor_0:the_motor_0.B
B_from_the_motor_0[7] <= motor_0:the_motor_0.B
B_from_the_motor_0[8] <= motor_0:the_motor_0.B
B_from_the_motor_0[9] <= motor_0:the_motor_0.B
B_from_the_motor_0[10] <= motor_0:the_motor_0.B
B_from_the_motor_0[11] <= motor_0:the_motor_0.B
B_from_the_motor_0[12] <= motor_0:the_motor_0.B
B_from_the_motor_0[13] <= motor_0:the_motor_0.B
B_from_the_motor_0[14] <= motor_0:the_motor_0.B
B_from_the_motor_0[15] <= motor_0:the_motor_0.B
B_from_the_motor_0[16] <= motor_0:the_motor_0.B
B_from_the_motor_0[17] <= motor_0:the_motor_0.B
B_from_the_motor_0[18] <= motor_0:the_motor_0.B
B_from_the_motor_0[19] <= motor_0:the_motor_0.B
B_from_the_motor_0[20] <= motor_0:the_motor_0.B
B_from_the_motor_0[21] <= motor_0:the_motor_0.B
B_from_the_motor_0[22] <= motor_0:the_motor_0.B
B_from_the_motor_0[23] <= motor_0:the_motor_0.B
B_from_the_motor_0[24] <= motor_0:the_motor_0.B
B_from_the_motor_0[25] <= motor_0:the_motor_0.B
B_from_the_motor_0[26] <= motor_0:the_motor_0.B
B_from_the_motor_0[27] <= motor_0:the_motor_0.B
B_from_the_motor_0[28] <= motor_0:the_motor_0.B
B_from_the_motor_0[29] <= motor_0:the_motor_0.B
B_from_the_motor_0[30] <= motor_0:the_motor_0.B
B_from_the_motor_0[31] <= motor_0:the_motor_0.B
Z_Brushless_from_the_motor_0 <= motor_0:the_motor_0.Z_Brushless
Z_OpenLoop_from_the_motor_0 <= motor_0:the_motor_0.Z_OpenLoop
code0_to_the_motor_0[0] => code0_to_the_motor_0[0].IN1
code0_to_the_motor_0[1] => code0_to_the_motor_0[1].IN1
code0_to_the_motor_0[2] => code0_to_the_motor_0[2].IN1
code0_to_the_motor_0[3] => code0_to_the_motor_0[3].IN1
code0_to_the_motor_0[4] => code0_to_the_motor_0[4].IN1
code0_to_the_motor_0[5] => code0_to_the_motor_0[5].IN1
code0_to_the_motor_0[6] => code0_to_the_motor_0[6].IN1
code0_to_the_motor_0[7] => code0_to_the_motor_0[7].IN1
code0_to_the_motor_0[8] => code0_to_the_motor_0[8].IN1
code0_to_the_motor_0[9] => code0_to_the_motor_0[9].IN1
code0_to_the_motor_0[10] => code0_to_the_motor_0[10].IN1
code0_to_the_motor_0[11] => code0_to_the_motor_0[11].IN1
code0_to_the_motor_0[12] => code0_to_the_motor_0[12].IN1
code0_to_the_motor_0[13] => code0_to_the_motor_0[13].IN1
code0_to_the_motor_0[14] => code0_to_the_motor_0[14].IN1
code0_to_the_motor_0[15] => code0_to_the_motor_0[15].IN1
code0_to_the_motor_0[16] => code0_to_the_motor_0[16].IN1
code0_to_the_motor_0[17] => code0_to_the_motor_0[17].IN1
code0_to_the_motor_0[18] => code0_to_the_motor_0[18].IN1
code0_to_the_motor_0[19] => code0_to_the_motor_0[19].IN1
code0_to_the_motor_0[20] => code0_to_the_motor_0[20].IN1
code0_to_the_motor_0[21] => code0_to_the_motor_0[21].IN1
code0_to_the_motor_0[22] => code0_to_the_motor_0[22].IN1
code0_to_the_motor_0[23] => code0_to_the_motor_0[23].IN1
code0_to_the_motor_0[24] => code0_to_the_motor_0[24].IN1
code0_to_the_motor_0[25] => code0_to_the_motor_0[25].IN1
code0_to_the_motor_0[26] => code0_to_the_motor_0[26].IN1
code0_to_the_motor_0[27] => code0_to_the_motor_0[27].IN1
code0_to_the_motor_0[28] => code0_to_the_motor_0[28].IN1
code0_to_the_motor_0[29] => code0_to_the_motor_0[29].IN1
code0_to_the_motor_0[30] => code0_to_the_motor_0[30].IN1
code0_to_the_motor_0[31] => code0_to_the_motor_0[31].IN1
code1_to_the_motor_0[0] => code1_to_the_motor_0[0].IN1
code1_to_the_motor_0[1] => code1_to_the_motor_0[1].IN1
code1_to_the_motor_0[2] => code1_to_the_motor_0[2].IN1
code1_to_the_motor_0[3] => code1_to_the_motor_0[3].IN1
code1_to_the_motor_0[4] => code1_to_the_motor_0[4].IN1
code1_to_the_motor_0[5] => code1_to_the_motor_0[5].IN1
code1_to_the_motor_0[6] => code1_to_the_motor_0[6].IN1
code1_to_the_motor_0[7] => code1_to_the_motor_0[7].IN1
code1_to_the_motor_0[8] => code1_to_the_motor_0[8].IN1
code1_to_the_motor_0[9] => code1_to_the_motor_0[9].IN1
code1_to_the_motor_0[10] => code1_to_the_motor_0[10].IN1
code1_to_the_motor_0[11] => code1_to_the_motor_0[11].IN1
code1_to_the_motor_0[12] => code1_to_the_motor_0[12].IN1
code1_to_the_motor_0[13] => code1_to_the_motor_0[13].IN1
code1_to_the_motor_0[14] => code1_to_the_motor_0[14].IN1
code1_to_the_motor_0[15] => code1_to_the_motor_0[15].IN1
code1_to_the_motor_0[16] => code1_to_the_motor_0[16].IN1
code1_to_the_motor_0[17] => code1_to_the_motor_0[17].IN1
code1_to_the_motor_0[18] => code1_to_the_motor_0[18].IN1
code1_to_the_motor_0[19] => code1_to_the_motor_0[19].IN1
code1_to_the_motor_0[20] => code1_to_the_motor_0[20].IN1
code1_to_the_motor_0[21] => code1_to_the_motor_0[21].IN1
code1_to_the_motor_0[22] => code1_to_the_motor_0[22].IN1
code1_to_the_motor_0[23] => code1_to_the_motor_0[23].IN1
code1_to_the_motor_0[24] => code1_to_the_motor_0[24].IN1
code1_to_the_motor_0[25] => code1_to_the_motor_0[25].IN1
code1_to_the_motor_0[26] => code1_to_the_motor_0[26].IN1
code1_to_the_motor_0[27] => code1_to_the_motor_0[27].IN1
code1_to_the_motor_0[28] => code1_to_the_motor_0[28].IN1
code1_to_the_motor_0[29] => code1_to_the_motor_0[29].IN1
code1_to_the_motor_0[30] => code1_to_the_motor_0[30].IN1
code1_to_the_motor_0[31] => code1_to_the_motor_0[31].IN1
code2_to_the_motor_0[0] => code2_to_the_motor_0[0].IN1
code2_to_the_motor_0[1] => code2_to_the_motor_0[1].IN1
code2_to_the_motor_0[2] => code2_to_the_motor_0[2].IN1
code2_to_the_motor_0[3] => code2_to_the_motor_0[3].IN1
code2_to_the_motor_0[4] => code2_to_the_motor_0[4].IN1
code2_to_the_motor_0[5] => code2_to_the_motor_0[5].IN1
code2_to_the_motor_0[6] => code2_to_the_motor_0[6].IN1
code2_to_the_motor_0[7] => code2_to_the_motor_0[7].IN1
code2_to_the_motor_0[8] => code2_to_the_motor_0[8].IN1
code2_to_the_motor_0[9] => code2_to_the_motor_0[9].IN1
code2_to_the_motor_0[10] => code2_to_the_motor_0[10].IN1
code2_to_the_motor_0[11] => code2_to_the_motor_0[11].IN1
code2_to_the_motor_0[12] => code2_to_the_motor_0[12].IN1
code2_to_the_motor_0[13] => code2_to_the_motor_0[13].IN1
code2_to_the_motor_0[14] => code2_to_the_motor_0[14].IN1
code2_to_the_motor_0[15] => code2_to_the_motor_0[15].IN1
code2_to_the_motor_0[16] => code2_to_the_motor_0[16].IN1
code2_to_the_motor_0[17] => code2_to_the_motor_0[17].IN1
code2_to_the_motor_0[18] => code2_to_the_motor_0[18].IN1
code2_to_the_motor_0[19] => code2_to_the_motor_0[19].IN1
code2_to_the_motor_0[20] => code2_to_the_motor_0[20].IN1
code2_to_the_motor_0[21] => code2_to_the_motor_0[21].IN1
code2_to_the_motor_0[22] => code2_to_the_motor_0[22].IN1
code2_to_the_motor_0[23] => code2_to_the_motor_0[23].IN1
code2_to_the_motor_0[24] => code2_to_the_motor_0[24].IN1
code2_to_the_motor_0[25] => code2_to_the_motor_0[25].IN1
code2_to_the_motor_0[26] => code2_to_the_motor_0[26].IN1
code2_to_the_motor_0[27] => code2_to_the_motor_0[27].IN1
code2_to_the_motor_0[28] => code2_to_the_motor_0[28].IN1
code2_to_the_motor_0[29] => code2_to_the_motor_0[29].IN1
code2_to_the_motor_0[30] => code2_to_the_motor_0[30].IN1
code2_to_the_motor_0[31] => code2_to_the_motor_0[31].IN1
code3_to_the_motor_0[0] => code3_to_the_motor_0[0].IN1
code3_to_the_motor_0[1] => code3_to_the_motor_0[1].IN1
code3_to_the_motor_0[2] => code3_to_the_motor_0[2].IN1
code3_to_the_motor_0[3] => code3_to_the_motor_0[3].IN1
code3_to_the_motor_0[4] => code3_to_the_motor_0[4].IN1
code3_to_the_motor_0[5] => code3_to_the_motor_0[5].IN1
code3_to_the_motor_0[6] => code3_to_the_motor_0[6].IN1
code3_to_the_motor_0[7] => code3_to_the_motor_0[7].IN1
code3_to_the_motor_0[8] => code3_to_the_motor_0[8].IN1
code3_to_the_motor_0[9] => code3_to_the_motor_0[9].IN1
code3_to_the_motor_0[10] => code3_to_the_motor_0[10].IN1
code3_to_the_motor_0[11] => code3_to_the_motor_0[11].IN1
code3_to_the_motor_0[12] => code3_to_the_motor_0[12].IN1
code3_to_the_motor_0[13] => code3_to_the_motor_0[13].IN1
code3_to_the_motor_0[14] => code3_to_the_motor_0[14].IN1
code3_to_the_motor_0[15] => code3_to_the_motor_0[15].IN1
code3_to_the_motor_0[16] => code3_to_the_motor_0[16].IN1
code3_to_the_motor_0[17] => code3_to_the_motor_0[17].IN1
code3_to_the_motor_0[18] => code3_to_the_motor_0[18].IN1
code3_to_the_motor_0[19] => code3_to_the_motor_0[19].IN1
code3_to_the_motor_0[20] => code3_to_the_motor_0[20].IN1
code3_to_the_motor_0[21] => code3_to_the_motor_0[21].IN1
code3_to_the_motor_0[22] => code3_to_the_motor_0[22].IN1
code3_to_the_motor_0[23] => code3_to_the_motor_0[23].IN1
code3_to_the_motor_0[24] => code3_to_the_motor_0[24].IN1
code3_to_the_motor_0[25] => code3_to_the_motor_0[25].IN1
code3_to_the_motor_0[26] => code3_to_the_motor_0[26].IN1
code3_to_the_motor_0[27] => code3_to_the_motor_0[27].IN1
code3_to_the_motor_0[28] => code3_to_the_motor_0[28].IN1
code3_to_the_motor_0[29] => code3_to_the_motor_0[29].IN1
code3_to_the_motor_0[30] => code3_to_the_motor_0[30].IN1
code3_to_the_motor_0[31] => code3_to_the_motor_0[31].IN1
set_from_the_motor_0[0] <= motor_0:the_motor_0.set
set_from_the_motor_0[1] <= motor_0:the_motor_0.set
set_from_the_motor_0[2] <= motor_0:the_motor_0.set
set_from_the_motor_0[3] <= motor_0:the_motor_0.set
set_from_the_motor_0[4] <= motor_0:the_motor_0.set
set_from_the_motor_0[5] <= motor_0:the_motor_0.set
set_from_the_motor_0[6] <= motor_0:the_motor_0.set
set_from_the_motor_0[7] <= motor_0:the_motor_0.set
set_from_the_motor_0[8] <= motor_0:the_motor_0.set
set_from_the_motor_0[9] <= motor_0:the_motor_0.set
set_from_the_motor_0[10] <= motor_0:the_motor_0.set
set_from_the_motor_0[11] <= motor_0:the_motor_0.set
set_from_the_motor_0[12] <= motor_0:the_motor_0.set
set_from_the_motor_0[13] <= motor_0:the_motor_0.set
set_from_the_motor_0[14] <= motor_0:the_motor_0.set
set_from_the_motor_0[15] <= motor_0:the_motor_0.set
set_from_the_motor_0[16] <= motor_0:the_motor_0.set
set_from_the_motor_0[17] <= motor_0:the_motor_0.set
set_from_the_motor_0[18] <= motor_0:the_motor_0.set
set_from_the_motor_0[19] <= motor_0:the_motor_0.set
set_from_the_motor_0[20] <= motor_0:the_motor_0.set
set_from_the_motor_0[21] <= motor_0:the_motor_0.set
set_from_the_motor_0[22] <= motor_0:the_motor_0.set
set_from_the_motor_0[23] <= motor_0:the_motor_0.set
set_from_the_motor_0[24] <= motor_0:the_motor_0.set
set_from_the_motor_0[25] <= motor_0:the_motor_0.set
set_from_the_motor_0[26] <= motor_0:the_motor_0.set
set_from_the_motor_0[27] <= motor_0:the_motor_0.set
set_from_the_motor_0[28] <= motor_0:the_motor_0.set
set_from_the_motor_0[29] <= motor_0:the_motor_0.set
set_from_the_motor_0[30] <= motor_0:the_motor_0.set
set_from_the_motor_0[31] <= motor_0:the_motor_0.set
A_from_the_motor_1[0] <= motor_1:the_motor_1.A
A_from_the_motor_1[1] <= motor_1:the_motor_1.A
A_from_the_motor_1[2] <= motor_1:the_motor_1.A
A_from_the_motor_1[3] <= motor_1:the_motor_1.A
A_from_the_motor_1[4] <= motor_1:the_motor_1.A
A_from_the_motor_1[5] <= motor_1:the_motor_1.A
A_from_the_motor_1[6] <= motor_1:the_motor_1.A
A_from_the_motor_1[7] <= motor_1:the_motor_1.A
A_from_the_motor_1[8] <= motor_1:the_motor_1.A
A_from_the_motor_1[9] <= motor_1:the_motor_1.A
A_from_the_motor_1[10] <= motor_1:the_motor_1.A
A_from_the_motor_1[11] <= motor_1:the_motor_1.A
A_from_the_motor_1[12] <= motor_1:the_motor_1.A
A_from_the_motor_1[13] <= motor_1:the_motor_1.A
A_from_the_motor_1[14] <= motor_1:the_motor_1.A
A_from_the_motor_1[15] <= motor_1:the_motor_1.A
A_from_the_motor_1[16] <= motor_1:the_motor_1.A
A_from_the_motor_1[17] <= motor_1:the_motor_1.A
A_from_the_motor_1[18] <= motor_1:the_motor_1.A
A_from_the_motor_1[19] <= motor_1:the_motor_1.A
A_from_the_motor_1[20] <= motor_1:the_motor_1.A
A_from_the_motor_1[21] <= motor_1:the_motor_1.A
A_from_the_motor_1[22] <= motor_1:the_motor_1.A
A_from_the_motor_1[23] <= motor_1:the_motor_1.A
A_from_the_motor_1[24] <= motor_1:the_motor_1.A
A_from_the_motor_1[25] <= motor_1:the_motor_1.A
A_from_the_motor_1[26] <= motor_1:the_motor_1.A
A_from_the_motor_1[27] <= motor_1:the_motor_1.A
A_from_the_motor_1[28] <= motor_1:the_motor_1.A
A_from_the_motor_1[29] <= motor_1:the_motor_1.A
A_from_the_motor_1[30] <= motor_1:the_motor_1.A
A_from_the_motor_1[31] <= motor_1:the_motor_1.A
B_from_the_motor_1[0] <= motor_1:the_motor_1.B
B_from_the_motor_1[1] <= motor_1:the_motor_1.B
B_from_the_motor_1[2] <= motor_1:the_motor_1.B
B_from_the_motor_1[3] <= motor_1:the_motor_1.B
B_from_the_motor_1[4] <= motor_1:the_motor_1.B
B_from_the_motor_1[5] <= motor_1:the_motor_1.B
B_from_the_motor_1[6] <= motor_1:the_motor_1.B
B_from_the_motor_1[7] <= motor_1:the_motor_1.B
B_from_the_motor_1[8] <= motor_1:the_motor_1.B
B_from_the_motor_1[9] <= motor_1:the_motor_1.B
B_from_the_motor_1[10] <= motor_1:the_motor_1.B
B_from_the_motor_1[11] <= motor_1:the_motor_1.B
B_from_the_motor_1[12] <= motor_1:the_motor_1.B
B_from_the_motor_1[13] <= motor_1:the_motor_1.B
B_from_the_motor_1[14] <= motor_1:the_motor_1.B
B_from_the_motor_1[15] <= motor_1:the_motor_1.B
B_from_the_motor_1[16] <= motor_1:the_motor_1.B
B_from_the_motor_1[17] <= motor_1:the_motor_1.B
B_from_the_motor_1[18] <= motor_1:the_motor_1.B
B_from_the_motor_1[19] <= motor_1:the_motor_1.B
B_from_the_motor_1[20] <= motor_1:the_motor_1.B
B_from_the_motor_1[21] <= motor_1:the_motor_1.B
B_from_the_motor_1[22] <= motor_1:the_motor_1.B
B_from_the_motor_1[23] <= motor_1:the_motor_1.B
B_from_the_motor_1[24] <= motor_1:the_motor_1.B
B_from_the_motor_1[25] <= motor_1:the_motor_1.B
B_from_the_motor_1[26] <= motor_1:the_motor_1.B
B_from_the_motor_1[27] <= motor_1:the_motor_1.B
B_from_the_motor_1[28] <= motor_1:the_motor_1.B
B_from_the_motor_1[29] <= motor_1:the_motor_1.B
B_from_the_motor_1[30] <= motor_1:the_motor_1.B
B_from_the_motor_1[31] <= motor_1:the_motor_1.B
Z_Brushless_from_the_motor_1 <= motor_1:the_motor_1.Z_Brushless
Z_OpenLoop_from_the_motor_1 <= motor_1:the_motor_1.Z_OpenLoop
code0_to_the_motor_1[0] => code0_to_the_motor_1[0].IN1
code0_to_the_motor_1[1] => code0_to_the_motor_1[1].IN1
code0_to_the_motor_1[2] => code0_to_the_motor_1[2].IN1
code0_to_the_motor_1[3] => code0_to_the_motor_1[3].IN1
code0_to_the_motor_1[4] => code0_to_the_motor_1[4].IN1
code0_to_the_motor_1[5] => code0_to_the_motor_1[5].IN1
code0_to_the_motor_1[6] => code0_to_the_motor_1[6].IN1
code0_to_the_motor_1[7] => code0_to_the_motor_1[7].IN1
code0_to_the_motor_1[8] => code0_to_the_motor_1[8].IN1
code0_to_the_motor_1[9] => code0_to_the_motor_1[9].IN1
code0_to_the_motor_1[10] => code0_to_the_motor_1[10].IN1
code0_to_the_motor_1[11] => code0_to_the_motor_1[11].IN1
code0_to_the_motor_1[12] => code0_to_the_motor_1[12].IN1
code0_to_the_motor_1[13] => code0_to_the_motor_1[13].IN1
code0_to_the_motor_1[14] => code0_to_the_motor_1[14].IN1
code0_to_the_motor_1[15] => code0_to_the_motor_1[15].IN1
code0_to_the_motor_1[16] => code0_to_the_motor_1[16].IN1
code0_to_the_motor_1[17] => code0_to_the_motor_1[17].IN1
code0_to_the_motor_1[18] => code0_to_the_motor_1[18].IN1
code0_to_the_motor_1[19] => code0_to_the_motor_1[19].IN1
code0_to_the_motor_1[20] => code0_to_the_motor_1[20].IN1
code0_to_the_motor_1[21] => code0_to_the_motor_1[21].IN1
code0_to_the_motor_1[22] => code0_to_the_motor_1[22].IN1
code0_to_the_motor_1[23] => code0_to_the_motor_1[23].IN1
code0_to_the_motor_1[24] => code0_to_the_motor_1[24].IN1
code0_to_the_motor_1[25] => code0_to_the_motor_1[25].IN1
code0_to_the_motor_1[26] => code0_to_the_motor_1[26].IN1
code0_to_the_motor_1[27] => code0_to_the_motor_1[27].IN1
code0_to_the_motor_1[28] => code0_to_the_motor_1[28].IN1
code0_to_the_motor_1[29] => code0_to_the_motor_1[29].IN1
code0_to_the_motor_1[30] => code0_to_the_motor_1[30].IN1
code0_to_the_motor_1[31] => code0_to_the_motor_1[31].IN1
code1_to_the_motor_1[0] => code1_to_the_motor_1[0].IN1
code1_to_the_motor_1[1] => code1_to_the_motor_1[1].IN1
code1_to_the_motor_1[2] => code1_to_the_motor_1[2].IN1
code1_to_the_motor_1[3] => code1_to_the_motor_1[3].IN1
code1_to_the_motor_1[4] => code1_to_the_motor_1[4].IN1
code1_to_the_motor_1[5] => code1_to_the_motor_1[5].IN1
code1_to_the_motor_1[6] => code1_to_the_motor_1[6].IN1
code1_to_the_motor_1[7] => code1_to_the_motor_1[7].IN1
code1_to_the_motor_1[8] => code1_to_the_motor_1[8].IN1
code1_to_the_motor_1[9] => code1_to_the_motor_1[9].IN1
code1_to_the_motor_1[10] => code1_to_the_motor_1[10].IN1
code1_to_the_motor_1[11] => code1_to_the_motor_1[11].IN1
code1_to_the_motor_1[12] => code1_to_the_motor_1[12].IN1
code1_to_the_motor_1[13] => code1_to_the_motor_1[13].IN1
code1_to_the_motor_1[14] => code1_to_the_motor_1[14].IN1
code1_to_the_motor_1[15] => code1_to_the_motor_1[15].IN1
code1_to_the_motor_1[16] => code1_to_the_motor_1[16].IN1
code1_to_the_motor_1[17] => code1_to_the_motor_1[17].IN1
code1_to_the_motor_1[18] => code1_to_the_motor_1[18].IN1
code1_to_the_motor_1[19] => code1_to_the_motor_1[19].IN1
code1_to_the_motor_1[20] => code1_to_the_motor_1[20].IN1
code1_to_the_motor_1[21] => code1_to_the_motor_1[21].IN1
code1_to_the_motor_1[22] => code1_to_the_motor_1[22].IN1
code1_to_the_motor_1[23] => code1_to_the_motor_1[23].IN1
code1_to_the_motor_1[24] => code1_to_the_motor_1[24].IN1
code1_to_the_motor_1[25] => code1_to_the_motor_1[25].IN1
code1_to_the_motor_1[26] => code1_to_the_motor_1[26].IN1
code1_to_the_motor_1[27] => code1_to_the_motor_1[27].IN1
code1_to_the_motor_1[28] => code1_to_the_motor_1[28].IN1
code1_to_the_motor_1[29] => code1_to_the_motor_1[29].IN1
code1_to_the_motor_1[30] => code1_to_the_motor_1[30].IN1
code1_to_the_motor_1[31] => code1_to_the_motor_1[31].IN1
code2_to_the_motor_1[0] => code2_to_the_motor_1[0].IN1
code2_to_the_motor_1[1] => code2_to_the_motor_1[1].IN1
code2_to_the_motor_1[2] => code2_to_the_motor_1[2].IN1
code2_to_the_motor_1[3] => code2_to_the_motor_1[3].IN1
code2_to_the_motor_1[4] => code2_to_the_motor_1[4].IN1
code2_to_the_motor_1[5] => code2_to_the_motor_1[5].IN1
code2_to_the_motor_1[6] => code2_to_the_motor_1[6].IN1
code2_to_the_motor_1[7] => code2_to_the_motor_1[7].IN1
code2_to_the_motor_1[8] => code2_to_the_motor_1[8].IN1
code2_to_the_motor_1[9] => code2_to_the_motor_1[9].IN1
code2_to_the_motor_1[10] => code2_to_the_motor_1[10].IN1
code2_to_the_motor_1[11] => code2_to_the_motor_1[11].IN1
code2_to_the_motor_1[12] => code2_to_the_motor_1[12].IN1
code2_to_the_motor_1[13] => code2_to_the_motor_1[13].IN1
code2_to_the_motor_1[14] => code2_to_the_motor_1[14].IN1
code2_to_the_motor_1[15] => code2_to_the_motor_1[15].IN1
code2_to_the_motor_1[16] => code2_to_the_motor_1[16].IN1
code2_to_the_motor_1[17] => code2_to_the_motor_1[17].IN1
code2_to_the_motor_1[18] => code2_to_the_motor_1[18].IN1
code2_to_the_motor_1[19] => code2_to_the_motor_1[19].IN1
code2_to_the_motor_1[20] => code2_to_the_motor_1[20].IN1
code2_to_the_motor_1[21] => code2_to_the_motor_1[21].IN1
code2_to_the_motor_1[22] => code2_to_the_motor_1[22].IN1
code2_to_the_motor_1[23] => code2_to_the_motor_1[23].IN1
code2_to_the_motor_1[24] => code2_to_the_motor_1[24].IN1
code2_to_the_motor_1[25] => code2_to_the_motor_1[25].IN1
code2_to_the_motor_1[26] => code2_to_the_motor_1[26].IN1
code2_to_the_motor_1[27] => code2_to_the_motor_1[27].IN1
code2_to_the_motor_1[28] => code2_to_the_motor_1[28].IN1
code2_to_the_motor_1[29] => code2_to_the_motor_1[29].IN1
code2_to_the_motor_1[30] => code2_to_the_motor_1[30].IN1
code2_to_the_motor_1[31] => code2_to_the_motor_1[31].IN1
code3_to_the_motor_1[0] => code3_to_the_motor_1[0].IN1
code3_to_the_motor_1[1] => code3_to_the_motor_1[1].IN1
code3_to_the_motor_1[2] => code3_to_the_motor_1[2].IN1
code3_to_the_motor_1[3] => code3_to_the_motor_1[3].IN1
code3_to_the_motor_1[4] => code3_to_the_motor_1[4].IN1
code3_to_the_motor_1[5] => code3_to_the_motor_1[5].IN1
code3_to_the_motor_1[6] => code3_to_the_motor_1[6].IN1
code3_to_the_motor_1[7] => code3_to_the_motor_1[7].IN1
code3_to_the_motor_1[8] => code3_to_the_motor_1[8].IN1
code3_to_the_motor_1[9] => code3_to_the_motor_1[9].IN1
code3_to_the_motor_1[10] => code3_to_the_motor_1[10].IN1
code3_to_the_motor_1[11] => code3_to_the_motor_1[11].IN1
code3_to_the_motor_1[12] => code3_to_the_motor_1[12].IN1
code3_to_the_motor_1[13] => code3_to_the_motor_1[13].IN1
code3_to_the_motor_1[14] => code3_to_the_motor_1[14].IN1
code3_to_the_motor_1[15] => code3_to_the_motor_1[15].IN1
code3_to_the_motor_1[16] => code3_to_the_motor_1[16].IN1
code3_to_the_motor_1[17] => code3_to_the_motor_1[17].IN1
code3_to_the_motor_1[18] => code3_to_the_motor_1[18].IN1
code3_to_the_motor_1[19] => code3_to_the_motor_1[19].IN1
code3_to_the_motor_1[20] => code3_to_the_motor_1[20].IN1
code3_to_the_motor_1[21] => code3_to_the_motor_1[21].IN1
code3_to_the_motor_1[22] => code3_to_the_motor_1[22].IN1
code3_to_the_motor_1[23] => code3_to_the_motor_1[23].IN1
code3_to_the_motor_1[24] => code3_to_the_motor_1[24].IN1
code3_to_the_motor_1[25] => code3_to_the_motor_1[25].IN1
code3_to_the_motor_1[26] => code3_to_the_motor_1[26].IN1
code3_to_the_motor_1[27] => code3_to_the_motor_1[27].IN1
code3_to_the_motor_1[28] => code3_to_the_motor_1[28].IN1
code3_to_the_motor_1[29] => code3_to_the_motor_1[29].IN1
code3_to_the_motor_1[30] => code3_to_the_motor_1[30].IN1
code3_to_the_motor_1[31] => code3_to_the_motor_1[31].IN1
set_from_the_motor_1[0] <= motor_1:the_motor_1.set
set_from_the_motor_1[1] <= motor_1:the_motor_1.set
set_from_the_motor_1[2] <= motor_1:the_motor_1.set
set_from_the_motor_1[3] <= motor_1:the_motor_1.set
set_from_the_motor_1[4] <= motor_1:the_motor_1.set
set_from_the_motor_1[5] <= motor_1:the_motor_1.set
set_from_the_motor_1[6] <= motor_1:the_motor_1.set
set_from_the_motor_1[7] <= motor_1:the_motor_1.set
set_from_the_motor_1[8] <= motor_1:the_motor_1.set
set_from_the_motor_1[9] <= motor_1:the_motor_1.set
set_from_the_motor_1[10] <= motor_1:the_motor_1.set
set_from_the_motor_1[11] <= motor_1:the_motor_1.set
set_from_the_motor_1[12] <= motor_1:the_motor_1.set
set_from_the_motor_1[13] <= motor_1:the_motor_1.set
set_from_the_motor_1[14] <= motor_1:the_motor_1.set
set_from_the_motor_1[15] <= motor_1:the_motor_1.set
set_from_the_motor_1[16] <= motor_1:the_motor_1.set
set_from_the_motor_1[17] <= motor_1:the_motor_1.set
set_from_the_motor_1[18] <= motor_1:the_motor_1.set
set_from_the_motor_1[19] <= motor_1:the_motor_1.set
set_from_the_motor_1[20] <= motor_1:the_motor_1.set
set_from_the_motor_1[21] <= motor_1:the_motor_1.set
set_from_the_motor_1[22] <= motor_1:the_motor_1.set
set_from_the_motor_1[23] <= motor_1:the_motor_1.set
set_from_the_motor_1[24] <= motor_1:the_motor_1.set
set_from_the_motor_1[25] <= motor_1:the_motor_1.set
set_from_the_motor_1[26] <= motor_1:the_motor_1.set
set_from_the_motor_1[27] <= motor_1:the_motor_1.set
set_from_the_motor_1[28] <= motor_1:the_motor_1.set
set_from_the_motor_1[29] <= motor_1:the_motor_1.set
set_from_the_motor_1[30] <= motor_1:the_motor_1.set
set_from_the_motor_1[31] <= motor_1:the_motor_1.set
A_from_the_motor_2[0] <= motor_2:the_motor_2.A
A_from_the_motor_2[1] <= motor_2:the_motor_2.A
A_from_the_motor_2[2] <= motor_2:the_motor_2.A
A_from_the_motor_2[3] <= motor_2:the_motor_2.A
A_from_the_motor_2[4] <= motor_2:the_motor_2.A
A_from_the_motor_2[5] <= motor_2:the_motor_2.A
A_from_the_motor_2[6] <= motor_2:the_motor_2.A
A_from_the_motor_2[7] <= motor_2:the_motor_2.A
A_from_the_motor_2[8] <= motor_2:the_motor_2.A
A_from_the_motor_2[9] <= motor_2:the_motor_2.A
A_from_the_motor_2[10] <= motor_2:the_motor_2.A
A_from_the_motor_2[11] <= motor_2:the_motor_2.A
A_from_the_motor_2[12] <= motor_2:the_motor_2.A
A_from_the_motor_2[13] <= motor_2:the_motor_2.A
A_from_the_motor_2[14] <= motor_2:the_motor_2.A
A_from_the_motor_2[15] <= motor_2:the_motor_2.A
A_from_the_motor_2[16] <= motor_2:the_motor_2.A
A_from_the_motor_2[17] <= motor_2:the_motor_2.A
A_from_the_motor_2[18] <= motor_2:the_motor_2.A
A_from_the_motor_2[19] <= motor_2:the_motor_2.A
A_from_the_motor_2[20] <= motor_2:the_motor_2.A
A_from_the_motor_2[21] <= motor_2:the_motor_2.A
A_from_the_motor_2[22] <= motor_2:the_motor_2.A
A_from_the_motor_2[23] <= motor_2:the_motor_2.A
A_from_the_motor_2[24] <= motor_2:the_motor_2.A
A_from_the_motor_2[25] <= motor_2:the_motor_2.A
A_from_the_motor_2[26] <= motor_2:the_motor_2.A
A_from_the_motor_2[27] <= motor_2:the_motor_2.A
A_from_the_motor_2[28] <= motor_2:the_motor_2.A
A_from_the_motor_2[29] <= motor_2:the_motor_2.A
A_from_the_motor_2[30] <= motor_2:the_motor_2.A
A_from_the_motor_2[31] <= motor_2:the_motor_2.A
B_from_the_motor_2[0] <= motor_2:the_motor_2.B
B_from_the_motor_2[1] <= motor_2:the_motor_2.B
B_from_the_motor_2[2] <= motor_2:the_motor_2.B
B_from_the_motor_2[3] <= motor_2:the_motor_2.B
B_from_the_motor_2[4] <= motor_2:the_motor_2.B
B_from_the_motor_2[5] <= motor_2:the_motor_2.B
B_from_the_motor_2[6] <= motor_2:the_motor_2.B
B_from_the_motor_2[7] <= motor_2:the_motor_2.B
B_from_the_motor_2[8] <= motor_2:the_motor_2.B
B_from_the_motor_2[9] <= motor_2:the_motor_2.B
B_from_the_motor_2[10] <= motor_2:the_motor_2.B
B_from_the_motor_2[11] <= motor_2:the_motor_2.B
B_from_the_motor_2[12] <= motor_2:the_motor_2.B
B_from_the_motor_2[13] <= motor_2:the_motor_2.B
B_from_the_motor_2[14] <= motor_2:the_motor_2.B
B_from_the_motor_2[15] <= motor_2:the_motor_2.B
B_from_the_motor_2[16] <= motor_2:the_motor_2.B
B_from_the_motor_2[17] <= motor_2:the_motor_2.B
B_from_the_motor_2[18] <= motor_2:the_motor_2.B
B_from_the_motor_2[19] <= motor_2:the_motor_2.B
B_from_the_motor_2[20] <= motor_2:the_motor_2.B
B_from_the_motor_2[21] <= motor_2:the_motor_2.B
B_from_the_motor_2[22] <= motor_2:the_motor_2.B
B_from_the_motor_2[23] <= motor_2:the_motor_2.B
B_from_the_motor_2[24] <= motor_2:the_motor_2.B
B_from_the_motor_2[25] <= motor_2:the_motor_2.B
B_from_the_motor_2[26] <= motor_2:the_motor_2.B
B_from_the_motor_2[27] <= motor_2:the_motor_2.B
B_from_the_motor_2[28] <= motor_2:the_motor_2.B
B_from_the_motor_2[29] <= motor_2:the_motor_2.B
B_from_the_motor_2[30] <= motor_2:the_motor_2.B
B_from_the_motor_2[31] <= motor_2:the_motor_2.B
Z_Brushless_from_the_motor_2 <= motor_2:the_motor_2.Z_Brushless
Z_OpenLoop_from_the_motor_2 <= motor_2:the_motor_2.Z_OpenLoop
code0_to_the_motor_2[0] => code0_to_the_motor_2[0].IN1
code0_to_the_motor_2[1] => code0_to_the_motor_2[1].IN1
code0_to_the_motor_2[2] => code0_to_the_motor_2[2].IN1
code0_to_the_motor_2[3] => code0_to_the_motor_2[3].IN1
code0_to_the_motor_2[4] => code0_to_the_motor_2[4].IN1
code0_to_the_motor_2[5] => code0_to_the_motor_2[5].IN1
code0_to_the_motor_2[6] => code0_to_the_motor_2[6].IN1
code0_to_the_motor_2[7] => code0_to_the_motor_2[7].IN1
code0_to_the_motor_2[8] => code0_to_the_motor_2[8].IN1
code0_to_the_motor_2[9] => code0_to_the_motor_2[9].IN1
code0_to_the_motor_2[10] => code0_to_the_motor_2[10].IN1
code0_to_the_motor_2[11] => code0_to_the_motor_2[11].IN1
code0_to_the_motor_2[12] => code0_to_the_motor_2[12].IN1
code0_to_the_motor_2[13] => code0_to_the_motor_2[13].IN1
code0_to_the_motor_2[14] => code0_to_the_motor_2[14].IN1
code0_to_the_motor_2[15] => code0_to_the_motor_2[15].IN1
code0_to_the_motor_2[16] => code0_to_the_motor_2[16].IN1
code0_to_the_motor_2[17] => code0_to_the_motor_2[17].IN1
code0_to_the_motor_2[18] => code0_to_the_motor_2[18].IN1
code0_to_the_motor_2[19] => code0_to_the_motor_2[19].IN1
code0_to_the_motor_2[20] => code0_to_the_motor_2[20].IN1
code0_to_the_motor_2[21] => code0_to_the_motor_2[21].IN1
code0_to_the_motor_2[22] => code0_to_the_motor_2[22].IN1
code0_to_the_motor_2[23] => code0_to_the_motor_2[23].IN1
code0_to_the_motor_2[24] => code0_to_the_motor_2[24].IN1
code0_to_the_motor_2[25] => code0_to_the_motor_2[25].IN1
code0_to_the_motor_2[26] => code0_to_the_motor_2[26].IN1
code0_to_the_motor_2[27] => code0_to_the_motor_2[27].IN1
code0_to_the_motor_2[28] => code0_to_the_motor_2[28].IN1
code0_to_the_motor_2[29] => code0_to_the_motor_2[29].IN1
code0_to_the_motor_2[30] => code0_to_the_motor_2[30].IN1
code0_to_the_motor_2[31] => code0_to_the_motor_2[31].IN1
code1_to_the_motor_2[0] => code1_to_the_motor_2[0].IN1
code1_to_the_motor_2[1] => code1_to_the_motor_2[1].IN1
code1_to_the_motor_2[2] => code1_to_the_motor_2[2].IN1
code1_to_the_motor_2[3] => code1_to_the_motor_2[3].IN1
code1_to_the_motor_2[4] => code1_to_the_motor_2[4].IN1
code1_to_the_motor_2[5] => code1_to_the_motor_2[5].IN1
code1_to_the_motor_2[6] => code1_to_the_motor_2[6].IN1
code1_to_the_motor_2[7] => code1_to_the_motor_2[7].IN1
code1_to_the_motor_2[8] => code1_to_the_motor_2[8].IN1
code1_to_the_motor_2[9] => code1_to_the_motor_2[9].IN1
code1_to_the_motor_2[10] => code1_to_the_motor_2[10].IN1
code1_to_the_motor_2[11] => code1_to_the_motor_2[11].IN1
code1_to_the_motor_2[12] => code1_to_the_motor_2[12].IN1
code1_to_the_motor_2[13] => code1_to_the_motor_2[13].IN1
code1_to_the_motor_2[14] => code1_to_the_motor_2[14].IN1
code1_to_the_motor_2[15] => code1_to_the_motor_2[15].IN1
code1_to_the_motor_2[16] => code1_to_the_motor_2[16].IN1
code1_to_the_motor_2[17] => code1_to_the_motor_2[17].IN1
code1_to_the_motor_2[18] => code1_to_the_motor_2[18].IN1
code1_to_the_motor_2[19] => code1_to_the_motor_2[19].IN1
code1_to_the_motor_2[20] => code1_to_the_motor_2[20].IN1
code1_to_the_motor_2[21] => code1_to_the_motor_2[21].IN1
code1_to_the_motor_2[22] => code1_to_the_motor_2[22].IN1
code1_to_the_motor_2[23] => code1_to_the_motor_2[23].IN1
code1_to_the_motor_2[24] => code1_to_the_motor_2[24].IN1
code1_to_the_motor_2[25] => code1_to_the_motor_2[25].IN1
code1_to_the_motor_2[26] => code1_to_the_motor_2[26].IN1
code1_to_the_motor_2[27] => code1_to_the_motor_2[27].IN1
code1_to_the_motor_2[28] => code1_to_the_motor_2[28].IN1
code1_to_the_motor_2[29] => code1_to_the_motor_2[29].IN1
code1_to_the_motor_2[30] => code1_to_the_motor_2[30].IN1
code1_to_the_motor_2[31] => code1_to_the_motor_2[31].IN1
code2_to_the_motor_2[0] => code2_to_the_motor_2[0].IN1
code2_to_the_motor_2[1] => code2_to_the_motor_2[1].IN1
code2_to_the_motor_2[2] => code2_to_the_motor_2[2].IN1
code2_to_the_motor_2[3] => code2_to_the_motor_2[3].IN1
code2_to_the_motor_2[4] => code2_to_the_motor_2[4].IN1
code2_to_the_motor_2[5] => code2_to_the_motor_2[5].IN1
code2_to_the_motor_2[6] => code2_to_the_motor_2[6].IN1
code2_to_the_motor_2[7] => code2_to_the_motor_2[7].IN1
code2_to_the_motor_2[8] => code2_to_the_motor_2[8].IN1
code2_to_the_motor_2[9] => code2_to_the_motor_2[9].IN1
code2_to_the_motor_2[10] => code2_to_the_motor_2[10].IN1
code2_to_the_motor_2[11] => code2_to_the_motor_2[11].IN1
code2_to_the_motor_2[12] => code2_to_the_motor_2[12].IN1
code2_to_the_motor_2[13] => code2_to_the_motor_2[13].IN1
code2_to_the_motor_2[14] => code2_to_the_motor_2[14].IN1
code2_to_the_motor_2[15] => code2_to_the_motor_2[15].IN1
code2_to_the_motor_2[16] => code2_to_the_motor_2[16].IN1
code2_to_the_motor_2[17] => code2_to_the_motor_2[17].IN1
code2_to_the_motor_2[18] => code2_to_the_motor_2[18].IN1
code2_to_the_motor_2[19] => code2_to_the_motor_2[19].IN1
code2_to_the_motor_2[20] => code2_to_the_motor_2[20].IN1
code2_to_the_motor_2[21] => code2_to_the_motor_2[21].IN1
code2_to_the_motor_2[22] => code2_to_the_motor_2[22].IN1
code2_to_the_motor_2[23] => code2_to_the_motor_2[23].IN1
code2_to_the_motor_2[24] => code2_to_the_motor_2[24].IN1
code2_to_the_motor_2[25] => code2_to_the_motor_2[25].IN1
code2_to_the_motor_2[26] => code2_to_the_motor_2[26].IN1
code2_to_the_motor_2[27] => code2_to_the_motor_2[27].IN1
code2_to_the_motor_2[28] => code2_to_the_motor_2[28].IN1
code2_to_the_motor_2[29] => code2_to_the_motor_2[29].IN1
code2_to_the_motor_2[30] => code2_to_the_motor_2[30].IN1
code2_to_the_motor_2[31] => code2_to_the_motor_2[31].IN1
code3_to_the_motor_2[0] => code3_to_the_motor_2[0].IN1
code3_to_the_motor_2[1] => code3_to_the_motor_2[1].IN1
code3_to_the_motor_2[2] => code3_to_the_motor_2[2].IN1
code3_to_the_motor_2[3] => code3_to_the_motor_2[3].IN1
code3_to_the_motor_2[4] => code3_to_the_motor_2[4].IN1
code3_to_the_motor_2[5] => code3_to_the_motor_2[5].IN1
code3_to_the_motor_2[6] => code3_to_the_motor_2[6].IN1
code3_to_the_motor_2[7] => code3_to_the_motor_2[7].IN1
code3_to_the_motor_2[8] => code3_to_the_motor_2[8].IN1
code3_to_the_motor_2[9] => code3_to_the_motor_2[9].IN1
code3_to_the_motor_2[10] => code3_to_the_motor_2[10].IN1
code3_to_the_motor_2[11] => code3_to_the_motor_2[11].IN1
code3_to_the_motor_2[12] => code3_to_the_motor_2[12].IN1
code3_to_the_motor_2[13] => code3_to_the_motor_2[13].IN1
code3_to_the_motor_2[14] => code3_to_the_motor_2[14].IN1
code3_to_the_motor_2[15] => code3_to_the_motor_2[15].IN1
code3_to_the_motor_2[16] => code3_to_the_motor_2[16].IN1
code3_to_the_motor_2[17] => code3_to_the_motor_2[17].IN1
code3_to_the_motor_2[18] => code3_to_the_motor_2[18].IN1
code3_to_the_motor_2[19] => code3_to_the_motor_2[19].IN1
code3_to_the_motor_2[20] => code3_to_the_motor_2[20].IN1
code3_to_the_motor_2[21] => code3_to_the_motor_2[21].IN1
code3_to_the_motor_2[22] => code3_to_the_motor_2[22].IN1
code3_to_the_motor_2[23] => code3_to_the_motor_2[23].IN1
code3_to_the_motor_2[24] => code3_to_the_motor_2[24].IN1
code3_to_the_motor_2[25] => code3_to_the_motor_2[25].IN1
code3_to_the_motor_2[26] => code3_to_the_motor_2[26].IN1
code3_to_the_motor_2[27] => code3_to_the_motor_2[27].IN1
code3_to_the_motor_2[28] => code3_to_the_motor_2[28].IN1
code3_to_the_motor_2[29] => code3_to_the_motor_2[29].IN1
code3_to_the_motor_2[30] => code3_to_the_motor_2[30].IN1
code3_to_the_motor_2[31] => code3_to_the_motor_2[31].IN1
set_from_the_motor_2[0] <= motor_2:the_motor_2.set
set_from_the_motor_2[1] <= motor_2:the_motor_2.set
set_from_the_motor_2[2] <= motor_2:the_motor_2.set
set_from_the_motor_2[3] <= motor_2:the_motor_2.set
set_from_the_motor_2[4] <= motor_2:the_motor_2.set
set_from_the_motor_2[5] <= motor_2:the_motor_2.set
set_from_the_motor_2[6] <= motor_2:the_motor_2.set
set_from_the_motor_2[7] <= motor_2:the_motor_2.set
set_from_the_motor_2[8] <= motor_2:the_motor_2.set
set_from_the_motor_2[9] <= motor_2:the_motor_2.set
set_from_the_motor_2[10] <= motor_2:the_motor_2.set
set_from_the_motor_2[11] <= motor_2:the_motor_2.set
set_from_the_motor_2[12] <= motor_2:the_motor_2.set
set_from_the_motor_2[13] <= motor_2:the_motor_2.set
set_from_the_motor_2[14] <= motor_2:the_motor_2.set
set_from_the_motor_2[15] <= motor_2:the_motor_2.set
set_from_the_motor_2[16] <= motor_2:the_motor_2.set
set_from_the_motor_2[17] <= motor_2:the_motor_2.set
set_from_the_motor_2[18] <= motor_2:the_motor_2.set
set_from_the_motor_2[19] <= motor_2:the_motor_2.set
set_from_the_motor_2[20] <= motor_2:the_motor_2.set
set_from_the_motor_2[21] <= motor_2:the_motor_2.set
set_from_the_motor_2[22] <= motor_2:the_motor_2.set
set_from_the_motor_2[23] <= motor_2:the_motor_2.set
set_from_the_motor_2[24] <= motor_2:the_motor_2.set
set_from_the_motor_2[25] <= motor_2:the_motor_2.set
set_from_the_motor_2[26] <= motor_2:the_motor_2.set
set_from_the_motor_2[27] <= motor_2:the_motor_2.set
set_from_the_motor_2[28] <= motor_2:the_motor_2.set
set_from_the_motor_2[29] <= motor_2:the_motor_2.set
set_from_the_motor_2[30] <= motor_2:the_motor_2.set
set_from_the_motor_2[31] <= motor_2:the_motor_2.set
A_from_the_motor_3[0] <= motor_3:the_motor_3.A
A_from_the_motor_3[1] <= motor_3:the_motor_3.A
A_from_the_motor_3[2] <= motor_3:the_motor_3.A
A_from_the_motor_3[3] <= motor_3:the_motor_3.A
A_from_the_motor_3[4] <= motor_3:the_motor_3.A
A_from_the_motor_3[5] <= motor_3:the_motor_3.A
A_from_the_motor_3[6] <= motor_3:the_motor_3.A
A_from_the_motor_3[7] <= motor_3:the_motor_3.A
A_from_the_motor_3[8] <= motor_3:the_motor_3.A
A_from_the_motor_3[9] <= motor_3:the_motor_3.A
A_from_the_motor_3[10] <= motor_3:the_motor_3.A
A_from_the_motor_3[11] <= motor_3:the_motor_3.A
A_from_the_motor_3[12] <= motor_3:the_motor_3.A
A_from_the_motor_3[13] <= motor_3:the_motor_3.A
A_from_the_motor_3[14] <= motor_3:the_motor_3.A
A_from_the_motor_3[15] <= motor_3:the_motor_3.A
A_from_the_motor_3[16] <= motor_3:the_motor_3.A
A_from_the_motor_3[17] <= motor_3:the_motor_3.A
A_from_the_motor_3[18] <= motor_3:the_motor_3.A
A_from_the_motor_3[19] <= motor_3:the_motor_3.A
A_from_the_motor_3[20] <= motor_3:the_motor_3.A
A_from_the_motor_3[21] <= motor_3:the_motor_3.A
A_from_the_motor_3[22] <= motor_3:the_motor_3.A
A_from_the_motor_3[23] <= motor_3:the_motor_3.A
A_from_the_motor_3[24] <= motor_3:the_motor_3.A
A_from_the_motor_3[25] <= motor_3:the_motor_3.A
A_from_the_motor_3[26] <= motor_3:the_motor_3.A
A_from_the_motor_3[27] <= motor_3:the_motor_3.A
A_from_the_motor_3[28] <= motor_3:the_motor_3.A
A_from_the_motor_3[29] <= motor_3:the_motor_3.A
A_from_the_motor_3[30] <= motor_3:the_motor_3.A
A_from_the_motor_3[31] <= motor_3:the_motor_3.A
B_from_the_motor_3[0] <= motor_3:the_motor_3.B
B_from_the_motor_3[1] <= motor_3:the_motor_3.B
B_from_the_motor_3[2] <= motor_3:the_motor_3.B
B_from_the_motor_3[3] <= motor_3:the_motor_3.B
B_from_the_motor_3[4] <= motor_3:the_motor_3.B
B_from_the_motor_3[5] <= motor_3:the_motor_3.B
B_from_the_motor_3[6] <= motor_3:the_motor_3.B
B_from_the_motor_3[7] <= motor_3:the_motor_3.B
B_from_the_motor_3[8] <= motor_3:the_motor_3.B
B_from_the_motor_3[9] <= motor_3:the_motor_3.B
B_from_the_motor_3[10] <= motor_3:the_motor_3.B
B_from_the_motor_3[11] <= motor_3:the_motor_3.B
B_from_the_motor_3[12] <= motor_3:the_motor_3.B
B_from_the_motor_3[13] <= motor_3:the_motor_3.B
B_from_the_motor_3[14] <= motor_3:the_motor_3.B
B_from_the_motor_3[15] <= motor_3:the_motor_3.B
B_from_the_motor_3[16] <= motor_3:the_motor_3.B
B_from_the_motor_3[17] <= motor_3:the_motor_3.B
B_from_the_motor_3[18] <= motor_3:the_motor_3.B
B_from_the_motor_3[19] <= motor_3:the_motor_3.B
B_from_the_motor_3[20] <= motor_3:the_motor_3.B
B_from_the_motor_3[21] <= motor_3:the_motor_3.B
B_from_the_motor_3[22] <= motor_3:the_motor_3.B
B_from_the_motor_3[23] <= motor_3:the_motor_3.B
B_from_the_motor_3[24] <= motor_3:the_motor_3.B
B_from_the_motor_3[25] <= motor_3:the_motor_3.B
B_from_the_motor_3[26] <= motor_3:the_motor_3.B
B_from_the_motor_3[27] <= motor_3:the_motor_3.B
B_from_the_motor_3[28] <= motor_3:the_motor_3.B
B_from_the_motor_3[29] <= motor_3:the_motor_3.B
B_from_the_motor_3[30] <= motor_3:the_motor_3.B
B_from_the_motor_3[31] <= motor_3:the_motor_3.B
Z_Brushless_from_the_motor_3 <= motor_3:the_motor_3.Z_Brushless
Z_OpenLoop_from_the_motor_3 <= motor_3:the_motor_3.Z_OpenLoop
code0_to_the_motor_3[0] => code0_to_the_motor_3[0].IN1
code0_to_the_motor_3[1] => code0_to_the_motor_3[1].IN1
code0_to_the_motor_3[2] => code0_to_the_motor_3[2].IN1
code0_to_the_motor_3[3] => code0_to_the_motor_3[3].IN1
code0_to_the_motor_3[4] => code0_to_the_motor_3[4].IN1
code0_to_the_motor_3[5] => code0_to_the_motor_3[5].IN1
code0_to_the_motor_3[6] => code0_to_the_motor_3[6].IN1
code0_to_the_motor_3[7] => code0_to_the_motor_3[7].IN1
code0_to_the_motor_3[8] => code0_to_the_motor_3[8].IN1
code0_to_the_motor_3[9] => code0_to_the_motor_3[9].IN1
code0_to_the_motor_3[10] => code0_to_the_motor_3[10].IN1
code0_to_the_motor_3[11] => code0_to_the_motor_3[11].IN1
code0_to_the_motor_3[12] => code0_to_the_motor_3[12].IN1
code0_to_the_motor_3[13] => code0_to_the_motor_3[13].IN1
code0_to_the_motor_3[14] => code0_to_the_motor_3[14].IN1
code0_to_the_motor_3[15] => code0_to_the_motor_3[15].IN1
code0_to_the_motor_3[16] => code0_to_the_motor_3[16].IN1
code0_to_the_motor_3[17] => code0_to_the_motor_3[17].IN1
code0_to_the_motor_3[18] => code0_to_the_motor_3[18].IN1
code0_to_the_motor_3[19] => code0_to_the_motor_3[19].IN1
code0_to_the_motor_3[20] => code0_to_the_motor_3[20].IN1
code0_to_the_motor_3[21] => code0_to_the_motor_3[21].IN1
code0_to_the_motor_3[22] => code0_to_the_motor_3[22].IN1
code0_to_the_motor_3[23] => code0_to_the_motor_3[23].IN1
code0_to_the_motor_3[24] => code0_to_the_motor_3[24].IN1
code0_to_the_motor_3[25] => code0_to_the_motor_3[25].IN1
code0_to_the_motor_3[26] => code0_to_the_motor_3[26].IN1
code0_to_the_motor_3[27] => code0_to_the_motor_3[27].IN1
code0_to_the_motor_3[28] => code0_to_the_motor_3[28].IN1
code0_to_the_motor_3[29] => code0_to_the_motor_3[29].IN1
code0_to_the_motor_3[30] => code0_to_the_motor_3[30].IN1
code0_to_the_motor_3[31] => code0_to_the_motor_3[31].IN1
code1_to_the_motor_3[0] => code1_to_the_motor_3[0].IN1
code1_to_the_motor_3[1] => code1_to_the_motor_3[1].IN1
code1_to_the_motor_3[2] => code1_to_the_motor_3[2].IN1
code1_to_the_motor_3[3] => code1_to_the_motor_3[3].IN1
code1_to_the_motor_3[4] => code1_to_the_motor_3[4].IN1
code1_to_the_motor_3[5] => code1_to_the_motor_3[5].IN1
code1_to_the_motor_3[6] => code1_to_the_motor_3[6].IN1
code1_to_the_motor_3[7] => code1_to_the_motor_3[7].IN1
code1_to_the_motor_3[8] => code1_to_the_motor_3[8].IN1
code1_to_the_motor_3[9] => code1_to_the_motor_3[9].IN1
code1_to_the_motor_3[10] => code1_to_the_motor_3[10].IN1
code1_to_the_motor_3[11] => code1_to_the_motor_3[11].IN1
code1_to_the_motor_3[12] => code1_to_the_motor_3[12].IN1
code1_to_the_motor_3[13] => code1_to_the_motor_3[13].IN1
code1_to_the_motor_3[14] => code1_to_the_motor_3[14].IN1
code1_to_the_motor_3[15] => code1_to_the_motor_3[15].IN1
code1_to_the_motor_3[16] => code1_to_the_motor_3[16].IN1
code1_to_the_motor_3[17] => code1_to_the_motor_3[17].IN1
code1_to_the_motor_3[18] => code1_to_the_motor_3[18].IN1
code1_to_the_motor_3[19] => code1_to_the_motor_3[19].IN1
code1_to_the_motor_3[20] => code1_to_the_motor_3[20].IN1
code1_to_the_motor_3[21] => code1_to_the_motor_3[21].IN1
code1_to_the_motor_3[22] => code1_to_the_motor_3[22].IN1
code1_to_the_motor_3[23] => code1_to_the_motor_3[23].IN1
code1_to_the_motor_3[24] => code1_to_the_motor_3[24].IN1
code1_to_the_motor_3[25] => code1_to_the_motor_3[25].IN1
code1_to_the_motor_3[26] => code1_to_the_motor_3[26].IN1
code1_to_the_motor_3[27] => code1_to_the_motor_3[27].IN1
code1_to_the_motor_3[28] => code1_to_the_motor_3[28].IN1
code1_to_the_motor_3[29] => code1_to_the_motor_3[29].IN1
code1_to_the_motor_3[30] => code1_to_the_motor_3[30].IN1
code1_to_the_motor_3[31] => code1_to_the_motor_3[31].IN1
code2_to_the_motor_3[0] => code2_to_the_motor_3[0].IN1
code2_to_the_motor_3[1] => code2_to_the_motor_3[1].IN1
code2_to_the_motor_3[2] => code2_to_the_motor_3[2].IN1
code2_to_the_motor_3[3] => code2_to_the_motor_3[3].IN1
code2_to_the_motor_3[4] => code2_to_the_motor_3[4].IN1
code2_to_the_motor_3[5] => code2_to_the_motor_3[5].IN1
code2_to_the_motor_3[6] => code2_to_the_motor_3[6].IN1
code2_to_the_motor_3[7] => code2_to_the_motor_3[7].IN1
code2_to_the_motor_3[8] => code2_to_the_motor_3[8].IN1
code2_to_the_motor_3[9] => code2_to_the_motor_3[9].IN1
code2_to_the_motor_3[10] => code2_to_the_motor_3[10].IN1
code2_to_the_motor_3[11] => code2_to_the_motor_3[11].IN1
code2_to_the_motor_3[12] => code2_to_the_motor_3[12].IN1
code2_to_the_motor_3[13] => code2_to_the_motor_3[13].IN1
code2_to_the_motor_3[14] => code2_to_the_motor_3[14].IN1
code2_to_the_motor_3[15] => code2_to_the_motor_3[15].IN1
code2_to_the_motor_3[16] => code2_to_the_motor_3[16].IN1
code2_to_the_motor_3[17] => code2_to_the_motor_3[17].IN1
code2_to_the_motor_3[18] => code2_to_the_motor_3[18].IN1
code2_to_the_motor_3[19] => code2_to_the_motor_3[19].IN1
code2_to_the_motor_3[20] => code2_to_the_motor_3[20].IN1
code2_to_the_motor_3[21] => code2_to_the_motor_3[21].IN1
code2_to_the_motor_3[22] => code2_to_the_motor_3[22].IN1
code2_to_the_motor_3[23] => code2_to_the_motor_3[23].IN1
code2_to_the_motor_3[24] => code2_to_the_motor_3[24].IN1
code2_to_the_motor_3[25] => code2_to_the_motor_3[25].IN1
code2_to_the_motor_3[26] => code2_to_the_motor_3[26].IN1
code2_to_the_motor_3[27] => code2_to_the_motor_3[27].IN1
code2_to_the_motor_3[28] => code2_to_the_motor_3[28].IN1
code2_to_the_motor_3[29] => code2_to_the_motor_3[29].IN1
code2_to_the_motor_3[30] => code2_to_the_motor_3[30].IN1
code2_to_the_motor_3[31] => code2_to_the_motor_3[31].IN1
code3_to_the_motor_3[0] => code3_to_the_motor_3[0].IN1
code3_to_the_motor_3[1] => code3_to_the_motor_3[1].IN1
code3_to_the_motor_3[2] => code3_to_the_motor_3[2].IN1
code3_to_the_motor_3[3] => code3_to_the_motor_3[3].IN1
code3_to_the_motor_3[4] => code3_to_the_motor_3[4].IN1
code3_to_the_motor_3[5] => code3_to_the_motor_3[5].IN1
code3_to_the_motor_3[6] => code3_to_the_motor_3[6].IN1
code3_to_the_motor_3[7] => code3_to_the_motor_3[7].IN1
code3_to_the_motor_3[8] => code3_to_the_motor_3[8].IN1
code3_to_the_motor_3[9] => code3_to_the_motor_3[9].IN1
code3_to_the_motor_3[10] => code3_to_the_motor_3[10].IN1
code3_to_the_motor_3[11] => code3_to_the_motor_3[11].IN1
code3_to_the_motor_3[12] => code3_to_the_motor_3[12].IN1
code3_to_the_motor_3[13] => code3_to_the_motor_3[13].IN1
code3_to_the_motor_3[14] => code3_to_the_motor_3[14].IN1
code3_to_the_motor_3[15] => code3_to_the_motor_3[15].IN1
code3_to_the_motor_3[16] => code3_to_the_motor_3[16].IN1
code3_to_the_motor_3[17] => code3_to_the_motor_3[17].IN1
code3_to_the_motor_3[18] => code3_to_the_motor_3[18].IN1
code3_to_the_motor_3[19] => code3_to_the_motor_3[19].IN1
code3_to_the_motor_3[20] => code3_to_the_motor_3[20].IN1
code3_to_the_motor_3[21] => code3_to_the_motor_3[21].IN1
code3_to_the_motor_3[22] => code3_to_the_motor_3[22].IN1
code3_to_the_motor_3[23] => code3_to_the_motor_3[23].IN1
code3_to_the_motor_3[24] => code3_to_the_motor_3[24].IN1
code3_to_the_motor_3[25] => code3_to_the_motor_3[25].IN1
code3_to_the_motor_3[26] => code3_to_the_motor_3[26].IN1
code3_to_the_motor_3[27] => code3_to_the_motor_3[27].IN1
code3_to_the_motor_3[28] => code3_to_the_motor_3[28].IN1
code3_to_the_motor_3[29] => code3_to_the_motor_3[29].IN1
code3_to_the_motor_3[30] => code3_to_the_motor_3[30].IN1
code3_to_the_motor_3[31] => code3_to_the_motor_3[31].IN1
set_from_the_motor_3[0] <= motor_3:the_motor_3.set
set_from_the_motor_3[1] <= motor_3:the_motor_3.set
set_from_the_motor_3[2] <= motor_3:the_motor_3.set
set_from_the_motor_3[3] <= motor_3:the_motor_3.set
set_from_the_motor_3[4] <= motor_3:the_motor_3.set
set_from_the_motor_3[5] <= motor_3:the_motor_3.set
set_from_the_motor_3[6] <= motor_3:the_motor_3.set
set_from_the_motor_3[7] <= motor_3:the_motor_3.set
set_from_the_motor_3[8] <= motor_3:the_motor_3.set
set_from_the_motor_3[9] <= motor_3:the_motor_3.set
set_from_the_motor_3[10] <= motor_3:the_motor_3.set
set_from_the_motor_3[11] <= motor_3:the_motor_3.set
set_from_the_motor_3[12] <= motor_3:the_motor_3.set
set_from_the_motor_3[13] <= motor_3:the_motor_3.set
set_from_the_motor_3[14] <= motor_3:the_motor_3.set
set_from_the_motor_3[15] <= motor_3:the_motor_3.set
set_from_the_motor_3[16] <= motor_3:the_motor_3.set
set_from_the_motor_3[17] <= motor_3:the_motor_3.set
set_from_the_motor_3[18] <= motor_3:the_motor_3.set
set_from_the_motor_3[19] <= motor_3:the_motor_3.set
set_from_the_motor_3[20] <= motor_3:the_motor_3.set
set_from_the_motor_3[21] <= motor_3:the_motor_3.set
set_from_the_motor_3[22] <= motor_3:the_motor_3.set
set_from_the_motor_3[23] <= motor_3:the_motor_3.set
set_from_the_motor_3[24] <= motor_3:the_motor_3.set
set_from_the_motor_3[25] <= motor_3:the_motor_3.set
set_from_the_motor_3[26] <= motor_3:the_motor_3.set
set_from_the_motor_3[27] <= motor_3:the_motor_3.set
set_from_the_motor_3[28] <= motor_3:the_motor_3.set
set_from_the_motor_3[29] <= motor_3:the_motor_3.set
set_from_the_motor_3[30] <= motor_3:the_motor_3.set
set_from_the_motor_3[31] <= motor_3:the_motor_3.set
A_from_the_motor_4[0] <= motor_4:the_motor_4.A
A_from_the_motor_4[1] <= motor_4:the_motor_4.A
A_from_the_motor_4[2] <= motor_4:the_motor_4.A
A_from_the_motor_4[3] <= motor_4:the_motor_4.A
A_from_the_motor_4[4] <= motor_4:the_motor_4.A
A_from_the_motor_4[5] <= motor_4:the_motor_4.A
A_from_the_motor_4[6] <= motor_4:the_motor_4.A
A_from_the_motor_4[7] <= motor_4:the_motor_4.A
A_from_the_motor_4[8] <= motor_4:the_motor_4.A
A_from_the_motor_4[9] <= motor_4:the_motor_4.A
A_from_the_motor_4[10] <= motor_4:the_motor_4.A
A_from_the_motor_4[11] <= motor_4:the_motor_4.A
A_from_the_motor_4[12] <= motor_4:the_motor_4.A
A_from_the_motor_4[13] <= motor_4:the_motor_4.A
A_from_the_motor_4[14] <= motor_4:the_motor_4.A
A_from_the_motor_4[15] <= motor_4:the_motor_4.A
A_from_the_motor_4[16] <= motor_4:the_motor_4.A
A_from_the_motor_4[17] <= motor_4:the_motor_4.A
A_from_the_motor_4[18] <= motor_4:the_motor_4.A
A_from_the_motor_4[19] <= motor_4:the_motor_4.A
A_from_the_motor_4[20] <= motor_4:the_motor_4.A
A_from_the_motor_4[21] <= motor_4:the_motor_4.A
A_from_the_motor_4[22] <= motor_4:the_motor_4.A
A_from_the_motor_4[23] <= motor_4:the_motor_4.A
A_from_the_motor_4[24] <= motor_4:the_motor_4.A
A_from_the_motor_4[25] <= motor_4:the_motor_4.A
A_from_the_motor_4[26] <= motor_4:the_motor_4.A
A_from_the_motor_4[27] <= motor_4:the_motor_4.A
A_from_the_motor_4[28] <= motor_4:the_motor_4.A
A_from_the_motor_4[29] <= motor_4:the_motor_4.A
A_from_the_motor_4[30] <= motor_4:the_motor_4.A
A_from_the_motor_4[31] <= motor_4:the_motor_4.A
B_from_the_motor_4[0] <= motor_4:the_motor_4.B
B_from_the_motor_4[1] <= motor_4:the_motor_4.B
B_from_the_motor_4[2] <= motor_4:the_motor_4.B
B_from_the_motor_4[3] <= motor_4:the_motor_4.B
B_from_the_motor_4[4] <= motor_4:the_motor_4.B
B_from_the_motor_4[5] <= motor_4:the_motor_4.B
B_from_the_motor_4[6] <= motor_4:the_motor_4.B
B_from_the_motor_4[7] <= motor_4:the_motor_4.B
B_from_the_motor_4[8] <= motor_4:the_motor_4.B
B_from_the_motor_4[9] <= motor_4:the_motor_4.B
B_from_the_motor_4[10] <= motor_4:the_motor_4.B
B_from_the_motor_4[11] <= motor_4:the_motor_4.B
B_from_the_motor_4[12] <= motor_4:the_motor_4.B
B_from_the_motor_4[13] <= motor_4:the_motor_4.B
B_from_the_motor_4[14] <= motor_4:the_motor_4.B
B_from_the_motor_4[15] <= motor_4:the_motor_4.B
B_from_the_motor_4[16] <= motor_4:the_motor_4.B
B_from_the_motor_4[17] <= motor_4:the_motor_4.B
B_from_the_motor_4[18] <= motor_4:the_motor_4.B
B_from_the_motor_4[19] <= motor_4:the_motor_4.B
B_from_the_motor_4[20] <= motor_4:the_motor_4.B
B_from_the_motor_4[21] <= motor_4:the_motor_4.B
B_from_the_motor_4[22] <= motor_4:the_motor_4.B
B_from_the_motor_4[23] <= motor_4:the_motor_4.B
B_from_the_motor_4[24] <= motor_4:the_motor_4.B
B_from_the_motor_4[25] <= motor_4:the_motor_4.B
B_from_the_motor_4[26] <= motor_4:the_motor_4.B
B_from_the_motor_4[27] <= motor_4:the_motor_4.B
B_from_the_motor_4[28] <= motor_4:the_motor_4.B
B_from_the_motor_4[29] <= motor_4:the_motor_4.B
B_from_the_motor_4[30] <= motor_4:the_motor_4.B
B_from_the_motor_4[31] <= motor_4:the_motor_4.B
Z_Brushless_from_the_motor_4 <= motor_4:the_motor_4.Z_Brushless
Z_OpenLoop_from_the_motor_4 <= motor_4:the_motor_4.Z_OpenLoop
code0_to_the_motor_4[0] => code0_to_the_motor_4[0].IN1
code0_to_the_motor_4[1] => code0_to_the_motor_4[1].IN1
code0_to_the_motor_4[2] => code0_to_the_motor_4[2].IN1
code0_to_the_motor_4[3] => code0_to_the_motor_4[3].IN1
code0_to_the_motor_4[4] => code0_to_the_motor_4[4].IN1
code0_to_the_motor_4[5] => code0_to_the_motor_4[5].IN1
code0_to_the_motor_4[6] => code0_to_the_motor_4[6].IN1
code0_to_the_motor_4[7] => code0_to_the_motor_4[7].IN1
code0_to_the_motor_4[8] => code0_to_the_motor_4[8].IN1
code0_to_the_motor_4[9] => code0_to_the_motor_4[9].IN1
code0_to_the_motor_4[10] => code0_to_the_motor_4[10].IN1
code0_to_the_motor_4[11] => code0_to_the_motor_4[11].IN1
code0_to_the_motor_4[12] => code0_to_the_motor_4[12].IN1
code0_to_the_motor_4[13] => code0_to_the_motor_4[13].IN1
code0_to_the_motor_4[14] => code0_to_the_motor_4[14].IN1
code0_to_the_motor_4[15] => code0_to_the_motor_4[15].IN1
code0_to_the_motor_4[16] => code0_to_the_motor_4[16].IN1
code0_to_the_motor_4[17] => code0_to_the_motor_4[17].IN1
code0_to_the_motor_4[18] => code0_to_the_motor_4[18].IN1
code0_to_the_motor_4[19] => code0_to_the_motor_4[19].IN1
code0_to_the_motor_4[20] => code0_to_the_motor_4[20].IN1
code0_to_the_motor_4[21] => code0_to_the_motor_4[21].IN1
code0_to_the_motor_4[22] => code0_to_the_motor_4[22].IN1
code0_to_the_motor_4[23] => code0_to_the_motor_4[23].IN1
code0_to_the_motor_4[24] => code0_to_the_motor_4[24].IN1
code0_to_the_motor_4[25] => code0_to_the_motor_4[25].IN1
code0_to_the_motor_4[26] => code0_to_the_motor_4[26].IN1
code0_to_the_motor_4[27] => code0_to_the_motor_4[27].IN1
code0_to_the_motor_4[28] => code0_to_the_motor_4[28].IN1
code0_to_the_motor_4[29] => code0_to_the_motor_4[29].IN1
code0_to_the_motor_4[30] => code0_to_the_motor_4[30].IN1
code0_to_the_motor_4[31] => code0_to_the_motor_4[31].IN1
code1_to_the_motor_4[0] => code1_to_the_motor_4[0].IN1
code1_to_the_motor_4[1] => code1_to_the_motor_4[1].IN1
code1_to_the_motor_4[2] => code1_to_the_motor_4[2].IN1
code1_to_the_motor_4[3] => code1_to_the_motor_4[3].IN1
code1_to_the_motor_4[4] => code1_to_the_motor_4[4].IN1
code1_to_the_motor_4[5] => code1_to_the_motor_4[5].IN1
code1_to_the_motor_4[6] => code1_to_the_motor_4[6].IN1
code1_to_the_motor_4[7] => code1_to_the_motor_4[7].IN1
code1_to_the_motor_4[8] => code1_to_the_motor_4[8].IN1
code1_to_the_motor_4[9] => code1_to_the_motor_4[9].IN1
code1_to_the_motor_4[10] => code1_to_the_motor_4[10].IN1
code1_to_the_motor_4[11] => code1_to_the_motor_4[11].IN1
code1_to_the_motor_4[12] => code1_to_the_motor_4[12].IN1
code1_to_the_motor_4[13] => code1_to_the_motor_4[13].IN1
code1_to_the_motor_4[14] => code1_to_the_motor_4[14].IN1
code1_to_the_motor_4[15] => code1_to_the_motor_4[15].IN1
code1_to_the_motor_4[16] => code1_to_the_motor_4[16].IN1
code1_to_the_motor_4[17] => code1_to_the_motor_4[17].IN1
code1_to_the_motor_4[18] => code1_to_the_motor_4[18].IN1
code1_to_the_motor_4[19] => code1_to_the_motor_4[19].IN1
code1_to_the_motor_4[20] => code1_to_the_motor_4[20].IN1
code1_to_the_motor_4[21] => code1_to_the_motor_4[21].IN1
code1_to_the_motor_4[22] => code1_to_the_motor_4[22].IN1
code1_to_the_motor_4[23] => code1_to_the_motor_4[23].IN1
code1_to_the_motor_4[24] => code1_to_the_motor_4[24].IN1
code1_to_the_motor_4[25] => code1_to_the_motor_4[25].IN1
code1_to_the_motor_4[26] => code1_to_the_motor_4[26].IN1
code1_to_the_motor_4[27] => code1_to_the_motor_4[27].IN1
code1_to_the_motor_4[28] => code1_to_the_motor_4[28].IN1
code1_to_the_motor_4[29] => code1_to_the_motor_4[29].IN1
code1_to_the_motor_4[30] => code1_to_the_motor_4[30].IN1
code1_to_the_motor_4[31] => code1_to_the_motor_4[31].IN1
code2_to_the_motor_4[0] => code2_to_the_motor_4[0].IN1
code2_to_the_motor_4[1] => code2_to_the_motor_4[1].IN1
code2_to_the_motor_4[2] => code2_to_the_motor_4[2].IN1
code2_to_the_motor_4[3] => code2_to_the_motor_4[3].IN1
code2_to_the_motor_4[4] => code2_to_the_motor_4[4].IN1
code2_to_the_motor_4[5] => code2_to_the_motor_4[5].IN1
code2_to_the_motor_4[6] => code2_to_the_motor_4[6].IN1
code2_to_the_motor_4[7] => code2_to_the_motor_4[7].IN1
code2_to_the_motor_4[8] => code2_to_the_motor_4[8].IN1
code2_to_the_motor_4[9] => code2_to_the_motor_4[9].IN1
code2_to_the_motor_4[10] => code2_to_the_motor_4[10].IN1
code2_to_the_motor_4[11] => code2_to_the_motor_4[11].IN1
code2_to_the_motor_4[12] => code2_to_the_motor_4[12].IN1
code2_to_the_motor_4[13] => code2_to_the_motor_4[13].IN1
code2_to_the_motor_4[14] => code2_to_the_motor_4[14].IN1
code2_to_the_motor_4[15] => code2_to_the_motor_4[15].IN1
code2_to_the_motor_4[16] => code2_to_the_motor_4[16].IN1
code2_to_the_motor_4[17] => code2_to_the_motor_4[17].IN1
code2_to_the_motor_4[18] => code2_to_the_motor_4[18].IN1
code2_to_the_motor_4[19] => code2_to_the_motor_4[19].IN1
code2_to_the_motor_4[20] => code2_to_the_motor_4[20].IN1
code2_to_the_motor_4[21] => code2_to_the_motor_4[21].IN1
code2_to_the_motor_4[22] => code2_to_the_motor_4[22].IN1
code2_to_the_motor_4[23] => code2_to_the_motor_4[23].IN1
code2_to_the_motor_4[24] => code2_to_the_motor_4[24].IN1
code2_to_the_motor_4[25] => code2_to_the_motor_4[25].IN1
code2_to_the_motor_4[26] => code2_to_the_motor_4[26].IN1
code2_to_the_motor_4[27] => code2_to_the_motor_4[27].IN1
code2_to_the_motor_4[28] => code2_to_the_motor_4[28].IN1
code2_to_the_motor_4[29] => code2_to_the_motor_4[29].IN1
code2_to_the_motor_4[30] => code2_to_the_motor_4[30].IN1
code2_to_the_motor_4[31] => code2_to_the_motor_4[31].IN1
code3_to_the_motor_4[0] => code3_to_the_motor_4[0].IN1
code3_to_the_motor_4[1] => code3_to_the_motor_4[1].IN1
code3_to_the_motor_4[2] => code3_to_the_motor_4[2].IN1
code3_to_the_motor_4[3] => code3_to_the_motor_4[3].IN1
code3_to_the_motor_4[4] => code3_to_the_motor_4[4].IN1
code3_to_the_motor_4[5] => code3_to_the_motor_4[5].IN1
code3_to_the_motor_4[6] => code3_to_the_motor_4[6].IN1
code3_to_the_motor_4[7] => code3_to_the_motor_4[7].IN1
code3_to_the_motor_4[8] => code3_to_the_motor_4[8].IN1
code3_to_the_motor_4[9] => code3_to_the_motor_4[9].IN1
code3_to_the_motor_4[10] => code3_to_the_motor_4[10].IN1
code3_to_the_motor_4[11] => code3_to_the_motor_4[11].IN1
code3_to_the_motor_4[12] => code3_to_the_motor_4[12].IN1
code3_to_the_motor_4[13] => code3_to_the_motor_4[13].IN1
code3_to_the_motor_4[14] => code3_to_the_motor_4[14].IN1
code3_to_the_motor_4[15] => code3_to_the_motor_4[15].IN1
code3_to_the_motor_4[16] => code3_to_the_motor_4[16].IN1
code3_to_the_motor_4[17] => code3_to_the_motor_4[17].IN1
code3_to_the_motor_4[18] => code3_to_the_motor_4[18].IN1
code3_to_the_motor_4[19] => code3_to_the_motor_4[19].IN1
code3_to_the_motor_4[20] => code3_to_the_motor_4[20].IN1
code3_to_the_motor_4[21] => code3_to_the_motor_4[21].IN1
code3_to_the_motor_4[22] => code3_to_the_motor_4[22].IN1
code3_to_the_motor_4[23] => code3_to_the_motor_4[23].IN1
code3_to_the_motor_4[24] => code3_to_the_motor_4[24].IN1
code3_to_the_motor_4[25] => code3_to_the_motor_4[25].IN1
code3_to_the_motor_4[26] => code3_to_the_motor_4[26].IN1
code3_to_the_motor_4[27] => code3_to_the_motor_4[27].IN1
code3_to_the_motor_4[28] => code3_to_the_motor_4[28].IN1
code3_to_the_motor_4[29] => code3_to_the_motor_4[29].IN1
code3_to_the_motor_4[30] => code3_to_the_motor_4[30].IN1
code3_to_the_motor_4[31] => code3_to_the_motor_4[31].IN1
set_from_the_motor_4[0] <= motor_4:the_motor_4.set
set_from_the_motor_4[1] <= motor_4:the_motor_4.set
set_from_the_motor_4[2] <= motor_4:the_motor_4.set
set_from_the_motor_4[3] <= motor_4:the_motor_4.set
set_from_the_motor_4[4] <= motor_4:the_motor_4.set
set_from_the_motor_4[5] <= motor_4:the_motor_4.set
set_from_the_motor_4[6] <= motor_4:the_motor_4.set
set_from_the_motor_4[7] <= motor_4:the_motor_4.set
set_from_the_motor_4[8] <= motor_4:the_motor_4.set
set_from_the_motor_4[9] <= motor_4:the_motor_4.set
set_from_the_motor_4[10] <= motor_4:the_motor_4.set
set_from_the_motor_4[11] <= motor_4:the_motor_4.set
set_from_the_motor_4[12] <= motor_4:the_motor_4.set
set_from_the_motor_4[13] <= motor_4:the_motor_4.set
set_from_the_motor_4[14] <= motor_4:the_motor_4.set
set_from_the_motor_4[15] <= motor_4:the_motor_4.set
set_from_the_motor_4[16] <= motor_4:the_motor_4.set
set_from_the_motor_4[17] <= motor_4:the_motor_4.set
set_from_the_motor_4[18] <= motor_4:the_motor_4.set
set_from_the_motor_4[19] <= motor_4:the_motor_4.set
set_from_the_motor_4[20] <= motor_4:the_motor_4.set
set_from_the_motor_4[21] <= motor_4:the_motor_4.set
set_from_the_motor_4[22] <= motor_4:the_motor_4.set
set_from_the_motor_4[23] <= motor_4:the_motor_4.set
set_from_the_motor_4[24] <= motor_4:the_motor_4.set
set_from_the_motor_4[25] <= motor_4:the_motor_4.set
set_from_the_motor_4[26] <= motor_4:the_motor_4.set
set_from_the_motor_4[27] <= motor_4:the_motor_4.set
set_from_the_motor_4[28] <= motor_4:the_motor_4.set
set_from_the_motor_4[29] <= motor_4:the_motor_4.set
set_from_the_motor_4[30] <= motor_4:the_motor_4.set
set_from_the_motor_4[31] <= motor_4:the_motor_4.set
out_port_from_the_pio_buzzer <= pio_buzzer:the_pio_buzzer.out_port
in_port_to_the_pio_hull_fault1 => in_port_to_the_pio_hull_fault1.IN1
in_port_to_the_pio_hull_fault2 => in_port_to_the_pio_hull_fault2.IN1
in_port_to_the_pio_hull_fault3 => in_port_to_the_pio_hull_fault3.IN1
in_port_to_the_pio_hull_fault4 => in_port_to_the_pio_hull_fault4.IN1
in_port_to_the_pio_infra => in_port_to_the_pio_infra.IN1
out_port_from_the_pio_led[0] <= pio_led:the_pio_led.out_port
out_port_from_the_pio_led[1] <= pio_led:the_pio_led.out_port
in_port_to_the_pio_nF2401_in => in_port_to_the_pio_nF2401_in.IN1
bidir_port_to_and_from_the_pio_nF2401_inout[0] <> pio_nF2401_inout:the_pio_nF2401_inout.bidir_port
bidir_port_to_and_from_the_pio_nF2401_inout[1] <> pio_nF2401_inout:the_pio_nF2401_inout.bidir_port
bidir_port_to_and_from_the_pio_nF2401_inout[2] <> pio_nF2401_inout:the_pio_nF2401_inout.bidir_port
out_port_from_the_pio_nF2401_out[0] <= pio_nF2401_out:the_pio_nF2401_out.out_port
out_port_from_the_pio_nF2401_out[1] <= pio_nF2401_out:the_pio_nF2401_out.out_port
out_port_from_the_pio_nF2401_out[2] <= pio_nF2401_out:the_pio_nF2401_out.out_port
out_port_from_the_pio_reset_9557 <= pio_reset_9557:the_pio_reset_9557.out_port
out_port_from_the_pio_scl_24 <= pio_scl_24:the_pio_scl_24.out_port
out_port_from_the_pio_scl_9557 <= pio_scl_9557:the_pio_scl_9557.out_port
bidir_port_to_and_from_the_pio_sda_24 <> pio_sda_24:the_pio_sda_24.bidir_port
bidir_port_to_and_from_the_pio_sda_9557 <> pio_sda_9557:the_pio_sda_9557.bidir_port
in_port_to_the_pio_shoot_off => in_port_to_the_pio_shoot_off.IN1
zs_addr_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[2] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[3] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[4] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[5] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[6] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[7] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[8] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[9] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[10] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[11] <= sdram_0:the_sdram_0.zs_addr
zs_ba_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_ba
zs_ba_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_ba
zs_cas_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cas_n
zs_cke_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cke
zs_cs_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cs_n
zs_dq_to_and_from_the_sdram_0[0] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[1] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[2] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[3] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[4] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[5] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[6] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[7] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[8] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[9] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[10] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[11] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[12] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[13] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[14] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[15] <> sdram_0:the_sdram_0.zs_dq
zs_dqm_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_dqm
zs_dqm_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_dqm
zs_ras_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_ras_n
zs_we_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_we_n
Dout_from_the_shoot_timer_chip <= shoot_timer_chip:the_shoot_timer_chip.Dout
Dout_from_the_shoot_timer_shoot <= shoot_timer_shoot:the_shoot_timer_shoot.Dout


|SMALL_V14|SMALL14_CPU:inst1|PWM_2_infra_pwm_avalon_slave_0_arbitrator:the_PWM_2_infra_pwm_avalon_slave_0
clk => d1_PWM_2_infra_pwm_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => PWM_2_infra_pwm_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => PWM_2_infra_pwm_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN16
cpu_0_data_master_address_to_slave[9] => Equal0.IN2
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN13
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN7
cpu_0_data_master_address_to_slave[20] => Equal0.IN6
cpu_0_data_master_address_to_slave[21] => Equal0.IN5
cpu_0_data_master_address_to_slave[22] => Equal0.IN4
cpu_0_data_master_address_to_slave[23] => Equal0.IN3
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => ~NO_FANOUT~
cpu_0_data_master_read => cpu_0_data_master_requests_PWM_2_infra_pwm_avalon_slave_0.IN0
cpu_0_data_master_read => PWM_2_infra_pwm_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_PWM_2_infra_pwm_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_PWM_2_infra_pwm_avalon_slave_0.IN1
cpu_0_data_master_write => PWM_2_infra_pwm_avalon_slave_0_write_n.IN1
cpu_0_data_master_writedata[0] => PWM_2_infra_pwm_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => PWM_2_infra_pwm_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => PWM_2_infra_pwm_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => PWM_2_infra_pwm_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => PWM_2_infra_pwm_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => PWM_2_infra_pwm_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => PWM_2_infra_pwm_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => PWM_2_infra_pwm_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => PWM_2_infra_pwm_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => PWM_2_infra_pwm_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => PWM_2_infra_pwm_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => PWM_2_infra_pwm_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => PWM_2_infra_pwm_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => PWM_2_infra_pwm_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => PWM_2_infra_pwm_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => PWM_2_infra_pwm_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => PWM_2_infra_pwm_avalon_slave_0_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => PWM_2_infra_pwm_avalon_slave_0_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => PWM_2_infra_pwm_avalon_slave_0_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => PWM_2_infra_pwm_avalon_slave_0_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => PWM_2_infra_pwm_avalon_slave_0_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => PWM_2_infra_pwm_avalon_slave_0_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => PWM_2_infra_pwm_avalon_slave_0_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => PWM_2_infra_pwm_avalon_slave_0_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => PWM_2_infra_pwm_avalon_slave_0_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => PWM_2_infra_pwm_avalon_slave_0_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => PWM_2_infra_pwm_avalon_slave_0_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => PWM_2_infra_pwm_avalon_slave_0_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => PWM_2_infra_pwm_avalon_slave_0_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => PWM_2_infra_pwm_avalon_slave_0_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => PWM_2_infra_pwm_avalon_slave_0_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => PWM_2_infra_pwm_avalon_slave_0_writedata[31].DATAIN
reset_n => PWM_2_infra_pwm_avalon_slave_0_reset_n.DATAIN
reset_n => d1_PWM_2_infra_pwm_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
PWM_2_infra_pwm_avalon_slave_0_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_write_n <= PWM_2_infra_pwm_avalon_slave_0_write_n.DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
PWM_2_infra_pwm_avalon_slave_0_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_PWM_2_infra_pwm_avalon_slave_0 <= cpu_0_data_master_requests_PWM_2_infra_pwm_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_PWM_2_infra_pwm_avalon_slave_0 <= cpu_0_data_master_requests_PWM_2_infra_pwm_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_PWM_2_infra_pwm_avalon_slave_0 <= cpu_0_data_master_read_data_valid_PWM_2_infra_pwm_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_PWM_2_infra_pwm_avalon_slave_0 <= cpu_0_data_master_requests_PWM_2_infra_pwm_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_PWM_2_infra_pwm_avalon_slave_0_end_xfer <= d1_PWM_2_infra_pwm_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm
reset => reset.IN1
clk => clk.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
wr_n => wr_n.IN1
wrdata[0] => wrdata[0].IN1
wrdata[1] => wrdata[1].IN1
wrdata[2] => wrdata[2].IN1
wrdata[3] => wrdata[3].IN1
wrdata[4] => wrdata[4].IN1
wrdata[5] => wrdata[5].IN1
wrdata[6] => wrdata[6].IN1
wrdata[7] => wrdata[7].IN1
wrdata[8] => wrdata[8].IN1
wrdata[9] => wrdata[9].IN1
wrdata[10] => wrdata[10].IN1
wrdata[11] => wrdata[11].IN1
wrdata[12] => wrdata[12].IN1
wrdata[13] => wrdata[13].IN1
wrdata[14] => wrdata[14].IN1
wrdata[15] => wrdata[15].IN1
wrdata[16] => wrdata[16].IN1
wrdata[17] => wrdata[17].IN1
wrdata[18] => wrdata[18].IN1
wrdata[19] => wrdata[19].IN1
wrdata[20] => wrdata[20].IN1
wrdata[21] => wrdata[21].IN1
wrdata[22] => wrdata[22].IN1
wrdata[23] => wrdata[23].IN1
wrdata[24] => wrdata[24].IN1
wrdata[25] => wrdata[25].IN1
wrdata[26] => wrdata[26].IN1
wrdata[27] => wrdata[27].IN1
wrdata[28] => wrdata[28].IN1
wrdata[29] => wrdata[29].IN1
wrdata[30] => wrdata[30].IN1
wrdata[31] => wrdata[31].IN1
pwm <= PWM_2:pwm_2_infra_pwm.pwm
dir_out <= PWM_2:pwm_2_infra_pwm.dir_out


|SMALL_V14|SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm
clk => out.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => period[0].CLK
clk => period[1].CLK
clk => period[2].CLK
clk => period[3].CLK
clk => period[4].CLK
clk => period[5].CLK
clk => period[6].CLK
clk => period[7].CLK
clk => period[8].CLK
clk => period[9].CLK
clk => period[10].CLK
clk => period[11].CLK
clk => period[12].CLK
clk => period[13].CLK
clk => period[14].CLK
clk => period[15].CLK
clk => start.CLK
clk => direct.CLK
clk => duty[0].CLK
clk => duty[1].CLK
clk => duty[2].CLK
clk => duty[3].CLK
clk => duty[4].CLK
clk => duty[5].CLK
clk => duty[6].CLK
clk => duty[7].CLK
clk => duty[8].CLK
clk => duty[9].CLK
clk => duty[10].CLK
clk => duty[11].CLK
clk => duty[12].CLK
clk => duty[13].CLK
clk => duty[14].CLK
clk => duty[15].CLK
addr[0] => Equal0.IN1
addr[0] => Equal1.IN0
addr[0] => Equal2.IN1
addr[0] => Equal3.IN1
addr[1] => Equal0.IN0
addr[1] => Equal1.IN1
addr[1] => Equal2.IN0
addr[1] => Equal3.IN0
wr_n => always1.IN1
wr_n => duty[15].ENA
wr_n => duty[14].ENA
wr_n => duty[13].ENA
wr_n => duty[12].ENA
wr_n => duty[11].ENA
wr_n => duty[10].ENA
wr_n => duty[9].ENA
wr_n => duty[8].ENA
wr_n => duty[7].ENA
wr_n => duty[6].ENA
wr_n => duty[5].ENA
wr_n => duty[4].ENA
wr_n => duty[3].ENA
wr_n => duty[2].ENA
wr_n => duty[1].ENA
wr_n => duty[0].ENA
wr_n => direct.ENA
wr_n => start.ENA
wr_n => period[15].ENA
wr_n => period[14].ENA
wr_n => period[13].ENA
wr_n => period[12].ENA
wr_n => period[11].ENA
wr_n => period[10].ENA
wr_n => period[9].ENA
wr_n => period[8].ENA
wr_n => period[7].ENA
wr_n => period[6].ENA
wr_n => period[5].ENA
wr_n => period[4].ENA
wr_n => period[3].ENA
wr_n => period[2].ENA
wr_n => period[1].ENA
wr_n => period[0].ENA
wrdata[0] => duty.DATAB
wrdata[0] => period.DATAB
wrdata[0] => start.DATAB
wrdata[0] => counter.DATAB
wrdata[1] => duty.DATAB
wrdata[1] => period.DATAB
wrdata[1] => direct.DATAB
wrdata[1] => counter.DATAB
wrdata[2] => duty.DATAB
wrdata[2] => period.DATAB
wrdata[2] => counter.DATAB
wrdata[3] => duty.DATAB
wrdata[3] => period.DATAB
wrdata[3] => counter.DATAB
wrdata[4] => duty.DATAB
wrdata[4] => period.DATAB
wrdata[4] => counter.DATAB
wrdata[5] => duty.DATAB
wrdata[5] => period.DATAB
wrdata[5] => counter.DATAB
wrdata[6] => duty.DATAB
wrdata[6] => period.DATAB
wrdata[6] => counter.DATAB
wrdata[7] => duty.DATAB
wrdata[7] => period.DATAB
wrdata[7] => counter.DATAB
wrdata[8] => duty.DATAB
wrdata[8] => period.DATAB
wrdata[8] => counter.DATAB
wrdata[9] => duty.DATAB
wrdata[9] => period.DATAB
wrdata[9] => counter.DATAB
wrdata[10] => duty.DATAB
wrdata[10] => period.DATAB
wrdata[10] => counter.DATAB
wrdata[11] => duty.DATAB
wrdata[11] => period.DATAB
wrdata[11] => counter.DATAB
wrdata[12] => duty.DATAB
wrdata[12] => period.DATAB
wrdata[12] => counter.DATAB
wrdata[13] => duty.DATAB
wrdata[13] => period.DATAB
wrdata[13] => counter.DATAB
wrdata[14] => duty.DATAB
wrdata[14] => period.DATAB
wrdata[14] => counter.DATAB
wrdata[15] => duty.DATAB
wrdata[15] => period.DATAB
wrdata[15] => counter.DATAB
wrdata[16] => ~NO_FANOUT~
wrdata[17] => ~NO_FANOUT~
wrdata[18] => ~NO_FANOUT~
wrdata[19] => ~NO_FANOUT~
wrdata[20] => ~NO_FANOUT~
wrdata[21] => ~NO_FANOUT~
wrdata[22] => ~NO_FANOUT~
wrdata[23] => ~NO_FANOUT~
wrdata[24] => ~NO_FANOUT~
wrdata[25] => ~NO_FANOUT~
wrdata[26] => ~NO_FANOUT~
wrdata[27] => ~NO_FANOUT~
wrdata[28] => ~NO_FANOUT~
wrdata[29] => ~NO_FANOUT~
wrdata[30] => ~NO_FANOUT~
wrdata[31] => ~NO_FANOUT~
reset => period[0].PRESET
reset => period[1].PRESET
reset => period[2].PRESET
reset => period[3].PRESET
reset => period[4].PRESET
reset => period[5].PRESET
reset => period[6].PRESET
reset => period[7].PRESET
reset => period[8].PRESET
reset => period[9].PRESET
reset => period[10].PRESET
reset => period[11].PRESET
reset => period[12].PRESET
reset => period[13].PRESET
reset => period[14].PRESET
reset => period[15].PRESET
reset => start.ACLR
reset => direct.ACLR
reset => duty[0].PRESET
reset => duty[1].PRESET
reset => duty[2].PRESET
reset => duty[3].PRESET
reset => duty[4].PRESET
reset => duty[5].PRESET
reset => duty[6].PRESET
reset => duty[7].PRESET
reset => duty[8].PRESET
reset => duty[9].PRESET
reset => duty[10].PRESET
reset => duty[11].PRESET
reset => duty[12].PRESET
reset => duty[13].PRESET
reset => duty[14].PRESET
reset => duty[15].ACLR
pwm <= pwm.DB_MAX_OUTPUT_PORT_TYPE
dir_out <= dir_out.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|adgetnew2_0_avalon_slave_0_arbitrator:the_adgetnew2_0_avalon_slave_0
adgetnew2_0_avalon_slave_0_readdata[0] => adgetnew2_0_avalon_slave_0_readdata_from_sa[0].DATAIN
adgetnew2_0_avalon_slave_0_readdata[1] => adgetnew2_0_avalon_slave_0_readdata_from_sa[1].DATAIN
adgetnew2_0_avalon_slave_0_readdata[2] => adgetnew2_0_avalon_slave_0_readdata_from_sa[2].DATAIN
adgetnew2_0_avalon_slave_0_readdata[3] => adgetnew2_0_avalon_slave_0_readdata_from_sa[3].DATAIN
adgetnew2_0_avalon_slave_0_readdata[4] => adgetnew2_0_avalon_slave_0_readdata_from_sa[4].DATAIN
adgetnew2_0_avalon_slave_0_readdata[5] => adgetnew2_0_avalon_slave_0_readdata_from_sa[5].DATAIN
adgetnew2_0_avalon_slave_0_readdata[6] => adgetnew2_0_avalon_slave_0_readdata_from_sa[6].DATAIN
adgetnew2_0_avalon_slave_0_readdata[7] => adgetnew2_0_avalon_slave_0_readdata_from_sa[7].DATAIN
adgetnew2_0_avalon_slave_0_readdata[8] => adgetnew2_0_avalon_slave_0_readdata_from_sa[8].DATAIN
adgetnew2_0_avalon_slave_0_readdata[9] => adgetnew2_0_avalon_slave_0_readdata_from_sa[9].DATAIN
adgetnew2_0_avalon_slave_0_readdata[10] => adgetnew2_0_avalon_slave_0_readdata_from_sa[10].DATAIN
adgetnew2_0_avalon_slave_0_readdata[11] => adgetnew2_0_avalon_slave_0_readdata_from_sa[11].DATAIN
adgetnew2_0_avalon_slave_0_readdata[12] => adgetnew2_0_avalon_slave_0_readdata_from_sa[12].DATAIN
adgetnew2_0_avalon_slave_0_readdata[13] => adgetnew2_0_avalon_slave_0_readdata_from_sa[13].DATAIN
adgetnew2_0_avalon_slave_0_readdata[14] => adgetnew2_0_avalon_slave_0_readdata_from_sa[14].DATAIN
adgetnew2_0_avalon_slave_0_readdata[15] => adgetnew2_0_avalon_slave_0_readdata_from_sa[15].DATAIN
clk => d1_adgetnew2_0_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => adgetnew2_0_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN21
cpu_0_data_master_address_to_slave[4] => Equal0.IN4
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN2
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => adgetnew2_0_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_adgetnew2_0_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_adgetnew2_0_avalon_slave_0.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0.IN1
cpu_0_data_master_read => adgetnew2_0_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_adgetnew2_0_avalon_slave_0.IN1
reset_n => adgetnew2_0_avalon_slave_0_reset_n.DATAIN
reset_n => d1_adgetnew2_0_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
adgetnew2_0_avalon_slave_0_address[0] <= cpu_0_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_chipselect_n <= cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_read_n <= adgetnew2_0_avalon_slave_0_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[0] <= adgetnew2_0_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[1] <= adgetnew2_0_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[2] <= adgetnew2_0_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[3] <= adgetnew2_0_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[4] <= adgetnew2_0_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[5] <= adgetnew2_0_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[6] <= adgetnew2_0_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[7] <= adgetnew2_0_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[8] <= adgetnew2_0_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[9] <= adgetnew2_0_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[10] <= adgetnew2_0_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[11] <= adgetnew2_0_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[12] <= adgetnew2_0_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[13] <= adgetnew2_0_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[14] <= adgetnew2_0_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_readdata_from_sa[15] <= adgetnew2_0_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
adgetnew2_0_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_adgetnew2_0_avalon_slave_0 <= cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0 <= cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_adgetnew2_0_avalon_slave_0 <= cpu_0_data_master_read_data_valid_adgetnew2_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_adgetnew2_0_avalon_slave_0 <= cpu_0_data_master_requests_adgetnew2_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_adgetnew2_0_avalon_slave_0_end_xfer <= d1_adgetnew2_0_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0
clk => clk.IN1
reset_n => reset_n.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
read_n => read_n.IN1
cs_n => cs_n.IN1
readdata[0] <= adgetnew2:adgetnew2_0.readdata
readdata[1] <= adgetnew2:adgetnew2_0.readdata
readdata[2] <= adgetnew2:adgetnew2_0.readdata
readdata[3] <= adgetnew2:adgetnew2_0.readdata
readdata[4] <= adgetnew2:adgetnew2_0.readdata
readdata[5] <= adgetnew2:adgetnew2_0.readdata
readdata[6] <= adgetnew2:adgetnew2_0.readdata
readdata[7] <= adgetnew2:adgetnew2_0.readdata
readdata[8] <= adgetnew2:adgetnew2_0.readdata
readdata[9] <= adgetnew2:adgetnew2_0.readdata
readdata[10] <= adgetnew2:adgetnew2_0.readdata
readdata[11] <= adgetnew2:adgetnew2_0.readdata
readdata[12] <= adgetnew2:adgetnew2_0.readdata
readdata[13] <= adgetnew2:adgetnew2_0.readdata
readdata[14] <= adgetnew2:adgetnew2_0.readdata
readdata[15] <= adgetnew2:adgetnew2_0.readdata
clk_out <= adgetnew2:adgetnew2_0.clk_out
din <= adgetnew2:adgetnew2_0.din
dout => dout.IN1
cs <= adgetnew2:adgetnew2_0.cs
sars => sars.IN1


|SMALL_V14|SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0
clk => clk_tmp.CLK
clk => cntcnt[0].CLK
clk => cntcnt[1].CLK
clk => cntcnt[2].CLK
clk => cntcnt[3].CLK
clk => cntcnt[4].CLK
clk => cntcnt[5].CLK
clk => cntcnt[6].CLK
clk => cntcnt[7].CLK
clk => cntcnt[8].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
reset_n => cnt.OUTPUTSELECT
reset_n => cnt.OUTPUTSELECT
reset_n => cnt.OUTPUTSELECT
reset_n => cnt.OUTPUTSELECT
reset_n => cnt.OUTPUTSELECT
reset_n => cnt.OUTPUTSELECT
reset_n => cnt2.OUTPUTSELECT
reset_n => cnt2.OUTPUTSELECT
reset_n => cnt2.OUTPUTSELECT
reset_n => cnt2.OUTPUTSELECT
reset_n => cnt2.OUTPUTSELECT
reset_n => cnt2.OUTPUTSELECT
reset_n => flag.OUTPUTSELECT
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => cntcnt.OUTPUTSELECT
reset_n => cntcnt.OUTPUTSELECT
reset_n => cntcnt.OUTPUTSELECT
reset_n => cntcnt.OUTPUTSELECT
reset_n => cntcnt.OUTPUTSELECT
reset_n => cntcnt.OUTPUTSELECT
reset_n => cntcnt.OUTPUTSELECT
reset_n => cntcnt.OUTPUTSELECT
reset_n => cntcnt.OUTPUTSELECT
reset_n => capv_tmp[5].ENA
reset_n => capv_tmp[4].ENA
reset_n => capv_tmp[3].ENA
reset_n => capv_tmp[2].ENA
reset_n => capv_tmp[1].ENA
reset_n => capv_tmp[0].ENA
reset_n => clk_tmp.ENA
reset_n => capv_tmp[6].ENA
reset_n => capv_tmp[7].ENA
reset_n => capv[0].ENA
reset_n => capv[1].ENA
reset_n => capv[2].ENA
reset_n => capv[3].ENA
reset_n => capv[4].ENA
reset_n => capv[5].ENA
reset_n => capv[6].ENA
reset_n => capv[7].ENA
reset_n => cs~reg0.ENA
reset_n => din~reg0.ENA
reset_n => powv_tmp[0].ENA
reset_n => powv_tmp[1].ENA
reset_n => powv_tmp[2].ENA
reset_n => powv_tmp[3].ENA
reset_n => powv_tmp[4].ENA
reset_n => powv_tmp[5].ENA
reset_n => powv_tmp[6].ENA
reset_n => powv_tmp[7].ENA
reset_n => clk_out~reg0.ENA
reset_n => powv[0].ENA
reset_n => powv[1].ENA
reset_n => powv[2].ENA
reset_n => powv[3].ENA
reset_n => powv[4].ENA
reset_n => powv[5].ENA
reset_n => powv[6].ENA
reset_n => powv[7].ENA
addr[0] => Equal0.IN1
addr[0] => Equal1.IN0
addr[1] => Equal0.IN0
addr[1] => Equal1.IN1
read_n => always0.IN0
cs_n => always0.IN1
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
din <= din~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout => powv_tmp.DATAB
dout => powv_tmp.DATAB
dout => powv_tmp.DATAB
dout => powv_tmp.DATAB
dout => powv_tmp.DATAB
dout => powv_tmp.DATAB
dout => powv_tmp.DATAB
dout => powv_tmp.DATAB
dout => capv_tmp.DATAB
dout => capv_tmp.DATAB
dout => capv_tmp.DATAB
dout => capv_tmp.DATAB
dout => capv_tmp.DATAB
dout => capv_tmp.DATAB
dout => capv_tmp.DATAB
dout => capv_tmp.DATAB
cs <= cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
sars => readdata.DATAB
sars => readdata.DATAB


|SMALL_V14|SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[3] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[4] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[5] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[6] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[7] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[8] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[9] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[10] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN11
cpu_0_data_master_address_to_slave[12] => Equal0.IN35
cpu_0_data_master_address_to_slave[13] => Equal0.IN10
cpu_0_data_master_address_to_slave[14] => Equal0.IN9
cpu_0_data_master_address_to_slave[15] => Equal0.IN8
cpu_0_data_master_address_to_slave[16] => Equal0.IN7
cpu_0_data_master_address_to_slave[17] => Equal0.IN6
cpu_0_data_master_address_to_slave[18] => Equal0.IN5
cpu_0_data_master_address_to_slave[19] => Equal0.IN4
cpu_0_data_master_address_to_slave[20] => Equal0.IN3
cpu_0_data_master_address_to_slave[21] => Equal0.IN2
cpu_0_data_master_address_to_slave[22] => Equal0.IN1
cpu_0_data_master_address_to_slave[23] => Equal0.IN0
cpu_0_data_master_address_to_slave[24] => Equal0.IN34
cpu_0_data_master_byteenable[0] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_debugaccess => cpu_0_jtag_debug_module_debugaccess.DATAB
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_jtag_debug_module_write.IN1
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN11
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN35
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN10
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN9
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN8
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN7
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN6
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN5
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN0
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN34
cpu_0_instruction_master_latency_counter => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_0_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET
cpu_0_data_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_cpu_0_jtag_debug_module <= cpu_0_data_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module <= cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[0] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[1] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[2] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[3] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[4] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[5] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[6] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[7] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[8] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_begintransfer <= cpu_0_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[0] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[1] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[2] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[3] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_chipselect <= cpu_0_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_debugaccess <= cpu_0_jtag_debug_module_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[0] <= cpu_0_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[1] <= cpu_0_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[2] <= cpu_0_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[3] <= cpu_0_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[4] <= cpu_0_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[5] <= cpu_0_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[6] <= cpu_0_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[7] <= cpu_0_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[8] <= cpu_0_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[9] <= cpu_0_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[10] <= cpu_0_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[11] <= cpu_0_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[12] <= cpu_0_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[13] <= cpu_0_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[14] <= cpu_0_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[15] <= cpu_0_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[16] <= cpu_0_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[17] <= cpu_0_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[18] <= cpu_0_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[19] <= cpu_0_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[20] <= cpu_0_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[21] <= cpu_0_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[22] <= cpu_0_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[23] <= cpu_0_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[24] <= cpu_0_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[25] <= cpu_0_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[26] <= cpu_0_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[27] <= cpu_0_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[28] <= cpu_0_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[29] <= cpu_0_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[30] <= cpu_0_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[31] <= cpu_0_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_resetrequest_from_sa <= cpu_0_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_write <= cpu_0_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_0_jtag_debug_module_end_xfer <= d1_cpu_0_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0_data_master_arbitrator:the_cpu_0_data_master
adgetnew2_0_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
adgetnew2_0_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
adgetnew2_0_avalon_slave_0_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
clk => cpu_0_data_master_dbs_rdv_counter[0].CLK
clk => cpu_0_data_master_dbs_rdv_counter[1].CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => cpu_0_data_master_dbs_address[0]~reg0.CLK
clk => cpu_0_data_master_dbs_address[1]~reg0.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_0_data_master_latency_counter~reg0.CLK
clk => cpu_0_data_master_read_but_no_slave_selected.CLK
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_address[17] => cpu_0_data_master_address_to_slave[17].DATAIN
cpu_0_data_master_address[18] => cpu_0_data_master_address_to_slave[18].DATAIN
cpu_0_data_master_address[19] => cpu_0_data_master_address_to_slave[19].DATAIN
cpu_0_data_master_address[20] => cpu_0_data_master_address_to_slave[20].DATAIN
cpu_0_data_master_address[21] => cpu_0_data_master_address_to_slave[21].DATAIN
cpu_0_data_master_address[22] => cpu_0_data_master_address_to_slave[22].DATAIN
cpu_0_data_master_address[23] => cpu_0_data_master_address_to_slave[23].DATAIN
cpu_0_data_master_address[24] => cpu_0_data_master_address_to_slave[24].DATAIN
cpu_0_data_master_byteenable[0] => ~NO_FANOUT~
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_byteenable_sdram_0_s1[0] => WideNor0.IN0
cpu_0_data_master_byteenable_sdram_0_s1[1] => WideNor0.IN1
cpu_0_data_master_granted_PWM_2_infra_pwm_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN0
cpu_0_data_master_granted_adgetnew2_0_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_adgetnew2_0_avalon_slave_0 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_adgetnew2_0_avalon_slave_0 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_granted_cpu_0_jtag_debug_module => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_epcs_flash_controller_0_epcs_control_port => r_0.IN0
cpu_0_data_master_granted_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_motor_0_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_motor_1_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_motor_2_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_motor_3_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_motor_4_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_buzzer_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_hull_fault1_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_hull_fault2_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_hull_fault3_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_hull_fault4_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_infra_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_led_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_nF2401_in_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_nF2401_inout_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_nF2401_out_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_reset_9557_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_scl_24_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_scl_9557_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_sda_24_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_sda_9557_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_shoot_off_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sdram_0_s1 => r_5.IN0
cpu_0_data_master_granted_sdram_0_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_shoot_timer_chip_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_shoot_timer_shoot_avalon_slave_0 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sysid_control_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_timer_0_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_timer_watchdog_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_qualified_request_PWM_2_infra_pwm_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_PWM_2_infra_pwm_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_adgetnew2_0_avalon_slave_0 => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN0
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN1
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN1
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_1.IN1
cpu_0_data_master_qualified_request_motor_0_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_0_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_motor_0_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_0_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_1_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_1_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_motor_1_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_1_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_2_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_2_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_motor_2_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_2_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_3_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_3_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_motor_3_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_3_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_4_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_motor_4_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_motor_4_avalon_slave_0 => r_2.IN0
cpu_0_data_master_qualified_request_motor_4_avalon_slave_0 => r_1.IN0
cpu_0_data_master_qualified_request_pio_buzzer_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_buzzer_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_buzzer_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_buzzer_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault1_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_hull_fault1_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault1_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault2_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault2_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_hull_fault2_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault2_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault3_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault3_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_hull_fault3_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault3_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault4_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_hull_fault4_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_hull_fault4_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_hull_fault4_s1 => r_2.IN0
cpu_0_data_master_qualified_request_pio_infra_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_infra_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_infra_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_infra_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_led_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_led_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_led_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_led_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_nF2401_in_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_nF2401_in_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_nF2401_in_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_nF2401_in_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_nF2401_inout_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_nF2401_inout_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_nF2401_inout_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_nF2401_inout_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_nF2401_out_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_nF2401_out_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_nF2401_out_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_nF2401_out_s1 => r_3.IN0
cpu_0_data_master_qualified_request_pio_reset_9557_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_reset_9557_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_reset_9557_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_reset_9557_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_scl_24_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_scl_24_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_scl_24_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_scl_24_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_scl_9557_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_scl_9557_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_scl_9557_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_scl_9557_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_sda_24_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_sda_24_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_sda_24_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_sda_24_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_sda_9557_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_sda_9557_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_sda_9557_s1 => r_5.IN0
cpu_0_data_master_qualified_request_pio_sda_9557_s1 => r_4.IN0
cpu_0_data_master_qualified_request_pio_shoot_off_s1 => r_5.IN0
cpu_0_data_master_qualified_request_pio_shoot_off_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_shoot_off_s1 => r_5.IN0
cpu_0_data_master_qualified_request_pio_shoot_off_s1 => r_5.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_5.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_5.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_5.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_5.IN1
cpu_0_data_master_qualified_request_shoot_timer_chip_avalon_slave_0 => r_5.IN0
cpu_0_data_master_qualified_request_shoot_timer_chip_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_shoot_timer_chip_avalon_slave_0 => r_5.IN0
cpu_0_data_master_qualified_request_shoot_timer_chip_avalon_slave_0 => r_5.IN0
cpu_0_data_master_qualified_request_shoot_timer_shoot_avalon_slave_0 => r_5.IN0
cpu_0_data_master_qualified_request_shoot_timer_shoot_avalon_slave_0 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_shoot_timer_shoot_avalon_slave_0 => r_5.IN0
cpu_0_data_master_qualified_request_shoot_timer_shoot_avalon_slave_0 => r_5.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_5.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_6.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_6.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_6.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_6.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_6.IN0
cpu_0_data_master_qualified_request_timer_watchdog_s1 => r_6.IN0
cpu_0_data_master_qualified_request_timer_watchdog_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_timer_watchdog_s1 => r_6.IN0
cpu_0_data_master_qualified_request_timer_watchdog_s1 => r_6.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_2.IN0
cpu_0_data_master_read => r_2.IN0
cpu_0_data_master_read => r_2.IN0
cpu_0_data_master_read => r_2.IN0
cpu_0_data_master_read => r_2.IN0
cpu_0_data_master_read => r_3.IN0
cpu_0_data_master_read => r_3.IN0
cpu_0_data_master_read => r_3.IN0
cpu_0_data_master_read => r_3.IN0
cpu_0_data_master_read => r_3.IN0
cpu_0_data_master_read => r_4.IN0
cpu_0_data_master_read => r_4.IN0
cpu_0_data_master_read => r_4.IN0
cpu_0_data_master_read => r_4.IN0
cpu_0_data_master_read => r_4.IN0
cpu_0_data_master_read => r_5.IN0
cpu_0_data_master_read => r_5.IN1
cpu_0_data_master_read => r_5.IN0
cpu_0_data_master_read => r_5.IN0
cpu_0_data_master_read => r_6.IN0
cpu_0_data_master_read => r_6.IN0
cpu_0_data_master_read => r_6.IN0
cpu_0_data_master_read => p1_cpu_0_data_master_latency_counter.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => r_6.IN1
cpu_0_data_master_read => r_6.IN1
cpu_0_data_master_read => r_6.IN1
cpu_0_data_master_read => r_5.IN1
cpu_0_data_master_read => r_5.IN1
cpu_0_data_master_read => r_5.IN1
cpu_0_data_master_read => r_5.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_4.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read_data_valid_PWM_2_infra_pwm_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_adgetnew2_0_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_motor_0_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_motor_1_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_motor_2_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_motor_3_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_motor_4_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_buzzer_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_hull_fault1_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_hull_fault2_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_hull_fault3_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_hull_fault4_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_infra_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_led_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_nF2401_in_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_nF2401_inout_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_nF2401_out_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_reset_9557_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_scl_24_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_scl_9557_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_sda_24_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_sda_9557_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_shoot_off_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => always4.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_dbs_rdv_counter[0].ENA
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_dbs_rdv_counter[1].ENA
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_shoot_timer_chip_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_shoot_timer_shoot_avalon_slave_0 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sysid_control_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_timer_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_timer_watchdog_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_requests_PWM_2_infra_pwm_avalon_slave_0 => ~NO_FANOUT~
cpu_0_data_master_requests_adgetnew2_0_avalon_slave_0 => cpu_0_data_master_dbs_increment[1].OUTPUTSELECT
cpu_0_data_master_requests_adgetnew2_0_avalon_slave_0 => r_0.IN1
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => r_0.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_requests_motor_0_avalon_slave_0 => r_1.IN1
cpu_0_data_master_requests_motor_1_avalon_slave_0 => r_1.IN1
cpu_0_data_master_requests_motor_2_avalon_slave_0 => r_1.IN1
cpu_0_data_master_requests_motor_3_avalon_slave_0 => r_1.IN1
cpu_0_data_master_requests_motor_4_avalon_slave_0 => r_1.IN1
cpu_0_data_master_requests_pio_buzzer_s1 => r_2.IN1
cpu_0_data_master_requests_pio_hull_fault1_s1 => r_2.IN1
cpu_0_data_master_requests_pio_hull_fault2_s1 => r_2.IN1
cpu_0_data_master_requests_pio_hull_fault3_s1 => r_2.IN1
cpu_0_data_master_requests_pio_hull_fault4_s1 => r_2.IN1
cpu_0_data_master_requests_pio_infra_s1 => r_3.IN1
cpu_0_data_master_requests_pio_led_s1 => r_3.IN1
cpu_0_data_master_requests_pio_nF2401_in_s1 => r_3.IN1
cpu_0_data_master_requests_pio_nF2401_inout_s1 => r_3.IN1
cpu_0_data_master_requests_pio_nF2401_out_s1 => r_3.IN1
cpu_0_data_master_requests_pio_reset_9557_s1 => r_4.IN1
cpu_0_data_master_requests_pio_scl_24_s1 => r_4.IN1
cpu_0_data_master_requests_pio_scl_9557_s1 => r_4.IN1
cpu_0_data_master_requests_pio_sda_24_s1 => r_4.IN1
cpu_0_data_master_requests_pio_sda_9557_s1 => r_4.IN1
cpu_0_data_master_requests_pio_shoot_off_s1 => r_5.IN1
cpu_0_data_master_requests_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_dbs_increment[1].DATAA
cpu_0_data_master_requests_sdram_0_s1 => r_5.IN1
cpu_0_data_master_requests_shoot_timer_chip_avalon_slave_0 => r_5.IN1
cpu_0_data_master_requests_shoot_timer_shoot_avalon_slave_0 => r_5.IN1
cpu_0_data_master_requests_sysid_control_slave => r_5.IN1
cpu_0_data_master_requests_timer_0_s1 => r_6.IN1
cpu_0_data_master_requests_timer_watchdog_s1 => r_6.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_6.IN1
cpu_0_data_master_write => r_6.IN1
cpu_0_data_master_write => r_6.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => r_6.IN1
cpu_0_data_master_write => r_6.IN1
cpu_0_data_master_write => r_6.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_5.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_4.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
d1_PWM_2_infra_pwm_avalon_slave_0_end_xfer => r_0.IN1
d1_adgetnew2_0_avalon_slave_0_end_xfer => pre_dbs_count_enable.IN1
d1_adgetnew2_0_avalon_slave_0_end_xfer => r_0.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_epcs_flash_controller_0_epcs_control_port_end_xfer => r_0.IN1
d1_jtag_uart_0_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_motor_0_avalon_slave_0_end_xfer => r_1.IN1
d1_motor_1_avalon_slave_0_end_xfer => r_1.IN1
d1_motor_2_avalon_slave_0_end_xfer => r_1.IN1
d1_motor_3_avalon_slave_0_end_xfer => r_1.IN1
d1_motor_4_avalon_slave_0_end_xfer => r_1.IN1
d1_pio_buzzer_s1_end_xfer => r_2.IN1
d1_pio_hull_fault1_s1_end_xfer => r_2.IN1
d1_pio_hull_fault2_s1_end_xfer => r_2.IN1
d1_pio_hull_fault3_s1_end_xfer => r_2.IN1
d1_pio_hull_fault4_s1_end_xfer => r_2.IN1
d1_pio_infra_s1_end_xfer => r_3.IN1
d1_pio_led_s1_end_xfer => r_3.IN1
d1_pio_nF2401_in_s1_end_xfer => r_3.IN1
d1_pio_nF2401_inout_s1_end_xfer => r_3.IN1
d1_pio_nF2401_out_s1_end_xfer => r_3.IN1
d1_pio_reset_9557_s1_end_xfer => r_4.IN1
d1_pio_scl_24_s1_end_xfer => r_4.IN1
d1_pio_scl_9557_s1_end_xfer => r_4.IN1
d1_pio_sda_24_s1_end_xfer => r_4.IN1
d1_pio_sda_9557_s1_end_xfer => r_4.IN1
d1_pio_shoot_off_s1_end_xfer => r_5.IN1
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
d1_shoot_timer_chip_avalon_slave_0_end_xfer => r_5.IN1
d1_shoot_timer_shoot_avalon_slave_0_end_xfer => r_5.IN1
d1_sysid_control_slave_end_xfer => r_6.IN1
d1_timer_0_s1_end_xfer => r_6.IN1
d1_timer_watchdog_s1_end_xfer => r_6.IN1
epcs_flash_controller_0_epcs_control_port_irq_from_sa => cpu_0_data_master_irq[1].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_irq_from_sa => cpu_0_data_master_irq[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa => r_1.IN1
motor_0_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
motor_0_avalon_slave_0_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
motor_1_avalon_slave_0_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
motor_2_avalon_slave_0_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
motor_3_avalon_slave_0_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
motor_4_avalon_slave_0_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
pio_buzzer_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_hull_fault1_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_hull_fault2_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_hull_fault3_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_hull_fault4_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_infra_s1_irq_from_sa => cpu_0_data_master_irq[4].DATAIN
pio_infra_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
pio_led_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
pio_nF2401_in_s1_irq_from_sa => cpu_0_data_master_irq[5].DATAIN
pio_nF2401_in_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_nF2401_inout_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
pio_nF2401_inout_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
pio_nF2401_inout_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
pio_nF2401_out_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
pio_nF2401_out_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
pio_nF2401_out_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
pio_reset_9557_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_scl_24_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_scl_9557_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_sda_24_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_sda_9557_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
pio_shoot_off_s1_readdata_from_sa => cpu_0_data_master_readdata.IN1
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => cpu_0_data_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_data_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_data_master_latency_counter~reg0.ACLR
reset_n => cpu_0_data_master_read_but_no_slave_selected.ACLR
reset_n => cpu_0_data_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_data_master_dbs_rdv_counter[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
sdram_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[0] => dbs_latent_16_reg_segment_0[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => dbs_latent_16_reg_segment_0[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => dbs_latent_16_reg_segment_0[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => dbs_latent_16_reg_segment_0[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => dbs_latent_16_reg_segment_0[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => dbs_latent_16_reg_segment_0[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => dbs_latent_16_reg_segment_0[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => dbs_latent_16_reg_segment_0[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => dbs_latent_16_reg_segment_0[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => dbs_latent_16_reg_segment_0[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => dbs_latent_16_reg_segment_0[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => dbs_latent_16_reg_segment_0[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => dbs_latent_16_reg_segment_0[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => dbs_latent_16_reg_segment_0[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => dbs_latent_16_reg_segment_0[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => dbs_latent_16_reg_segment_0[15].DATAIN
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => r_5.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
shoot_timer_chip_avalon_slave_0_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
timer_0_s1_irq_from_sa => cpu_0_data_master_irq[2].DATAIN
timer_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_irq_from_sa => cpu_0_data_master_irq[3].DATAIN
timer_watchdog_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
timer_watchdog_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_data_master_address_to_slave[0] <= cpu_0_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[1] <= cpu_0_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[2] <= cpu_0_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[3] <= cpu_0_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[4] <= cpu_0_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[5] <= cpu_0_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[6] <= cpu_0_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[7] <= cpu_0_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[8] <= cpu_0_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[9] <= cpu_0_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[10] <= cpu_0_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[11] <= cpu_0_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[12] <= cpu_0_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[13] <= cpu_0_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[14] <= cpu_0_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[15] <= cpu_0_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[16] <= cpu_0_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[17] <= cpu_0_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[18] <= cpu_0_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[19] <= cpu_0_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[20] <= cpu_0_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[21] <= cpu_0_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[22] <= cpu_0_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[23] <= cpu_0_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[24] <= cpu_0_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[0] <= cpu_0_data_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[1] <= cpu_0_data_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[0] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[1] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[2] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[3] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[4] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[5] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[6] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[7] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[8] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[9] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[10] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[11] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[12] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[13] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[14] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[15] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[0] <= jtag_uart_0_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[1] <= epcs_flash_controller_0_epcs_control_port_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[2] <= timer_0_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[3] <= timer_watchdog_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[4] <= pio_infra_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[5] <= pio_nF2401_in_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[6] <= <GND>
cpu_0_data_master_irq[7] <= <GND>
cpu_0_data_master_irq[8] <= <GND>
cpu_0_data_master_irq[9] <= <GND>
cpu_0_data_master_irq[10] <= <GND>
cpu_0_data_master_irq[11] <= <GND>
cpu_0_data_master_irq[12] <= <GND>
cpu_0_data_master_irq[13] <= <GND>
cpu_0_data_master_irq[14] <= <GND>
cpu_0_data_master_irq[15] <= <GND>
cpu_0_data_master_irq[16] <= <GND>
cpu_0_data_master_irq[17] <= <GND>
cpu_0_data_master_irq[18] <= <GND>
cpu_0_data_master_irq[19] <= <GND>
cpu_0_data_master_irq[20] <= <GND>
cpu_0_data_master_irq[21] <= <GND>
cpu_0_data_master_irq[22] <= <GND>
cpu_0_data_master_irq[23] <= <GND>
cpu_0_data_master_irq[24] <= <GND>
cpu_0_data_master_irq[25] <= <GND>
cpu_0_data_master_irq[26] <= <GND>
cpu_0_data_master_irq[27] <= <GND>
cpu_0_data_master_irq[28] <= <GND>
cpu_0_data_master_irq[29] <= <GND>
cpu_0_data_master_irq[30] <= <GND>
cpu_0_data_master_irq[31] <= <GND>
cpu_0_data_master_latency_counter <= cpu_0_data_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[0] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[1] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[2] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[3] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[4] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[5] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[6] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[7] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[8] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[9] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[10] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[11] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[12] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[13] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[14] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[15] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[16] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[17] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[18] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[19] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[20] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[21] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[22] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[23] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[24] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[25] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[26] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[27] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[28] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[29] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[30] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[31] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdatavalid <= cpu_0_data_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_waitrequest <= cpu_0_data_master_run.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
clk => cpu_0_instruction_master_dbs_rdv_counter[0].CLK
clk => cpu_0_instruction_master_dbs_rdv_counter[1].CLK
clk => cpu_0_instruction_master_dbs_address[0]~reg0.CLK
clk => cpu_0_instruction_master_dbs_address[1]~reg0.CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => cpu_0_instruction_master_latency_counter~reg0.CLK
clk => cpu_0_instruction_master_read_but_no_slave_selected.CLK
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_address[17] => cpu_0_instruction_master_address_to_slave[17].DATAIN
cpu_0_instruction_master_address[18] => cpu_0_instruction_master_address_to_slave[18].DATAIN
cpu_0_instruction_master_address[19] => cpu_0_instruction_master_address_to_slave[19].DATAIN
cpu_0_instruction_master_address[20] => cpu_0_instruction_master_address_to_slave[20].DATAIN
cpu_0_instruction_master_address[21] => cpu_0_instruction_master_address_to_slave[21].DATAIN
cpu_0_instruction_master_address[22] => cpu_0_instruction_master_address_to_slave[22].DATAIN
cpu_0_instruction_master_address[23] => cpu_0_instruction_master_address_to_slave[23].DATAIN
cpu_0_instruction_master_address[24] => cpu_0_instruction_master_address_to_slave[24].DATAIN
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => cpu_0_instruction_master_is_granted_some_slave.IN0
cpu_0_instruction_master_granted_epcs_flash_controller_0_epcs_control_port => r_0.IN0
cpu_0_instruction_master_granted_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_sdram_0_s1 => r_5.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN0
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN0
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN1
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_5.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_5.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_5.IN1
cpu_0_instruction_master_read => r_0.IN0
cpu_0_instruction_master_read => r_0.IN0
cpu_0_instruction_master_read => r_5.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => p1_cpu_0_instruction_master_latency_counter.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => r_5.IN1
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => always2.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => pre_flush_cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_dbs_rdv_counter[0].ENA
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_dbs_rdv_counter[1].ENA
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => r_0.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => r_5.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => Add1.IN4
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_epcs_flash_controller_0_epcs_control_port_end_xfer => r_0.IN1
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => cpu_0_instruction_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_instruction_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_instruction_master_latency_counter~reg0.ACLR
reset_n => cpu_0_instruction_master_read_but_no_slave_selected.ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[1].ACLR
sdram_0_s1_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[0] => dbs_latent_16_reg_segment_0[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => dbs_latent_16_reg_segment_0[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => dbs_latent_16_reg_segment_0[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => dbs_latent_16_reg_segment_0[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => dbs_latent_16_reg_segment_0[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => dbs_latent_16_reg_segment_0[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => dbs_latent_16_reg_segment_0[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => dbs_latent_16_reg_segment_0[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => dbs_latent_16_reg_segment_0[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => dbs_latent_16_reg_segment_0[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => dbs_latent_16_reg_segment_0[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => dbs_latent_16_reg_segment_0[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => dbs_latent_16_reg_segment_0[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => dbs_latent_16_reg_segment_0[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => dbs_latent_16_reg_segment_0[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => dbs_latent_16_reg_segment_0[15].DATAIN
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => r_5.IN1
cpu_0_instruction_master_address_to_slave[0] <= cpu_0_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[1] <= cpu_0_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[2] <= cpu_0_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[3] <= cpu_0_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[4] <= cpu_0_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[5] <= cpu_0_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[6] <= cpu_0_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[7] <= cpu_0_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[8] <= cpu_0_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[9] <= cpu_0_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[10] <= cpu_0_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[11] <= cpu_0_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[12] <= cpu_0_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[13] <= cpu_0_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[14] <= cpu_0_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[15] <= cpu_0_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[16] <= cpu_0_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[17] <= cpu_0_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[18] <= cpu_0_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[19] <= cpu_0_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[20] <= cpu_0_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[21] <= cpu_0_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[22] <= cpu_0_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[23] <= cpu_0_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[24] <= cpu_0_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[0] <= cpu_0_instruction_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[1] <= cpu_0_instruction_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_latency_counter <= cpu_0_instruction_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[0] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[1] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[2] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[3] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[4] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[5] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[6] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[7] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[8] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[9] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[10] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[11] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[12] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[13] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[14] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[15] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[16] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[17] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[18] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[19] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[20] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[21] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[22] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[23] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[24] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[25] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[26] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[27] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[28] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[29] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[30] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[31] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdatavalid <= cpu_0_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_waitrequest <= cpu_0_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0
clk => clk.IN11
d_irq[0] => A_ipending_reg_irq0_nxt.IN0
d_irq[1] => A_ipending_reg_irq1_nxt.IN0
d_irq[2] => A_ipending_reg_irq2_nxt.IN0
d_irq[3] => A_ipending_reg_irq3_nxt.IN0
d_irq[4] => A_ipending_reg_irq4_nxt.IN0
d_irq[5] => A_ipending_reg_irq5_nxt.IN0
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN0
d_waitrequest => av_rd_addr_accepted.IN0
d_waitrequest => av_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= i_address[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.resetrequest


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_lcd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_lcd1:auto_generated.rden_b
data_a[0] => altsyncram_lcd1:auto_generated.data_a[0]
data_a[1] => altsyncram_lcd1:auto_generated.data_a[1]
data_a[2] => altsyncram_lcd1:auto_generated.data_a[2]
data_a[3] => altsyncram_lcd1:auto_generated.data_a[3]
data_a[4] => altsyncram_lcd1:auto_generated.data_a[4]
data_a[5] => altsyncram_lcd1:auto_generated.data_a[5]
data_a[6] => altsyncram_lcd1:auto_generated.data_a[6]
data_a[7] => altsyncram_lcd1:auto_generated.data_a[7]
data_a[8] => altsyncram_lcd1:auto_generated.data_a[8]
data_a[9] => altsyncram_lcd1:auto_generated.data_a[9]
data_a[10] => altsyncram_lcd1:auto_generated.data_a[10]
data_a[11] => altsyncram_lcd1:auto_generated.data_a[11]
data_a[12] => altsyncram_lcd1:auto_generated.data_a[12]
data_a[13] => altsyncram_lcd1:auto_generated.data_a[13]
data_a[14] => altsyncram_lcd1:auto_generated.data_a[14]
data_a[15] => altsyncram_lcd1:auto_generated.data_a[15]
data_a[16] => altsyncram_lcd1:auto_generated.data_a[16]
data_a[17] => altsyncram_lcd1:auto_generated.data_a[17]
data_a[18] => altsyncram_lcd1:auto_generated.data_a[18]
data_a[19] => altsyncram_lcd1:auto_generated.data_a[19]
data_a[20] => altsyncram_lcd1:auto_generated.data_a[20]
data_a[21] => altsyncram_lcd1:auto_generated.data_a[21]
data_a[22] => altsyncram_lcd1:auto_generated.data_a[22]
data_a[23] => altsyncram_lcd1:auto_generated.data_a[23]
data_a[24] => altsyncram_lcd1:auto_generated.data_a[24]
data_a[25] => altsyncram_lcd1:auto_generated.data_a[25]
data_a[26] => altsyncram_lcd1:auto_generated.data_a[26]
data_a[27] => altsyncram_lcd1:auto_generated.data_a[27]
data_a[28] => altsyncram_lcd1:auto_generated.data_a[28]
data_a[29] => altsyncram_lcd1:auto_generated.data_a[29]
data_a[30] => altsyncram_lcd1:auto_generated.data_a[30]
data_a[31] => altsyncram_lcd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_lcd1:auto_generated.address_a[0]
address_a[1] => altsyncram_lcd1:auto_generated.address_a[1]
address_a[2] => altsyncram_lcd1:auto_generated.address_a[2]
address_a[3] => altsyncram_lcd1:auto_generated.address_a[3]
address_a[4] => altsyncram_lcd1:auto_generated.address_a[4]
address_a[5] => altsyncram_lcd1:auto_generated.address_a[5]
address_a[6] => altsyncram_lcd1:auto_generated.address_a[6]
address_a[7] => altsyncram_lcd1:auto_generated.address_a[7]
address_a[8] => altsyncram_lcd1:auto_generated.address_a[8]
address_b[0] => altsyncram_lcd1:auto_generated.address_b[0]
address_b[1] => altsyncram_lcd1:auto_generated.address_b[1]
address_b[2] => altsyncram_lcd1:auto_generated.address_b[2]
address_b[3] => altsyncram_lcd1:auto_generated.address_b[3]
address_b[4] => altsyncram_lcd1:auto_generated.address_b[4]
address_b[5] => altsyncram_lcd1:auto_generated.address_b[5]
address_b[6] => altsyncram_lcd1:auto_generated.address_b[6]
address_b[7] => altsyncram_lcd1:auto_generated.address_b[7]
address_b[8] => altsyncram_lcd1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lcd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_lcd1:auto_generated.q_b[0]
q_b[1] <= altsyncram_lcd1:auto_generated.q_b[1]
q_b[2] <= altsyncram_lcd1:auto_generated.q_b[2]
q_b[3] <= altsyncram_lcd1:auto_generated.q_b[3]
q_b[4] <= altsyncram_lcd1:auto_generated.q_b[4]
q_b[5] <= altsyncram_lcd1:auto_generated.q_b[5]
q_b[6] <= altsyncram_lcd1:auto_generated.q_b[6]
q_b[7] <= altsyncram_lcd1:auto_generated.q_b[7]
q_b[8] <= altsyncram_lcd1:auto_generated.q_b[8]
q_b[9] <= altsyncram_lcd1:auto_generated.q_b[9]
q_b[10] <= altsyncram_lcd1:auto_generated.q_b[10]
q_b[11] <= altsyncram_lcd1:auto_generated.q_b[11]
q_b[12] <= altsyncram_lcd1:auto_generated.q_b[12]
q_b[13] <= altsyncram_lcd1:auto_generated.q_b[13]
q_b[14] <= altsyncram_lcd1:auto_generated.q_b[14]
q_b[15] <= altsyncram_lcd1:auto_generated.q_b[15]
q_b[16] <= altsyncram_lcd1:auto_generated.q_b[16]
q_b[17] <= altsyncram_lcd1:auto_generated.q_b[17]
q_b[18] <= altsyncram_lcd1:auto_generated.q_b[18]
q_b[19] <= altsyncram_lcd1:auto_generated.q_b[19]
q_b[20] <= altsyncram_lcd1:auto_generated.q_b[20]
q_b[21] <= altsyncram_lcd1:auto_generated.q_b[21]
q_b[22] <= altsyncram_lcd1:auto_generated.q_b[22]
q_b[23] <= altsyncram_lcd1:auto_generated.q_b[23]
q_b[24] <= altsyncram_lcd1:auto_generated.q_b[24]
q_b[25] <= altsyncram_lcd1:auto_generated.q_b[25]
q_b[26] <= altsyncram_lcd1:auto_generated.q_b[26]
q_b[27] <= altsyncram_lcd1:auto_generated.q_b[27]
q_b[28] <= altsyncram_lcd1:auto_generated.q_b[28]
q_b[29] <= altsyncram_lcd1:auto_generated.q_b[29]
q_b[30] <= altsyncram_lcd1:auto_generated.q_b[30]
q_b[31] <= altsyncram_lcd1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_k5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_k5g1:auto_generated.rden_b
data_a[0] => altsyncram_k5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_k5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_k5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_k5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_k5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_k5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_k5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_k5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_k5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_k5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_k5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_k5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_k5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_k5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_k5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_k5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_k5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_k5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_k5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_k5g1:auto_generated.data_a[19]
data_a[20] => altsyncram_k5g1:auto_generated.data_a[20]
data_a[21] => altsyncram_k5g1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_k5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_k5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_k5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_k5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_k5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_k5g1:auto_generated.address_a[5]
address_b[0] => altsyncram_k5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_k5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_k5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_k5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_k5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_k5g1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_k5g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_k5g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_k5g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_k5g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_k5g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_k5g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_k5g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_k5g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_k5g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_k5g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_k5g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_k5g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_k5g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_k5g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_k5g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_k5g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_k5g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_k5g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_k5g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_k5g1:auto_generated.q_b[19]
q_b[20] <= altsyncram_k5g1:auto_generated.q_b[20]
q_b[21] <= altsyncram_k5g1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
wren_a => altsyncram_hsf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_hsf1:auto_generated.rden_b
data_a[0] => altsyncram_hsf1:auto_generated.data_a[0]
data_a[1] => altsyncram_hsf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_hsf1:auto_generated.address_a[0]
address_a[1] => altsyncram_hsf1:auto_generated.address_a[1]
address_a[2] => altsyncram_hsf1:auto_generated.address_a[2]
address_a[3] => altsyncram_hsf1:auto_generated.address_a[3]
address_a[4] => altsyncram_hsf1:auto_generated.address_a[4]
address_a[5] => altsyncram_hsf1:auto_generated.address_a[5]
address_a[6] => altsyncram_hsf1:auto_generated.address_a[6]
address_a[7] => altsyncram_hsf1:auto_generated.address_a[7]
address_b[0] => altsyncram_hsf1:auto_generated.address_b[0]
address_b[1] => altsyncram_hsf1:auto_generated.address_b[1]
address_b[2] => altsyncram_hsf1:auto_generated.address_b[2]
address_b[3] => altsyncram_hsf1:auto_generated.address_b[3]
address_b[4] => altsyncram_hsf1:auto_generated.address_b[4]
address_b[5] => altsyncram_hsf1:auto_generated.address_b[5]
address_b[6] => altsyncram_hsf1:auto_generated.address_b[6]
address_b[7] => altsyncram_hsf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hsf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_hsf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_hsf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_haf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_haf1:auto_generated.data_a[0]
data_a[1] => altsyncram_haf1:auto_generated.data_a[1]
data_a[2] => altsyncram_haf1:auto_generated.data_a[2]
data_a[3] => altsyncram_haf1:auto_generated.data_a[3]
data_a[4] => altsyncram_haf1:auto_generated.data_a[4]
data_a[5] => altsyncram_haf1:auto_generated.data_a[5]
data_a[6] => altsyncram_haf1:auto_generated.data_a[6]
data_a[7] => altsyncram_haf1:auto_generated.data_a[7]
data_a[8] => altsyncram_haf1:auto_generated.data_a[8]
data_a[9] => altsyncram_haf1:auto_generated.data_a[9]
data_a[10] => altsyncram_haf1:auto_generated.data_a[10]
data_a[11] => altsyncram_haf1:auto_generated.data_a[11]
data_a[12] => altsyncram_haf1:auto_generated.data_a[12]
data_a[13] => altsyncram_haf1:auto_generated.data_a[13]
data_a[14] => altsyncram_haf1:auto_generated.data_a[14]
data_a[15] => altsyncram_haf1:auto_generated.data_a[15]
data_a[16] => altsyncram_haf1:auto_generated.data_a[16]
data_a[17] => altsyncram_haf1:auto_generated.data_a[17]
data_a[18] => altsyncram_haf1:auto_generated.data_a[18]
data_a[19] => altsyncram_haf1:auto_generated.data_a[19]
data_a[20] => altsyncram_haf1:auto_generated.data_a[20]
data_a[21] => altsyncram_haf1:auto_generated.data_a[21]
data_a[22] => altsyncram_haf1:auto_generated.data_a[22]
data_a[23] => altsyncram_haf1:auto_generated.data_a[23]
data_a[24] => altsyncram_haf1:auto_generated.data_a[24]
data_a[25] => altsyncram_haf1:auto_generated.data_a[25]
data_a[26] => altsyncram_haf1:auto_generated.data_a[26]
data_a[27] => altsyncram_haf1:auto_generated.data_a[27]
data_a[28] => altsyncram_haf1:auto_generated.data_a[28]
data_a[29] => altsyncram_haf1:auto_generated.data_a[29]
data_a[30] => altsyncram_haf1:auto_generated.data_a[30]
data_a[31] => altsyncram_haf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_haf1:auto_generated.address_a[0]
address_a[1] => altsyncram_haf1:auto_generated.address_a[1]
address_a[2] => altsyncram_haf1:auto_generated.address_a[2]
address_a[3] => altsyncram_haf1:auto_generated.address_a[3]
address_a[4] => altsyncram_haf1:auto_generated.address_a[4]
address_b[0] => altsyncram_haf1:auto_generated.address_b[0]
address_b[1] => altsyncram_haf1:auto_generated.address_b[1]
address_b[2] => altsyncram_haf1:auto_generated.address_b[2]
address_b[3] => altsyncram_haf1:auto_generated.address_b[3]
address_b[4] => altsyncram_haf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_haf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_haf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_haf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_haf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_haf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_haf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_haf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_haf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_haf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_haf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_haf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_haf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_haf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_haf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_haf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_haf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_haf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_haf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_haf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_haf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_haf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_haf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_haf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_haf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_haf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_haf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_haf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_haf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_haf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_haf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_haf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_haf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_haf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_iaf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iaf1:auto_generated.data_a[0]
data_a[1] => altsyncram_iaf1:auto_generated.data_a[1]
data_a[2] => altsyncram_iaf1:auto_generated.data_a[2]
data_a[3] => altsyncram_iaf1:auto_generated.data_a[3]
data_a[4] => altsyncram_iaf1:auto_generated.data_a[4]
data_a[5] => altsyncram_iaf1:auto_generated.data_a[5]
data_a[6] => altsyncram_iaf1:auto_generated.data_a[6]
data_a[7] => altsyncram_iaf1:auto_generated.data_a[7]
data_a[8] => altsyncram_iaf1:auto_generated.data_a[8]
data_a[9] => altsyncram_iaf1:auto_generated.data_a[9]
data_a[10] => altsyncram_iaf1:auto_generated.data_a[10]
data_a[11] => altsyncram_iaf1:auto_generated.data_a[11]
data_a[12] => altsyncram_iaf1:auto_generated.data_a[12]
data_a[13] => altsyncram_iaf1:auto_generated.data_a[13]
data_a[14] => altsyncram_iaf1:auto_generated.data_a[14]
data_a[15] => altsyncram_iaf1:auto_generated.data_a[15]
data_a[16] => altsyncram_iaf1:auto_generated.data_a[16]
data_a[17] => altsyncram_iaf1:auto_generated.data_a[17]
data_a[18] => altsyncram_iaf1:auto_generated.data_a[18]
data_a[19] => altsyncram_iaf1:auto_generated.data_a[19]
data_a[20] => altsyncram_iaf1:auto_generated.data_a[20]
data_a[21] => altsyncram_iaf1:auto_generated.data_a[21]
data_a[22] => altsyncram_iaf1:auto_generated.data_a[22]
data_a[23] => altsyncram_iaf1:auto_generated.data_a[23]
data_a[24] => altsyncram_iaf1:auto_generated.data_a[24]
data_a[25] => altsyncram_iaf1:auto_generated.data_a[25]
data_a[26] => altsyncram_iaf1:auto_generated.data_a[26]
data_a[27] => altsyncram_iaf1:auto_generated.data_a[27]
data_a[28] => altsyncram_iaf1:auto_generated.data_a[28]
data_a[29] => altsyncram_iaf1:auto_generated.data_a[29]
data_a[30] => altsyncram_iaf1:auto_generated.data_a[30]
data_a[31] => altsyncram_iaf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_iaf1:auto_generated.address_a[0]
address_a[1] => altsyncram_iaf1:auto_generated.address_a[1]
address_a[2] => altsyncram_iaf1:auto_generated.address_a[2]
address_a[3] => altsyncram_iaf1:auto_generated.address_a[3]
address_a[4] => altsyncram_iaf1:auto_generated.address_a[4]
address_b[0] => altsyncram_iaf1:auto_generated.address_b[0]
address_b[1] => altsyncram_iaf1:auto_generated.address_b[1]
address_b[2] => altsyncram_iaf1:auto_generated.address_b[2]
address_b[3] => altsyncram_iaf1:auto_generated.address_b[3]
address_b[4] => altsyncram_iaf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iaf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_iaf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_iaf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_iaf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_iaf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_iaf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_iaf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_iaf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_iaf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_iaf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_iaf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_iaf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_iaf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_iaf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_iaf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_iaf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_iaf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_iaf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_iaf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_iaf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_iaf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_iaf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_iaf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_iaf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_iaf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_iaf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_iaf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_iaf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_iaf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_iaf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_iaf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_iaf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_iaf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_1hf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1hf1:auto_generated.data_a[0]
data_a[1] => altsyncram_1hf1:auto_generated.data_a[1]
data_a[2] => altsyncram_1hf1:auto_generated.data_a[2]
data_a[3] => altsyncram_1hf1:auto_generated.data_a[3]
data_a[4] => altsyncram_1hf1:auto_generated.data_a[4]
data_a[5] => altsyncram_1hf1:auto_generated.data_a[5]
data_a[6] => altsyncram_1hf1:auto_generated.data_a[6]
data_a[7] => altsyncram_1hf1:auto_generated.data_a[7]
data_a[8] => altsyncram_1hf1:auto_generated.data_a[8]
data_a[9] => altsyncram_1hf1:auto_generated.data_a[9]
data_a[10] => altsyncram_1hf1:auto_generated.data_a[10]
data_a[11] => altsyncram_1hf1:auto_generated.data_a[11]
data_a[12] => altsyncram_1hf1:auto_generated.data_a[12]
data_a[13] => altsyncram_1hf1:auto_generated.data_a[13]
data_a[14] => altsyncram_1hf1:auto_generated.data_a[14]
data_a[15] => altsyncram_1hf1:auto_generated.data_a[15]
data_a[16] => altsyncram_1hf1:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
address_a[0] => altsyncram_1hf1:auto_generated.address_a[0]
address_a[1] => altsyncram_1hf1:auto_generated.address_a[1]
address_a[2] => altsyncram_1hf1:auto_generated.address_a[2]
address_a[3] => altsyncram_1hf1:auto_generated.address_a[3]
address_a[4] => altsyncram_1hf1:auto_generated.address_a[4]
address_b[0] => altsyncram_1hf1:auto_generated.address_b[0]
address_b[1] => altsyncram_1hf1:auto_generated.address_b[1]
address_b[2] => altsyncram_1hf1:auto_generated.address_b[2]
address_b[3] => altsyncram_1hf1:auto_generated.address_b[3]
address_b[4] => altsyncram_1hf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1hf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_b[0] <= altsyncram_1hf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1hf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1hf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1hf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1hf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1hf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1hf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1hf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1hf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1hf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1hf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1hf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1hf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1hf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1hf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1hf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_1hf1:auto_generated.q_b[16]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_1hf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_jcf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jcf1:auto_generated.data_a[0]
data_a[1] => altsyncram_jcf1:auto_generated.data_a[1]
data_a[2] => altsyncram_jcf1:auto_generated.data_a[2]
data_a[3] => altsyncram_jcf1:auto_generated.data_a[3]
data_a[4] => altsyncram_jcf1:auto_generated.data_a[4]
data_a[5] => altsyncram_jcf1:auto_generated.data_a[5]
data_a[6] => altsyncram_jcf1:auto_generated.data_a[6]
data_a[7] => altsyncram_jcf1:auto_generated.data_a[7]
data_a[8] => altsyncram_jcf1:auto_generated.data_a[8]
data_a[9] => altsyncram_jcf1:auto_generated.data_a[9]
data_a[10] => altsyncram_jcf1:auto_generated.data_a[10]
data_a[11] => altsyncram_jcf1:auto_generated.data_a[11]
data_a[12] => altsyncram_jcf1:auto_generated.data_a[12]
data_a[13] => altsyncram_jcf1:auto_generated.data_a[13]
data_a[14] => altsyncram_jcf1:auto_generated.data_a[14]
data_a[15] => altsyncram_jcf1:auto_generated.data_a[15]
data_a[16] => altsyncram_jcf1:auto_generated.data_a[16]
data_a[17] => altsyncram_jcf1:auto_generated.data_a[17]
data_a[18] => altsyncram_jcf1:auto_generated.data_a[18]
data_a[19] => altsyncram_jcf1:auto_generated.data_a[19]
data_a[20] => altsyncram_jcf1:auto_generated.data_a[20]
data_a[21] => altsyncram_jcf1:auto_generated.data_a[21]
data_a[22] => altsyncram_jcf1:auto_generated.data_a[22]
data_a[23] => altsyncram_jcf1:auto_generated.data_a[23]
data_a[24] => altsyncram_jcf1:auto_generated.data_a[24]
data_a[25] => altsyncram_jcf1:auto_generated.data_a[25]
data_a[26] => altsyncram_jcf1:auto_generated.data_a[26]
data_a[27] => altsyncram_jcf1:auto_generated.data_a[27]
data_a[28] => altsyncram_jcf1:auto_generated.data_a[28]
data_a[29] => altsyncram_jcf1:auto_generated.data_a[29]
data_a[30] => altsyncram_jcf1:auto_generated.data_a[30]
data_a[31] => altsyncram_jcf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_jcf1:auto_generated.address_a[0]
address_a[1] => altsyncram_jcf1:auto_generated.address_a[1]
address_a[2] => altsyncram_jcf1:auto_generated.address_a[2]
address_a[3] => altsyncram_jcf1:auto_generated.address_a[3]
address_a[4] => altsyncram_jcf1:auto_generated.address_a[4]
address_a[5] => altsyncram_jcf1:auto_generated.address_a[5]
address_a[6] => altsyncram_jcf1:auto_generated.address_a[6]
address_a[7] => altsyncram_jcf1:auto_generated.address_a[7]
address_b[0] => altsyncram_jcf1:auto_generated.address_b[0]
address_b[1] => altsyncram_jcf1:auto_generated.address_b[1]
address_b[2] => altsyncram_jcf1:auto_generated.address_b[2]
address_b[3] => altsyncram_jcf1:auto_generated.address_b[3]
address_b[4] => altsyncram_jcf1:auto_generated.address_b[4]
address_b[5] => altsyncram_jcf1:auto_generated.address_b[5]
address_b[6] => altsyncram_jcf1:auto_generated.address_b[6]
address_b[7] => altsyncram_jcf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jcf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_jcf1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_jcf1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_jcf1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_jcf1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_jcf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jcf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jcf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jcf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jcf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jcf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jcf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jcf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jcf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jcf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jcf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jcf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_jcf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_jcf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_jcf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_jcf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_jcf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_jcf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_jcf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_jcf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_jcf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_jcf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_jcf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_jcf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_jcf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_jcf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_jcf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_jcf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_jcf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_jcf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_jcf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_jcf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_jcf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_i2d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_i2d1:auto_generated.rden_b
data_a[0] => altsyncram_i2d1:auto_generated.data_a[0]
data_a[1] => altsyncram_i2d1:auto_generated.data_a[1]
data_a[2] => altsyncram_i2d1:auto_generated.data_a[2]
data_a[3] => altsyncram_i2d1:auto_generated.data_a[3]
data_a[4] => altsyncram_i2d1:auto_generated.data_a[4]
data_a[5] => altsyncram_i2d1:auto_generated.data_a[5]
data_a[6] => altsyncram_i2d1:auto_generated.data_a[6]
data_a[7] => altsyncram_i2d1:auto_generated.data_a[7]
data_a[8] => altsyncram_i2d1:auto_generated.data_a[8]
data_a[9] => altsyncram_i2d1:auto_generated.data_a[9]
data_a[10] => altsyncram_i2d1:auto_generated.data_a[10]
data_a[11] => altsyncram_i2d1:auto_generated.data_a[11]
data_a[12] => altsyncram_i2d1:auto_generated.data_a[12]
data_a[13] => altsyncram_i2d1:auto_generated.data_a[13]
data_a[14] => altsyncram_i2d1:auto_generated.data_a[14]
data_a[15] => altsyncram_i2d1:auto_generated.data_a[15]
data_a[16] => altsyncram_i2d1:auto_generated.data_a[16]
data_a[17] => altsyncram_i2d1:auto_generated.data_a[17]
data_a[18] => altsyncram_i2d1:auto_generated.data_a[18]
data_a[19] => altsyncram_i2d1:auto_generated.data_a[19]
data_a[20] => altsyncram_i2d1:auto_generated.data_a[20]
data_a[21] => altsyncram_i2d1:auto_generated.data_a[21]
data_a[22] => altsyncram_i2d1:auto_generated.data_a[22]
data_a[23] => altsyncram_i2d1:auto_generated.data_a[23]
data_a[24] => altsyncram_i2d1:auto_generated.data_a[24]
data_a[25] => altsyncram_i2d1:auto_generated.data_a[25]
data_a[26] => altsyncram_i2d1:auto_generated.data_a[26]
data_a[27] => altsyncram_i2d1:auto_generated.data_a[27]
data_a[28] => altsyncram_i2d1:auto_generated.data_a[28]
data_a[29] => altsyncram_i2d1:auto_generated.data_a[29]
data_a[30] => altsyncram_i2d1:auto_generated.data_a[30]
data_a[31] => altsyncram_i2d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_i2d1:auto_generated.address_a[0]
address_a[1] => altsyncram_i2d1:auto_generated.address_a[1]
address_a[2] => altsyncram_i2d1:auto_generated.address_a[2]
address_b[0] => altsyncram_i2d1:auto_generated.address_b[0]
address_b[1] => altsyncram_i2d1:auto_generated.address_b[1]
address_b[2] => altsyncram_i2d1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i2d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_i2d1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i2d1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i2d1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i2d1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i2d1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i2d1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i2d1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i2d1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i2d1:auto_generated.q_b[8]
q_b[9] <= altsyncram_i2d1:auto_generated.q_b[9]
q_b[10] <= altsyncram_i2d1:auto_generated.q_b[10]
q_b[11] <= altsyncram_i2d1:auto_generated.q_b[11]
q_b[12] <= altsyncram_i2d1:auto_generated.q_b[12]
q_b[13] <= altsyncram_i2d1:auto_generated.q_b[13]
q_b[14] <= altsyncram_i2d1:auto_generated.q_b[14]
q_b[15] <= altsyncram_i2d1:auto_generated.q_b[15]
q_b[16] <= altsyncram_i2d1:auto_generated.q_b[16]
q_b[17] <= altsyncram_i2d1:auto_generated.q_b[17]
q_b[18] <= altsyncram_i2d1:auto_generated.q_b[18]
q_b[19] <= altsyncram_i2d1:auto_generated.q_b[19]
q_b[20] <= altsyncram_i2d1:auto_generated.q_b[20]
q_b[21] <= altsyncram_i2d1:auto_generated.q_b[21]
q_b[22] <= altsyncram_i2d1:auto_generated.q_b[22]
q_b[23] <= altsyncram_i2d1:auto_generated.q_b[23]
q_b[24] <= altsyncram_i2d1:auto_generated.q_b[24]
q_b[25] <= altsyncram_i2d1:auto_generated.q_b[25]
q_b[26] <= altsyncram_i2d1:auto_generated.q_b[26]
q_b[27] <= altsyncram_i2d1:auto_generated.q_b[27]
q_b[28] <= altsyncram_i2d1:auto_generated.q_b[28]
q_b[29] <= altsyncram_i2d1:auto_generated.q_b[29]
q_b[30] <= altsyncram_i2d1:auto_generated.q_b[30]
q_b[31] <= altsyncram_i2d1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_dfr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_dfr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_dfr2:auto_generated.dataa[0]
dataa[1] => mult_add_dfr2:auto_generated.dataa[1]
dataa[2] => mult_add_dfr2:auto_generated.dataa[2]
dataa[3] => mult_add_dfr2:auto_generated.dataa[3]
dataa[4] => mult_add_dfr2:auto_generated.dataa[4]
dataa[5] => mult_add_dfr2:auto_generated.dataa[5]
dataa[6] => mult_add_dfr2:auto_generated.dataa[6]
dataa[7] => mult_add_dfr2:auto_generated.dataa[7]
dataa[8] => mult_add_dfr2:auto_generated.dataa[8]
dataa[9] => mult_add_dfr2:auto_generated.dataa[9]
dataa[10] => mult_add_dfr2:auto_generated.dataa[10]
dataa[11] => mult_add_dfr2:auto_generated.dataa[11]
dataa[12] => mult_add_dfr2:auto_generated.dataa[12]
dataa[13] => mult_add_dfr2:auto_generated.dataa[13]
dataa[14] => mult_add_dfr2:auto_generated.dataa[14]
dataa[15] => mult_add_dfr2:auto_generated.dataa[15]
datab[0] => mult_add_dfr2:auto_generated.datab[0]
datab[1] => mult_add_dfr2:auto_generated.datab[1]
datab[2] => mult_add_dfr2:auto_generated.datab[2]
datab[3] => mult_add_dfr2:auto_generated.datab[3]
datab[4] => mult_add_dfr2:auto_generated.datab[4]
datab[5] => mult_add_dfr2:auto_generated.datab[5]
datab[6] => mult_add_dfr2:auto_generated.datab[6]
datab[7] => mult_add_dfr2:auto_generated.datab[7]
datab[8] => mult_add_dfr2:auto_generated.datab[8]
datab[9] => mult_add_dfr2:auto_generated.datab[9]
datab[10] => mult_add_dfr2:auto_generated.datab[10]
datab[11] => mult_add_dfr2:auto_generated.datab[11]
datab[12] => mult_add_dfr2:auto_generated.datab[12]
datab[13] => mult_add_dfr2:auto_generated.datab[13]
datab[14] => mult_add_dfr2:auto_generated.datab[14]
datab[15] => mult_add_dfr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_dfr2:auto_generated.result[0]
result[1] <= mult_add_dfr2:auto_generated.result[1]
result[2] <= mult_add_dfr2:auto_generated.result[2]
result[3] <= mult_add_dfr2:auto_generated.result[3]
result[4] <= mult_add_dfr2:auto_generated.result[4]
result[5] <= mult_add_dfr2:auto_generated.result[5]
result[6] <= mult_add_dfr2:auto_generated.result[6]
result[7] <= mult_add_dfr2:auto_generated.result[7]
result[8] <= mult_add_dfr2:auto_generated.result[8]
result[9] <= mult_add_dfr2:auto_generated.result[9]
result[10] <= mult_add_dfr2:auto_generated.result[10]
result[11] <= mult_add_dfr2:auto_generated.result[11]
result[12] <= mult_add_dfr2:auto_generated.result[12]
result[13] <= mult_add_dfr2:auto_generated.result[13]
result[14] <= mult_add_dfr2:auto_generated.result[14]
result[15] <= mult_add_dfr2:auto_generated.result[15]
result[16] <= mult_add_dfr2:auto_generated.result[16]
result[17] <= mult_add_dfr2:auto_generated.result[17]
result[18] <= mult_add_dfr2:auto_generated.result[18]
result[19] <= mult_add_dfr2:auto_generated.result[19]
result[20] <= mult_add_dfr2:auto_generated.result[20]
result[21] <= mult_add_dfr2:auto_generated.result[21]
result[22] <= mult_add_dfr2:auto_generated.result[22]
result[23] <= mult_add_dfr2:auto_generated.result[23]
result[24] <= mult_add_dfr2:auto_generated.result[24]
result[25] <= mult_add_dfr2:auto_generated.result[25]
result[26] <= mult_add_dfr2:auto_generated.result[26]
result[27] <= mult_add_dfr2:auto_generated.result[27]
result[28] <= mult_add_dfr2:auto_generated.result[28]
result[29] <= mult_add_dfr2:auto_generated.result[29]
result[30] <= mult_add_dfr2:auto_generated.result[30]
result[31] <= mult_add_dfr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated
aclr0 => ded_mult_br81:ded_mult1.aclr[0]
clock0 => ded_mult_br81:ded_mult1.clock[0]
dataa[0] => ded_mult_br81:ded_mult1.dataa[0]
dataa[1] => ded_mult_br81:ded_mult1.dataa[1]
dataa[2] => ded_mult_br81:ded_mult1.dataa[2]
dataa[3] => ded_mult_br81:ded_mult1.dataa[3]
dataa[4] => ded_mult_br81:ded_mult1.dataa[4]
dataa[5] => ded_mult_br81:ded_mult1.dataa[5]
dataa[6] => ded_mult_br81:ded_mult1.dataa[6]
dataa[7] => ded_mult_br81:ded_mult1.dataa[7]
dataa[8] => ded_mult_br81:ded_mult1.dataa[8]
dataa[9] => ded_mult_br81:ded_mult1.dataa[9]
dataa[10] => ded_mult_br81:ded_mult1.dataa[10]
dataa[11] => ded_mult_br81:ded_mult1.dataa[11]
dataa[12] => ded_mult_br81:ded_mult1.dataa[12]
dataa[13] => ded_mult_br81:ded_mult1.dataa[13]
dataa[14] => ded_mult_br81:ded_mult1.dataa[14]
dataa[15] => ded_mult_br81:ded_mult1.dataa[15]
datab[0] => ded_mult_br81:ded_mult1.datab[0]
datab[1] => ded_mult_br81:ded_mult1.datab[1]
datab[2] => ded_mult_br81:ded_mult1.datab[2]
datab[3] => ded_mult_br81:ded_mult1.datab[3]
datab[4] => ded_mult_br81:ded_mult1.datab[4]
datab[5] => ded_mult_br81:ded_mult1.datab[5]
datab[6] => ded_mult_br81:ded_mult1.datab[6]
datab[7] => ded_mult_br81:ded_mult1.datab[7]
datab[8] => ded_mult_br81:ded_mult1.datab[8]
datab[9] => ded_mult_br81:ded_mult1.datab[9]
datab[10] => ded_mult_br81:ded_mult1.datab[10]
datab[11] => ded_mult_br81:ded_mult1.datab[11]
datab[12] => ded_mult_br81:ded_mult1.datab[12]
datab[13] => ded_mult_br81:ded_mult1.datab[13]
datab[14] => ded_mult_br81:ded_mult1.datab[14]
datab[15] => ded_mult_br81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_ffr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_ffr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_ffr2:auto_generated.dataa[0]
dataa[1] => mult_add_ffr2:auto_generated.dataa[1]
dataa[2] => mult_add_ffr2:auto_generated.dataa[2]
dataa[3] => mult_add_ffr2:auto_generated.dataa[3]
dataa[4] => mult_add_ffr2:auto_generated.dataa[4]
dataa[5] => mult_add_ffr2:auto_generated.dataa[5]
dataa[6] => mult_add_ffr2:auto_generated.dataa[6]
dataa[7] => mult_add_ffr2:auto_generated.dataa[7]
dataa[8] => mult_add_ffr2:auto_generated.dataa[8]
dataa[9] => mult_add_ffr2:auto_generated.dataa[9]
dataa[10] => mult_add_ffr2:auto_generated.dataa[10]
dataa[11] => mult_add_ffr2:auto_generated.dataa[11]
dataa[12] => mult_add_ffr2:auto_generated.dataa[12]
dataa[13] => mult_add_ffr2:auto_generated.dataa[13]
dataa[14] => mult_add_ffr2:auto_generated.dataa[14]
dataa[15] => mult_add_ffr2:auto_generated.dataa[15]
datab[0] => mult_add_ffr2:auto_generated.datab[0]
datab[1] => mult_add_ffr2:auto_generated.datab[1]
datab[2] => mult_add_ffr2:auto_generated.datab[2]
datab[3] => mult_add_ffr2:auto_generated.datab[3]
datab[4] => mult_add_ffr2:auto_generated.datab[4]
datab[5] => mult_add_ffr2:auto_generated.datab[5]
datab[6] => mult_add_ffr2:auto_generated.datab[6]
datab[7] => mult_add_ffr2:auto_generated.datab[7]
datab[8] => mult_add_ffr2:auto_generated.datab[8]
datab[9] => mult_add_ffr2:auto_generated.datab[9]
datab[10] => mult_add_ffr2:auto_generated.datab[10]
datab[11] => mult_add_ffr2:auto_generated.datab[11]
datab[12] => mult_add_ffr2:auto_generated.datab[12]
datab[13] => mult_add_ffr2:auto_generated.datab[13]
datab[14] => mult_add_ffr2:auto_generated.datab[14]
datab[15] => mult_add_ffr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_ffr2:auto_generated.result[0]
result[1] <= mult_add_ffr2:auto_generated.result[1]
result[2] <= mult_add_ffr2:auto_generated.result[2]
result[3] <= mult_add_ffr2:auto_generated.result[3]
result[4] <= mult_add_ffr2:auto_generated.result[4]
result[5] <= mult_add_ffr2:auto_generated.result[5]
result[6] <= mult_add_ffr2:auto_generated.result[6]
result[7] <= mult_add_ffr2:auto_generated.result[7]
result[8] <= mult_add_ffr2:auto_generated.result[8]
result[9] <= mult_add_ffr2:auto_generated.result[9]
result[10] <= mult_add_ffr2:auto_generated.result[10]
result[11] <= mult_add_ffr2:auto_generated.result[11]
result[12] <= mult_add_ffr2:auto_generated.result[12]
result[13] <= mult_add_ffr2:auto_generated.result[13]
result[14] <= mult_add_ffr2:auto_generated.result[14]
result[15] <= mult_add_ffr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated
aclr0 => ded_mult_br81:ded_mult1.aclr[0]
clock0 => ded_mult_br81:ded_mult1.clock[0]
dataa[0] => ded_mult_br81:ded_mult1.dataa[0]
dataa[1] => ded_mult_br81:ded_mult1.dataa[1]
dataa[2] => ded_mult_br81:ded_mult1.dataa[2]
dataa[3] => ded_mult_br81:ded_mult1.dataa[3]
dataa[4] => ded_mult_br81:ded_mult1.dataa[4]
dataa[5] => ded_mult_br81:ded_mult1.dataa[5]
dataa[6] => ded_mult_br81:ded_mult1.dataa[6]
dataa[7] => ded_mult_br81:ded_mult1.dataa[7]
dataa[8] => ded_mult_br81:ded_mult1.dataa[8]
dataa[9] => ded_mult_br81:ded_mult1.dataa[9]
dataa[10] => ded_mult_br81:ded_mult1.dataa[10]
dataa[11] => ded_mult_br81:ded_mult1.dataa[11]
dataa[12] => ded_mult_br81:ded_mult1.dataa[12]
dataa[13] => ded_mult_br81:ded_mult1.dataa[13]
dataa[14] => ded_mult_br81:ded_mult1.dataa[14]
dataa[15] => ded_mult_br81:ded_mult1.dataa[15]
datab[0] => ded_mult_br81:ded_mult1.datab[0]
datab[1] => ded_mult_br81:ded_mult1.datab[1]
datab[2] => ded_mult_br81:ded_mult1.datab[2]
datab[3] => ded_mult_br81:ded_mult1.datab[3]
datab[4] => ded_mult_br81:ded_mult1.datab[4]
datab[5] => ded_mult_br81:ded_mult1.datab[5]
datab[6] => ded_mult_br81:ded_mult1.datab[6]
datab[7] => ded_mult_br81:ded_mult1.datab[7]
datab[8] => ded_mult_br81:ded_mult1.datab[8]
datab[9] => ded_mult_br81:ded_mult1.datab[9]
datab[10] => ded_mult_br81:ded_mult1.datab[10]
datab[11] => ded_mult_br81:ded_mult1.datab[11]
datab[12] => ded_mult_br81:ded_mult1.datab[12]
datab[13] => ded_mult_br81:ded_mult1.datab[13]
datab[14] => ded_mult_br81:ded_mult1.datab[14]
datab[15] => ded_mult_br81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_mem_baddr[24] => A_mem_baddr[24].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_pcb[24] => A_pcb[24].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_l872:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_l872:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l872:auto_generated.data_a[0]
data_a[1] => altsyncram_l872:auto_generated.data_a[1]
data_a[2] => altsyncram_l872:auto_generated.data_a[2]
data_a[3] => altsyncram_l872:auto_generated.data_a[3]
data_a[4] => altsyncram_l872:auto_generated.data_a[4]
data_a[5] => altsyncram_l872:auto_generated.data_a[5]
data_a[6] => altsyncram_l872:auto_generated.data_a[6]
data_a[7] => altsyncram_l872:auto_generated.data_a[7]
data_a[8] => altsyncram_l872:auto_generated.data_a[8]
data_a[9] => altsyncram_l872:auto_generated.data_a[9]
data_a[10] => altsyncram_l872:auto_generated.data_a[10]
data_a[11] => altsyncram_l872:auto_generated.data_a[11]
data_a[12] => altsyncram_l872:auto_generated.data_a[12]
data_a[13] => altsyncram_l872:auto_generated.data_a[13]
data_a[14] => altsyncram_l872:auto_generated.data_a[14]
data_a[15] => altsyncram_l872:auto_generated.data_a[15]
data_a[16] => altsyncram_l872:auto_generated.data_a[16]
data_a[17] => altsyncram_l872:auto_generated.data_a[17]
data_a[18] => altsyncram_l872:auto_generated.data_a[18]
data_a[19] => altsyncram_l872:auto_generated.data_a[19]
data_a[20] => altsyncram_l872:auto_generated.data_a[20]
data_a[21] => altsyncram_l872:auto_generated.data_a[21]
data_a[22] => altsyncram_l872:auto_generated.data_a[22]
data_a[23] => altsyncram_l872:auto_generated.data_a[23]
data_a[24] => altsyncram_l872:auto_generated.data_a[24]
data_a[25] => altsyncram_l872:auto_generated.data_a[25]
data_a[26] => altsyncram_l872:auto_generated.data_a[26]
data_a[27] => altsyncram_l872:auto_generated.data_a[27]
data_a[28] => altsyncram_l872:auto_generated.data_a[28]
data_a[29] => altsyncram_l872:auto_generated.data_a[29]
data_a[30] => altsyncram_l872:auto_generated.data_a[30]
data_a[31] => altsyncram_l872:auto_generated.data_a[31]
data_b[0] => altsyncram_l872:auto_generated.data_b[0]
data_b[1] => altsyncram_l872:auto_generated.data_b[1]
data_b[2] => altsyncram_l872:auto_generated.data_b[2]
data_b[3] => altsyncram_l872:auto_generated.data_b[3]
data_b[4] => altsyncram_l872:auto_generated.data_b[4]
data_b[5] => altsyncram_l872:auto_generated.data_b[5]
data_b[6] => altsyncram_l872:auto_generated.data_b[6]
data_b[7] => altsyncram_l872:auto_generated.data_b[7]
data_b[8] => altsyncram_l872:auto_generated.data_b[8]
data_b[9] => altsyncram_l872:auto_generated.data_b[9]
data_b[10] => altsyncram_l872:auto_generated.data_b[10]
data_b[11] => altsyncram_l872:auto_generated.data_b[11]
data_b[12] => altsyncram_l872:auto_generated.data_b[12]
data_b[13] => altsyncram_l872:auto_generated.data_b[13]
data_b[14] => altsyncram_l872:auto_generated.data_b[14]
data_b[15] => altsyncram_l872:auto_generated.data_b[15]
data_b[16] => altsyncram_l872:auto_generated.data_b[16]
data_b[17] => altsyncram_l872:auto_generated.data_b[17]
data_b[18] => altsyncram_l872:auto_generated.data_b[18]
data_b[19] => altsyncram_l872:auto_generated.data_b[19]
data_b[20] => altsyncram_l872:auto_generated.data_b[20]
data_b[21] => altsyncram_l872:auto_generated.data_b[21]
data_b[22] => altsyncram_l872:auto_generated.data_b[22]
data_b[23] => altsyncram_l872:auto_generated.data_b[23]
data_b[24] => altsyncram_l872:auto_generated.data_b[24]
data_b[25] => altsyncram_l872:auto_generated.data_b[25]
data_b[26] => altsyncram_l872:auto_generated.data_b[26]
data_b[27] => altsyncram_l872:auto_generated.data_b[27]
data_b[28] => altsyncram_l872:auto_generated.data_b[28]
data_b[29] => altsyncram_l872:auto_generated.data_b[29]
data_b[30] => altsyncram_l872:auto_generated.data_b[30]
data_b[31] => altsyncram_l872:auto_generated.data_b[31]
address_a[0] => altsyncram_l872:auto_generated.address_a[0]
address_a[1] => altsyncram_l872:auto_generated.address_a[1]
address_a[2] => altsyncram_l872:auto_generated.address_a[2]
address_a[3] => altsyncram_l872:auto_generated.address_a[3]
address_a[4] => altsyncram_l872:auto_generated.address_a[4]
address_a[5] => altsyncram_l872:auto_generated.address_a[5]
address_a[6] => altsyncram_l872:auto_generated.address_a[6]
address_a[7] => altsyncram_l872:auto_generated.address_a[7]
address_b[0] => altsyncram_l872:auto_generated.address_b[0]
address_b[1] => altsyncram_l872:auto_generated.address_b[1]
address_b[2] => altsyncram_l872:auto_generated.address_b[2]
address_b[3] => altsyncram_l872:auto_generated.address_b[3]
address_b[4] => altsyncram_l872:auto_generated.address_b[4]
address_b[5] => altsyncram_l872:auto_generated.address_b[5]
address_b[6] => altsyncram_l872:auto_generated.address_b[6]
address_b[7] => altsyncram_l872:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l872:auto_generated.clock0
clock1 => altsyncram_l872:auto_generated.clock1
clocken0 => altsyncram_l872:auto_generated.clocken0
clocken1 => altsyncram_l872:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_l872:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_l872:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_l872:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_l872:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l872:auto_generated.q_a[0]
q_a[1] <= altsyncram_l872:auto_generated.q_a[1]
q_a[2] <= altsyncram_l872:auto_generated.q_a[2]
q_a[3] <= altsyncram_l872:auto_generated.q_a[3]
q_a[4] <= altsyncram_l872:auto_generated.q_a[4]
q_a[5] <= altsyncram_l872:auto_generated.q_a[5]
q_a[6] <= altsyncram_l872:auto_generated.q_a[6]
q_a[7] <= altsyncram_l872:auto_generated.q_a[7]
q_a[8] <= altsyncram_l872:auto_generated.q_a[8]
q_a[9] <= altsyncram_l872:auto_generated.q_a[9]
q_a[10] <= altsyncram_l872:auto_generated.q_a[10]
q_a[11] <= altsyncram_l872:auto_generated.q_a[11]
q_a[12] <= altsyncram_l872:auto_generated.q_a[12]
q_a[13] <= altsyncram_l872:auto_generated.q_a[13]
q_a[14] <= altsyncram_l872:auto_generated.q_a[14]
q_a[15] <= altsyncram_l872:auto_generated.q_a[15]
q_a[16] <= altsyncram_l872:auto_generated.q_a[16]
q_a[17] <= altsyncram_l872:auto_generated.q_a[17]
q_a[18] <= altsyncram_l872:auto_generated.q_a[18]
q_a[19] <= altsyncram_l872:auto_generated.q_a[19]
q_a[20] <= altsyncram_l872:auto_generated.q_a[20]
q_a[21] <= altsyncram_l872:auto_generated.q_a[21]
q_a[22] <= altsyncram_l872:auto_generated.q_a[22]
q_a[23] <= altsyncram_l872:auto_generated.q_a[23]
q_a[24] <= altsyncram_l872:auto_generated.q_a[24]
q_a[25] <= altsyncram_l872:auto_generated.q_a[25]
q_a[26] <= altsyncram_l872:auto_generated.q_a[26]
q_a[27] <= altsyncram_l872:auto_generated.q_a[27]
q_a[28] <= altsyncram_l872:auto_generated.q_a[28]
q_a[29] <= altsyncram_l872:auto_generated.q_a[29]
q_a[30] <= altsyncram_l872:auto_generated.q_a[30]
q_a[31] <= altsyncram_l872:auto_generated.q_a[31]
q_b[0] <= altsyncram_l872:auto_generated.q_b[0]
q_b[1] <= altsyncram_l872:auto_generated.q_b[1]
q_b[2] <= altsyncram_l872:auto_generated.q_b[2]
q_b[3] <= altsyncram_l872:auto_generated.q_b[3]
q_b[4] <= altsyncram_l872:auto_generated.q_b[4]
q_b[5] <= altsyncram_l872:auto_generated.q_b[5]
q_b[6] <= altsyncram_l872:auto_generated.q_b[6]
q_b[7] <= altsyncram_l872:auto_generated.q_b[7]
q_b[8] <= altsyncram_l872:auto_generated.q_b[8]
q_b[9] <= altsyncram_l872:auto_generated.q_b[9]
q_b[10] <= altsyncram_l872:auto_generated.q_b[10]
q_b[11] <= altsyncram_l872:auto_generated.q_b[11]
q_b[12] <= altsyncram_l872:auto_generated.q_b[12]
q_b[13] <= altsyncram_l872:auto_generated.q_b[13]
q_b[14] <= altsyncram_l872:auto_generated.q_b[14]
q_b[15] <= altsyncram_l872:auto_generated.q_b[15]
q_b[16] <= altsyncram_l872:auto_generated.q_b[16]
q_b[17] <= altsyncram_l872:auto_generated.q_b[17]
q_b[18] <= altsyncram_l872:auto_generated.q_b[18]
q_b[19] <= altsyncram_l872:auto_generated.q_b[19]
q_b[20] <= altsyncram_l872:auto_generated.q_b[20]
q_b[21] <= altsyncram_l872:auto_generated.q_b[21]
q_b[22] <= altsyncram_l872:auto_generated.q_b[22]
q_b[23] <= altsyncram_l872:auto_generated.q_b[23]
q_b[24] <= altsyncram_l872:auto_generated.q_b[24]
q_b[25] <= altsyncram_l872:auto_generated.q_b[25]
q_b[26] <= altsyncram_l872:auto_generated.q_b[26]
q_b[27] <= altsyncram_l872:auto_generated.q_b[27]
q_b[28] <= altsyncram_l872:auto_generated.q_b[28]
q_b[29] <= altsyncram_l872:auto_generated.q_b[29]
q_b[30] <= altsyncram_l872:auto_generated.q_b[30]
q_b[31] <= altsyncram_l872:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.PRESET
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[3] => oci_ienable[3]~reg0.DATAIN
writedata[4] => oci_ienable[4]~reg0.DATAIN
writedata[5] => oci_ienable[5]~reg0.DATAIN
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_n802:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_n802:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n802:auto_generated.data_a[0]
data_a[1] => altsyncram_n802:auto_generated.data_a[1]
data_a[2] => altsyncram_n802:auto_generated.data_a[2]
data_a[3] => altsyncram_n802:auto_generated.data_a[3]
data_a[4] => altsyncram_n802:auto_generated.data_a[4]
data_a[5] => altsyncram_n802:auto_generated.data_a[5]
data_a[6] => altsyncram_n802:auto_generated.data_a[6]
data_a[7] => altsyncram_n802:auto_generated.data_a[7]
data_a[8] => altsyncram_n802:auto_generated.data_a[8]
data_a[9] => altsyncram_n802:auto_generated.data_a[9]
data_a[10] => altsyncram_n802:auto_generated.data_a[10]
data_a[11] => altsyncram_n802:auto_generated.data_a[11]
data_a[12] => altsyncram_n802:auto_generated.data_a[12]
data_a[13] => altsyncram_n802:auto_generated.data_a[13]
data_a[14] => altsyncram_n802:auto_generated.data_a[14]
data_a[15] => altsyncram_n802:auto_generated.data_a[15]
data_a[16] => altsyncram_n802:auto_generated.data_a[16]
data_a[17] => altsyncram_n802:auto_generated.data_a[17]
data_a[18] => altsyncram_n802:auto_generated.data_a[18]
data_a[19] => altsyncram_n802:auto_generated.data_a[19]
data_a[20] => altsyncram_n802:auto_generated.data_a[20]
data_a[21] => altsyncram_n802:auto_generated.data_a[21]
data_a[22] => altsyncram_n802:auto_generated.data_a[22]
data_a[23] => altsyncram_n802:auto_generated.data_a[23]
data_a[24] => altsyncram_n802:auto_generated.data_a[24]
data_a[25] => altsyncram_n802:auto_generated.data_a[25]
data_a[26] => altsyncram_n802:auto_generated.data_a[26]
data_a[27] => altsyncram_n802:auto_generated.data_a[27]
data_a[28] => altsyncram_n802:auto_generated.data_a[28]
data_a[29] => altsyncram_n802:auto_generated.data_a[29]
data_a[30] => altsyncram_n802:auto_generated.data_a[30]
data_a[31] => altsyncram_n802:auto_generated.data_a[31]
data_a[32] => altsyncram_n802:auto_generated.data_a[32]
data_a[33] => altsyncram_n802:auto_generated.data_a[33]
data_a[34] => altsyncram_n802:auto_generated.data_a[34]
data_a[35] => altsyncram_n802:auto_generated.data_a[35]
data_b[0] => altsyncram_n802:auto_generated.data_b[0]
data_b[1] => altsyncram_n802:auto_generated.data_b[1]
data_b[2] => altsyncram_n802:auto_generated.data_b[2]
data_b[3] => altsyncram_n802:auto_generated.data_b[3]
data_b[4] => altsyncram_n802:auto_generated.data_b[4]
data_b[5] => altsyncram_n802:auto_generated.data_b[5]
data_b[6] => altsyncram_n802:auto_generated.data_b[6]
data_b[7] => altsyncram_n802:auto_generated.data_b[7]
data_b[8] => altsyncram_n802:auto_generated.data_b[8]
data_b[9] => altsyncram_n802:auto_generated.data_b[9]
data_b[10] => altsyncram_n802:auto_generated.data_b[10]
data_b[11] => altsyncram_n802:auto_generated.data_b[11]
data_b[12] => altsyncram_n802:auto_generated.data_b[12]
data_b[13] => altsyncram_n802:auto_generated.data_b[13]
data_b[14] => altsyncram_n802:auto_generated.data_b[14]
data_b[15] => altsyncram_n802:auto_generated.data_b[15]
data_b[16] => altsyncram_n802:auto_generated.data_b[16]
data_b[17] => altsyncram_n802:auto_generated.data_b[17]
data_b[18] => altsyncram_n802:auto_generated.data_b[18]
data_b[19] => altsyncram_n802:auto_generated.data_b[19]
data_b[20] => altsyncram_n802:auto_generated.data_b[20]
data_b[21] => altsyncram_n802:auto_generated.data_b[21]
data_b[22] => altsyncram_n802:auto_generated.data_b[22]
data_b[23] => altsyncram_n802:auto_generated.data_b[23]
data_b[24] => altsyncram_n802:auto_generated.data_b[24]
data_b[25] => altsyncram_n802:auto_generated.data_b[25]
data_b[26] => altsyncram_n802:auto_generated.data_b[26]
data_b[27] => altsyncram_n802:auto_generated.data_b[27]
data_b[28] => altsyncram_n802:auto_generated.data_b[28]
data_b[29] => altsyncram_n802:auto_generated.data_b[29]
data_b[30] => altsyncram_n802:auto_generated.data_b[30]
data_b[31] => altsyncram_n802:auto_generated.data_b[31]
data_b[32] => altsyncram_n802:auto_generated.data_b[32]
data_b[33] => altsyncram_n802:auto_generated.data_b[33]
data_b[34] => altsyncram_n802:auto_generated.data_b[34]
data_b[35] => altsyncram_n802:auto_generated.data_b[35]
address_a[0] => altsyncram_n802:auto_generated.address_a[0]
address_a[1] => altsyncram_n802:auto_generated.address_a[1]
address_a[2] => altsyncram_n802:auto_generated.address_a[2]
address_a[3] => altsyncram_n802:auto_generated.address_a[3]
address_a[4] => altsyncram_n802:auto_generated.address_a[4]
address_a[5] => altsyncram_n802:auto_generated.address_a[5]
address_a[6] => altsyncram_n802:auto_generated.address_a[6]
address_b[0] => altsyncram_n802:auto_generated.address_b[0]
address_b[1] => altsyncram_n802:auto_generated.address_b[1]
address_b[2] => altsyncram_n802:auto_generated.address_b[2]
address_b[3] => altsyncram_n802:auto_generated.address_b[3]
address_b[4] => altsyncram_n802:auto_generated.address_b[4]
address_b[5] => altsyncram_n802:auto_generated.address_b[5]
address_b[6] => altsyncram_n802:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n802:auto_generated.clock0
clock1 => altsyncram_n802:auto_generated.clock1
clocken0 => altsyncram_n802:auto_generated.clocken0
clocken1 => altsyncram_n802:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n802:auto_generated.q_a[0]
q_a[1] <= altsyncram_n802:auto_generated.q_a[1]
q_a[2] <= altsyncram_n802:auto_generated.q_a[2]
q_a[3] <= altsyncram_n802:auto_generated.q_a[3]
q_a[4] <= altsyncram_n802:auto_generated.q_a[4]
q_a[5] <= altsyncram_n802:auto_generated.q_a[5]
q_a[6] <= altsyncram_n802:auto_generated.q_a[6]
q_a[7] <= altsyncram_n802:auto_generated.q_a[7]
q_a[8] <= altsyncram_n802:auto_generated.q_a[8]
q_a[9] <= altsyncram_n802:auto_generated.q_a[9]
q_a[10] <= altsyncram_n802:auto_generated.q_a[10]
q_a[11] <= altsyncram_n802:auto_generated.q_a[11]
q_a[12] <= altsyncram_n802:auto_generated.q_a[12]
q_a[13] <= altsyncram_n802:auto_generated.q_a[13]
q_a[14] <= altsyncram_n802:auto_generated.q_a[14]
q_a[15] <= altsyncram_n802:auto_generated.q_a[15]
q_a[16] <= altsyncram_n802:auto_generated.q_a[16]
q_a[17] <= altsyncram_n802:auto_generated.q_a[17]
q_a[18] <= altsyncram_n802:auto_generated.q_a[18]
q_a[19] <= altsyncram_n802:auto_generated.q_a[19]
q_a[20] <= altsyncram_n802:auto_generated.q_a[20]
q_a[21] <= altsyncram_n802:auto_generated.q_a[21]
q_a[22] <= altsyncram_n802:auto_generated.q_a[22]
q_a[23] <= altsyncram_n802:auto_generated.q_a[23]
q_a[24] <= altsyncram_n802:auto_generated.q_a[24]
q_a[25] <= altsyncram_n802:auto_generated.q_a[25]
q_a[26] <= altsyncram_n802:auto_generated.q_a[26]
q_a[27] <= altsyncram_n802:auto_generated.q_a[27]
q_a[28] <= altsyncram_n802:auto_generated.q_a[28]
q_a[29] <= altsyncram_n802:auto_generated.q_a[29]
q_a[30] <= altsyncram_n802:auto_generated.q_a[30]
q_a[31] <= altsyncram_n802:auto_generated.q_a[31]
q_a[32] <= altsyncram_n802:auto_generated.q_a[32]
q_a[33] <= altsyncram_n802:auto_generated.q_a[33]
q_a[34] <= altsyncram_n802:auto_generated.q_a[34]
q_a[35] <= altsyncram_n802:auto_generated.q_a[35]
q_b[0] <= altsyncram_n802:auto_generated.q_b[0]
q_b[1] <= altsyncram_n802:auto_generated.q_b[1]
q_b[2] <= altsyncram_n802:auto_generated.q_b[2]
q_b[3] <= altsyncram_n802:auto_generated.q_b[3]
q_b[4] <= altsyncram_n802:auto_generated.q_b[4]
q_b[5] <= altsyncram_n802:auto_generated.q_b[5]
q_b[6] <= altsyncram_n802:auto_generated.q_b[6]
q_b[7] <= altsyncram_n802:auto_generated.q_b[7]
q_b[8] <= altsyncram_n802:auto_generated.q_b[8]
q_b[9] <= altsyncram_n802:auto_generated.q_b[9]
q_b[10] <= altsyncram_n802:auto_generated.q_b[10]
q_b[11] <= altsyncram_n802:auto_generated.q_b[11]
q_b[12] <= altsyncram_n802:auto_generated.q_b[12]
q_b[13] <= altsyncram_n802:auto_generated.q_b[13]
q_b[14] <= altsyncram_n802:auto_generated.q_b[14]
q_b[15] <= altsyncram_n802:auto_generated.q_b[15]
q_b[16] <= altsyncram_n802:auto_generated.q_b[16]
q_b[17] <= altsyncram_n802:auto_generated.q_b[17]
q_b[18] <= altsyncram_n802:auto_generated.q_b[18]
q_b[19] <= altsyncram_n802:auto_generated.q_b[19]
q_b[20] <= altsyncram_n802:auto_generated.q_b[20]
q_b[21] <= altsyncram_n802:auto_generated.q_b[21]
q_b[22] <= altsyncram_n802:auto_generated.q_b[22]
q_b[23] <= altsyncram_n802:auto_generated.q_b[23]
q_b[24] <= altsyncram_n802:auto_generated.q_b[24]
q_b[25] <= altsyncram_n802:auto_generated.q_b[25]
q_b[26] <= altsyncram_n802:auto_generated.q_b[26]
q_b[27] <= altsyncram_n802:auto_generated.q_b[27]
q_b[28] <= altsyncram_n802:auto_generated.q_b[28]
q_b[29] <= altsyncram_n802:auto_generated.q_b[29]
q_b[30] <= altsyncram_n802:auto_generated.q_b[30]
q_b[31] <= altsyncram_n802:auto_generated.q_b[31]
q_b[32] <= altsyncram_n802:auto_generated.q_b[32]
q_b[33] <= altsyncram_n802:auto_generated.q_b[33]
q_b[34] <= altsyncram_n802:auto_generated.q_b[34]
q_b[35] <= altsyncram_n802:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_tracemem_a


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port
clk => d1_epcs_flash_controller_0_epcs_control_port_end_xfer~reg0.CLK
clk => epcs_flash_controller_0_epcs_control_port_reg_firsttransfer.CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_addend[0].CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_addend[1].CLK
clk => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[0].CLK
clk => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_epcs_flash_controller_0_epcs_control_port.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_epcs_flash_controller_0_epcs_control_port.CLK
clk => epcs_flash_controller_0_epcs_control_port_slavearbiterlockenable.CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_share_counter[0].CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => epcs_flash_controller_0_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[3] => epcs_flash_controller_0_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[4] => epcs_flash_controller_0_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[5] => epcs_flash_controller_0_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[6] => epcs_flash_controller_0_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[7] => epcs_flash_controller_0_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[8] => epcs_flash_controller_0_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[9] => epcs_flash_controller_0_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[10] => epcs_flash_controller_0_epcs_control_port_address.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN35
cpu_0_data_master_address_to_slave[12] => Equal0.IN34
cpu_0_data_master_address_to_slave[13] => Equal0.IN10
cpu_0_data_master_address_to_slave[14] => Equal0.IN9
cpu_0_data_master_address_to_slave[15] => Equal0.IN8
cpu_0_data_master_address_to_slave[16] => Equal0.IN7
cpu_0_data_master_address_to_slave[17] => Equal0.IN6
cpu_0_data_master_address_to_slave[18] => Equal0.IN5
cpu_0_data_master_address_to_slave[19] => Equal0.IN4
cpu_0_data_master_address_to_slave[20] => Equal0.IN3
cpu_0_data_master_address_to_slave[21] => Equal0.IN2
cpu_0_data_master_address_to_slave[22] => Equal0.IN1
cpu_0_data_master_address_to_slave[23] => Equal0.IN0
cpu_0_data_master_address_to_slave[24] => Equal0.IN33
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port.IN1
cpu_0_data_master_read => epcs_flash_controller_0_epcs_control_port_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port.IN1
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => epcs_flash_controller_0_epcs_control_port_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => epcs_flash_controller_0_epcs_control_port_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => epcs_flash_controller_0_epcs_control_port_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => epcs_flash_controller_0_epcs_control_port_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => epcs_flash_controller_0_epcs_control_port_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => epcs_flash_controller_0_epcs_control_port_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => epcs_flash_controller_0_epcs_control_port_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => epcs_flash_controller_0_epcs_control_port_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => epcs_flash_controller_0_epcs_control_port_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => epcs_flash_controller_0_epcs_control_port_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => epcs_flash_controller_0_epcs_control_port_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => epcs_flash_controller_0_epcs_control_port_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => epcs_flash_controller_0_epcs_control_port_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => epcs_flash_controller_0_epcs_control_port_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => epcs_flash_controller_0_epcs_control_port_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => epcs_flash_controller_0_epcs_control_port_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => epcs_flash_controller_0_epcs_control_port_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => epcs_flash_controller_0_epcs_control_port_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => epcs_flash_controller_0_epcs_control_port_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => epcs_flash_controller_0_epcs_control_port_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => epcs_flash_controller_0_epcs_control_port_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => epcs_flash_controller_0_epcs_control_port_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => epcs_flash_controller_0_epcs_control_port_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => epcs_flash_controller_0_epcs_control_port_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => epcs_flash_controller_0_epcs_control_port_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => epcs_flash_controller_0_epcs_control_port_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => epcs_flash_controller_0_epcs_control_port_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => epcs_flash_controller_0_epcs_control_port_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => epcs_flash_controller_0_epcs_control_port_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => epcs_flash_controller_0_epcs_control_port_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => epcs_flash_controller_0_epcs_control_port_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => epcs_flash_controller_0_epcs_control_port_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => epcs_flash_controller_0_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => epcs_flash_controller_0_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => epcs_flash_controller_0_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => epcs_flash_controller_0_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => epcs_flash_controller_0_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => epcs_flash_controller_0_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => epcs_flash_controller_0_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => epcs_flash_controller_0_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => epcs_flash_controller_0_epcs_control_port_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN35
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN34
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN10
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN9
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN8
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN7
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN6
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN5
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN0
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN33
cpu_0_instruction_master_latency_counter => cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port.IN1
cpu_0_instruction_master_read => epcs_flash_controller_0_epcs_control_port_in_a_read_cycle.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port.IN1
epcs_flash_controller_0_epcs_control_port_dataavailable => epcs_flash_controller_0_epcs_control_port_dataavailable_from_sa.DATAIN
epcs_flash_controller_0_epcs_control_port_endofpacket => epcs_flash_controller_0_epcs_control_port_endofpacket_from_sa.DATAIN
epcs_flash_controller_0_epcs_control_port_irq => epcs_flash_controller_0_epcs_control_port_irq_from_sa.DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[0] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[1] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[2] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[3] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[4] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[5] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[6] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[7] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[8] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[9] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[10] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[11] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[12] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[13] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[14] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[15] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[16] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[17] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[18] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[19] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[20] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[21] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[22] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[23] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[24] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[25] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[26] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[27] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[28] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[29] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[30] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[31] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31].DATAIN
epcs_flash_controller_0_epcs_control_port_readyfordata => epcs_flash_controller_0_epcs_control_port_readyfordata_from_sa.DATAIN
reset_n => epcs_flash_controller_0_epcs_control_port_reset_n.DATAIN
reset_n => d1_epcs_flash_controller_0_epcs_control_port_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_arb_share_counter[0].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_arb_share_counter[1].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_epcs_flash_controller_0_epcs_control_port.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_epcs_flash_controller_0_epcs_control_port.ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[0].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[1].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_arb_addend[0].PRESET
reset_n => epcs_flash_controller_0_epcs_control_port_arb_addend[1].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_reg_firsttransfer.PRESET
cpu_0_data_master_granted_epcs_flash_controller_0_epcs_control_port <= epcs_flash_controller_0_epcs_control_port_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port <= cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port <= cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port <= cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_epcs_flash_controller_0_epcs_control_port <= epcs_flash_controller_0_epcs_control_port_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port <= cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port <= cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port <= cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
d1_epcs_flash_controller_0_epcs_control_port_end_xfer <= d1_epcs_flash_controller_0_epcs_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[0] <= epcs_flash_controller_0_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[1] <= epcs_flash_controller_0_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[2] <= epcs_flash_controller_0_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[3] <= epcs_flash_controller_0_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[4] <= epcs_flash_controller_0_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[5] <= epcs_flash_controller_0_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[6] <= epcs_flash_controller_0_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[7] <= epcs_flash_controller_0_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[8] <= epcs_flash_controller_0_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_chipselect <= epcs_flash_controller_0_epcs_control_port_chipselect.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_dataavailable_from_sa <= epcs_flash_controller_0_epcs_control_port_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_endofpacket_from_sa <= epcs_flash_controller_0_epcs_control_port_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_irq_from_sa <= epcs_flash_controller_0_epcs_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_read_n <= in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0] <= epcs_flash_controller_0_epcs_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1] <= epcs_flash_controller_0_epcs_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2] <= epcs_flash_controller_0_epcs_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3] <= epcs_flash_controller_0_epcs_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4] <= epcs_flash_controller_0_epcs_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5] <= epcs_flash_controller_0_epcs_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6] <= epcs_flash_controller_0_epcs_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7] <= epcs_flash_controller_0_epcs_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8] <= epcs_flash_controller_0_epcs_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9] <= epcs_flash_controller_0_epcs_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10] <= epcs_flash_controller_0_epcs_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11] <= epcs_flash_controller_0_epcs_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12] <= epcs_flash_controller_0_epcs_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13] <= epcs_flash_controller_0_epcs_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14] <= epcs_flash_controller_0_epcs_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15] <= epcs_flash_controller_0_epcs_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16] <= epcs_flash_controller_0_epcs_control_port_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17] <= epcs_flash_controller_0_epcs_control_port_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18] <= epcs_flash_controller_0_epcs_control_port_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19] <= epcs_flash_controller_0_epcs_control_port_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20] <= epcs_flash_controller_0_epcs_control_port_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21] <= epcs_flash_controller_0_epcs_control_port_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22] <= epcs_flash_controller_0_epcs_control_port_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23] <= epcs_flash_controller_0_epcs_control_port_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24] <= epcs_flash_controller_0_epcs_control_port_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25] <= epcs_flash_controller_0_epcs_control_port_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26] <= epcs_flash_controller_0_epcs_control_port_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27] <= epcs_flash_controller_0_epcs_control_port_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28] <= epcs_flash_controller_0_epcs_control_port_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29] <= epcs_flash_controller_0_epcs_control_port_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30] <= epcs_flash_controller_0_epcs_control_port_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31] <= epcs_flash_controller_0_epcs_control_port_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readyfordata_from_sa <= epcs_flash_controller_0_epcs_control_port_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0
address[0] => mem_addr[0].IN2
address[1] => mem_addr[1].IN2
address[2] => mem_addr[2].IN2
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => epcs_select.IN0
chipselect => epcs_select.IN1
clk => clk.IN2
data0 => MISO.IN1
read_n => read_n.IN1
reset_n => reset_n.IN1
write_n => write_n.IN1
writedata[0] => data_from_cpu[0].IN1
writedata[1] => data_from_cpu[1].IN1
writedata[2] => data_from_cpu[2].IN1
writedata[3] => data_from_cpu[3].IN1
writedata[4] => data_from_cpu[4].IN1
writedata[5] => data_from_cpu[5].IN1
writedata[6] => data_from_cpu[6].IN1
writedata[7] => data_from_cpu[7].IN1
writedata[8] => data_from_cpu[8].IN1
writedata[9] => data_from_cpu[9].IN1
writedata[10] => data_from_cpu[10].IN1
writedata[11] => data_from_cpu[11].IN1
writedata[12] => data_from_cpu[12].IN1
writedata[13] => data_from_cpu[13].IN1
writedata[14] => data_from_cpu[14].IN1
writedata[15] => data_from_cpu[15].IN1
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
dataavailable <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.dataavailable
dclk <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.SCLK
endofpacket <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.endofpacket
irq <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.irq
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.readyfordata
sce <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.SS_n
sdo <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.MOSI


|SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => epcs_slave_select_holding_reg[0].CLK
clk => epcs_slave_select_holding_reg[1].CLK
clk => epcs_slave_select_holding_reg[2].CLK
clk => epcs_slave_select_holding_reg[3].CLK
clk => epcs_slave_select_holding_reg[4].CLK
clk => epcs_slave_select_holding_reg[5].CLK
clk => epcs_slave_select_holding_reg[6].CLK
clk => epcs_slave_select_holding_reg[7].CLK
clk => epcs_slave_select_holding_reg[8].CLK
clk => epcs_slave_select_holding_reg[9].CLK
clk => epcs_slave_select_holding_reg[10].CLK
clk => epcs_slave_select_holding_reg[11].CLK
clk => epcs_slave_select_holding_reg[12].CLK
clk => epcs_slave_select_holding_reg[13].CLK
clk => epcs_slave_select_holding_reg[14].CLK
clk => epcs_slave_select_holding_reg[15].CLK
clk => epcs_slave_select_reg[0].CLK
clk => epcs_slave_select_reg[1].CLK
clk => epcs_slave_select_reg[2].CLK
clk => epcs_slave_select_reg[3].CLK
clk => epcs_slave_select_reg[4].CLK
clk => epcs_slave_select_reg[5].CLK
clk => epcs_slave_select_reg[6].CLK
clk => epcs_slave_select_reg[7].CLK
clk => epcs_slave_select_reg[8].CLK
clk => epcs_slave_select_reg[9].CLK
clk => epcs_slave_select_reg[10].CLK
clk => epcs_slave_select_reg[11].CLK
clk => epcs_slave_select_reg[12].CLK
clk => epcs_slave_select_reg[13].CLK
clk => epcs_slave_select_reg[14].CLK
clk => epcs_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => epcs_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => epcs_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => epcs_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => epcs_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => epcs_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => epcs_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => epcs_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => epcs_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => epcs_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => epcs_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => always6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => epcs_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => epcs_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => epcs_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => epcs_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => epcs_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => epcs_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
epcs_select => p1_rd_strobe.IN1
epcs_select => p1_wr_strobe.IN1
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN0
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN1
mem_addr[0] => Equal5.IN31
mem_addr[0] => Equal6.IN1
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN31
mem_addr[1] => Equal3.IN0
mem_addr[1] => Equal4.IN0
mem_addr[1] => Equal5.IN1
mem_addr[1] => Equal6.IN31
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN30
mem_addr[2] => Equal3.IN30
mem_addr[2] => Equal4.IN31
mem_addr[2] => Equal5.IN0
mem_addr[2] => Equal6.IN0
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => epcs_slave_select_reg[0].PRESET
reset_n => epcs_slave_select_reg[1].ACLR
reset_n => epcs_slave_select_reg[2].ACLR
reset_n => epcs_slave_select_reg[3].ACLR
reset_n => epcs_slave_select_reg[4].ACLR
reset_n => epcs_slave_select_reg[5].ACLR
reset_n => epcs_slave_select_reg[6].ACLR
reset_n => epcs_slave_select_reg[7].ACLR
reset_n => epcs_slave_select_reg[8].ACLR
reset_n => epcs_slave_select_reg[9].ACLR
reset_n => epcs_slave_select_reg[10].ACLR
reset_n => epcs_slave_select_reg[11].ACLR
reset_n => epcs_slave_select_reg[12].ACLR
reset_n => epcs_slave_select_reg[13].ACLR
reset_n => epcs_slave_select_reg[14].ACLR
reset_n => epcs_slave_select_reg[15].ACLR
reset_n => epcs_slave_select_holding_reg[0].PRESET
reset_n => epcs_slave_select_holding_reg[1].ACLR
reset_n => epcs_slave_select_holding_reg[2].ACLR
reset_n => epcs_slave_select_holding_reg[3].ACLR
reset_n => epcs_slave_select_holding_reg[4].ACLR
reset_n => epcs_slave_select_holding_reg[5].ACLR
reset_n => epcs_slave_select_holding_reg[6].ACLR
reset_n => epcs_slave_select_holding_reg[7].ACLR
reset_n => epcs_slave_select_holding_reg[8].ACLR
reset_n => epcs_slave_select_holding_reg[9].ACLR
reset_n => epcs_slave_select_holding_reg[10].ACLR
reset_n => epcs_slave_select_holding_reg[11].ACLR
reset_n => epcs_slave_select_holding_reg[12].ACLR
reset_n => epcs_slave_select_holding_reg[13].ACLR
reset_n => epcs_slave_select_holding_reg[14].ACLR
reset_n => epcs_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
write_n => p1_wr_strobe.IN1
MOSI <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
SS_n <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= RRDY.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= EOP.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq_reg.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= TRDY.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tj41:auto_generated.address_a[0]
address_a[1] => altsyncram_tj41:auto_generated.address_a[1]
address_a[2] => altsyncram_tj41:auto_generated.address_a[2]
address_a[3] => altsyncram_tj41:auto_generated.address_a[3]
address_a[4] => altsyncram_tj41:auto_generated.address_a[4]
address_a[5] => altsyncram_tj41:auto_generated.address_a[5]
address_a[6] => altsyncram_tj41:auto_generated.address_a[6]
address_a[7] => altsyncram_tj41:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tj41:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tj41:auto_generated.q_a[0]
q_a[1] <= altsyncram_tj41:auto_generated.q_a[1]
q_a[2] <= altsyncram_tj41:auto_generated.q_a[2]
q_a[3] <= altsyncram_tj41:auto_generated.q_a[3]
q_a[4] <= altsyncram_tj41:auto_generated.q_a[4]
q_a[5] <= altsyncram_tj41:auto_generated.q_a[5]
q_a[6] <= altsyncram_tj41:auto_generated.q_a[6]
q_a[7] <= altsyncram_tj41:auto_generated.q_a[7]
q_a[8] <= altsyncram_tj41:auto_generated.q_a[8]
q_a[9] <= altsyncram_tj41:auto_generated.q_a[9]
q_a[10] <= altsyncram_tj41:auto_generated.q_a[10]
q_a[11] <= altsyncram_tj41:auto_generated.q_a[11]
q_a[12] <= altsyncram_tj41:auto_generated.q_a[12]
q_a[13] <= altsyncram_tj41:auto_generated.q_a[13]
q_a[14] <= altsyncram_tj41:auto_generated.q_a[14]
q_a[15] <= altsyncram_tj41:auto_generated.q_a[15]
q_a[16] <= altsyncram_tj41:auto_generated.q_a[16]
q_a[17] <= altsyncram_tj41:auto_generated.q_a[17]
q_a[18] <= altsyncram_tj41:auto_generated.q_a[18]
q_a[19] <= altsyncram_tj41:auto_generated.q_a[19]
q_a[20] <= altsyncram_tj41:auto_generated.q_a[20]
q_a[21] <= altsyncram_tj41:auto_generated.q_a[21]
q_a[22] <= altsyncram_tj41:auto_generated.q_a[22]
q_a[23] <= altsyncram_tj41:auto_generated.q_a[23]
q_a[24] <= altsyncram_tj41:auto_generated.q_a[24]
q_a[25] <= altsyncram_tj41:auto_generated.q_a[25]
q_a[26] <= altsyncram_tj41:auto_generated.q_a[26]
q_a[27] <= altsyncram_tj41:auto_generated.q_a[27]
q_a[28] <= altsyncram_tj41:auto_generated.q_a[28]
q_a[29] <= altsyncram_tj41:auto_generated.q_a[29]
q_a[30] <= altsyncram_tj41:auto_generated.q_a[30]
q_a[31] <= altsyncram_tj41:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_tj41:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
clk => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => jtag_uart_0_avalon_jtag_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN21
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN2
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN14
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_read => jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => jtag_uart_0_avalon_jtag_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => jtag_uart_0_avalon_jtag_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => jtag_uart_0_avalon_jtag_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => jtag_uart_0_avalon_jtag_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => jtag_uart_0_avalon_jtag_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => jtag_uart_0_avalon_jtag_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => jtag_uart_0_avalon_jtag_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => jtag_uart_0_avalon_jtag_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => jtag_uart_0_avalon_jtag_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => jtag_uart_0_avalon_jtag_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => jtag_uart_0_avalon_jtag_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => jtag_uart_0_avalon_jtag_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => jtag_uart_0_avalon_jtag_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => jtag_uart_0_avalon_jtag_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => jtag_uart_0_avalon_jtag_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => jtag_uart_0_avalon_jtag_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => jtag_uart_0_avalon_jtag_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => jtag_uart_0_avalon_jtag_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => jtag_uart_0_avalon_jtag_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => jtag_uart_0_avalon_jtag_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => jtag_uart_0_avalon_jtag_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => jtag_uart_0_avalon_jtag_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => jtag_uart_0_avalon_jtag_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => jtag_uart_0_avalon_jtag_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => jtag_uart_0_avalon_jtag_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => jtag_uart_0_avalon_jtag_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => jtag_uart_0_avalon_jtag_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => jtag_uart_0_avalon_jtag_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => jtag_uart_0_avalon_jtag_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => jtag_uart_0_avalon_jtag_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => jtag_uart_0_avalon_jtag_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => jtag_uart_0_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_0_avalon_jtag_slave_dataavailable => jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_irq => jtag_uart_0_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_0_avalon_jtag_slave_readyfordata => jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_0_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_0_avalon_jtag_slave_end_xfer <= d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_chipselect <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_0_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_irq_from_sa <= jtag_uart_0_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_read_n <= jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_0_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_0_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_0_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_0_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_0_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_0_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_0_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_0_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_0_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_0_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_0_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_0_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_0_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_0_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_0_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_0_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_0_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_0_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_0_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_0_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_0_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_0_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_0_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_0_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_0_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_0_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_0_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_0_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_0_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_0_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_0_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_0_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_0_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_0_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_write_n <= jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_aq21:auto_generated.data[0]
data[1] => scfifo_aq21:auto_generated.data[1]
data[2] => scfifo_aq21:auto_generated.data[2]
data[3] => scfifo_aq21:auto_generated.data[3]
data[4] => scfifo_aq21:auto_generated.data[4]
data[5] => scfifo_aq21:auto_generated.data[5]
data[6] => scfifo_aq21:auto_generated.data[6]
data[7] => scfifo_aq21:auto_generated.data[7]
q[0] <= scfifo_aq21:auto_generated.q[0]
q[1] <= scfifo_aq21:auto_generated.q[1]
q[2] <= scfifo_aq21:auto_generated.q[2]
q[3] <= scfifo_aq21:auto_generated.q[3]
q[4] <= scfifo_aq21:auto_generated.q[4]
q[5] <= scfifo_aq21:auto_generated.q[5]
q[6] <= scfifo_aq21:auto_generated.q[6]
q[7] <= scfifo_aq21:auto_generated.q[7]
wrreq => scfifo_aq21:auto_generated.wrreq
rdreq => scfifo_aq21:auto_generated.rdreq
clock => scfifo_aq21:auto_generated.clock
aclr => scfifo_aq21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_aq21:auto_generated.empty
full <= scfifo_aq21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_aq21:auto_generated.usedw[0]
usedw[1] <= scfifo_aq21:auto_generated.usedw[1]
usedw[2] <= scfifo_aq21:auto_generated.usedw[2]
usedw[3] <= scfifo_aq21:auto_generated.usedw[3]
usedw[4] <= scfifo_aq21:auto_generated.usedw[4]
usedw[5] <= scfifo_aq21:auto_generated.usedw[5]


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated
aclr => a_dpfifo_h031:dpfifo.aclr
clock => a_dpfifo_h031:dpfifo.clock
data[0] => a_dpfifo_h031:dpfifo.data[0]
data[1] => a_dpfifo_h031:dpfifo.data[1]
data[2] => a_dpfifo_h031:dpfifo.data[2]
data[3] => a_dpfifo_h031:dpfifo.data[3]
data[4] => a_dpfifo_h031:dpfifo.data[4]
data[5] => a_dpfifo_h031:dpfifo.data[5]
data[6] => a_dpfifo_h031:dpfifo.data[6]
data[7] => a_dpfifo_h031:dpfifo.data[7]
empty <= a_dpfifo_h031:dpfifo.empty
full <= a_dpfifo_h031:dpfifo.full
q[0] <= a_dpfifo_h031:dpfifo.q[0]
q[1] <= a_dpfifo_h031:dpfifo.q[1]
q[2] <= a_dpfifo_h031:dpfifo.q[2]
q[3] <= a_dpfifo_h031:dpfifo.q[3]
q[4] <= a_dpfifo_h031:dpfifo.q[4]
q[5] <= a_dpfifo_h031:dpfifo.q[5]
q[6] <= a_dpfifo_h031:dpfifo.q[6]
q[7] <= a_dpfifo_h031:dpfifo.q[7]
rdreq => a_dpfifo_h031:dpfifo.rreq
usedw[0] <= a_dpfifo_h031:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_h031:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_h031:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_h031:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_h031:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_h031:dpfifo.usedw[5]
wrreq => a_dpfifo_h031:dpfifo.wreq


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_omb:rd_ptr_count.aclr
aclr => cntr_omb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_ek21:FIFOram.inclock
clock => dpram_ek21:FIFOram.outclock
clock => cntr_omb:rd_ptr_count.clock
clock => cntr_omb:wr_ptr.clock
data[0] => dpram_ek21:FIFOram.data[0]
data[1] => dpram_ek21:FIFOram.data[1]
data[2] => dpram_ek21:FIFOram.data[2]
data[3] => dpram_ek21:FIFOram.data[3]
data[4] => dpram_ek21:FIFOram.data[4]
data[5] => dpram_ek21:FIFOram.data[5]
data[6] => dpram_ek21:FIFOram.data[6]
data[7] => dpram_ek21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_ek21:FIFOram.q[0]
q[1] <= dpram_ek21:FIFOram.q[1]
q[2] <= dpram_ek21:FIFOram.q[2]
q[3] <= dpram_ek21:FIFOram.q[3]
q[4] <= dpram_ek21:FIFOram.q[4]
q[5] <= dpram_ek21:FIFOram.q[5]
q[6] <= dpram_ek21:FIFOram.q[6]
q[7] <= dpram_ek21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_omb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_omb:rd_ptr_count.sclr
sclr => cntr_omb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_ek21:FIFOram.wren
wreq => cntr_omb:wr_ptr.cnt_en


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_4n7:count_usedw.aclr
clock => cntr_4n7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_4n7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_4n7:count_usedw.updown


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram
data[0] => altsyncram_i0m1:altsyncram1.data_a[0]
data[1] => altsyncram_i0m1:altsyncram1.data_a[1]
data[2] => altsyncram_i0m1:altsyncram1.data_a[2]
data[3] => altsyncram_i0m1:altsyncram1.data_a[3]
data[4] => altsyncram_i0m1:altsyncram1.data_a[4]
data[5] => altsyncram_i0m1:altsyncram1.data_a[5]
data[6] => altsyncram_i0m1:altsyncram1.data_a[6]
data[7] => altsyncram_i0m1:altsyncram1.data_a[7]
inclock => altsyncram_i0m1:altsyncram1.clock0
outclock => altsyncram_i0m1:altsyncram1.clock1
outclocken => altsyncram_i0m1:altsyncram1.clocken1
q[0] <= altsyncram_i0m1:altsyncram1.q_b[0]
q[1] <= altsyncram_i0m1:altsyncram1.q_b[1]
q[2] <= altsyncram_i0m1:altsyncram1.q_b[2]
q[3] <= altsyncram_i0m1:altsyncram1.q_b[3]
q[4] <= altsyncram_i0m1:altsyncram1.q_b[4]
q[5] <= altsyncram_i0m1:altsyncram1.q_b[5]
q[6] <= altsyncram_i0m1:altsyncram1.q_b[6]
q[7] <= altsyncram_i0m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_i0m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i0m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i0m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i0m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_i0m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_i0m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_i0m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i0m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i0m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i0m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_i0m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_i0m1:altsyncram1.address_a[5]
wren => altsyncram_i0m1:altsyncram1.wren_a


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_aq21:auto_generated.data[0]
data[1] => scfifo_aq21:auto_generated.data[1]
data[2] => scfifo_aq21:auto_generated.data[2]
data[3] => scfifo_aq21:auto_generated.data[3]
data[4] => scfifo_aq21:auto_generated.data[4]
data[5] => scfifo_aq21:auto_generated.data[5]
data[6] => scfifo_aq21:auto_generated.data[6]
data[7] => scfifo_aq21:auto_generated.data[7]
q[0] <= scfifo_aq21:auto_generated.q[0]
q[1] <= scfifo_aq21:auto_generated.q[1]
q[2] <= scfifo_aq21:auto_generated.q[2]
q[3] <= scfifo_aq21:auto_generated.q[3]
q[4] <= scfifo_aq21:auto_generated.q[4]
q[5] <= scfifo_aq21:auto_generated.q[5]
q[6] <= scfifo_aq21:auto_generated.q[6]
q[7] <= scfifo_aq21:auto_generated.q[7]
wrreq => scfifo_aq21:auto_generated.wrreq
rdreq => scfifo_aq21:auto_generated.rdreq
clock => scfifo_aq21:auto_generated.clock
aclr => scfifo_aq21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_aq21:auto_generated.empty
full <= scfifo_aq21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_aq21:auto_generated.usedw[0]
usedw[1] <= scfifo_aq21:auto_generated.usedw[1]
usedw[2] <= scfifo_aq21:auto_generated.usedw[2]
usedw[3] <= scfifo_aq21:auto_generated.usedw[3]
usedw[4] <= scfifo_aq21:auto_generated.usedw[4]
usedw[5] <= scfifo_aq21:auto_generated.usedw[5]


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated
aclr => a_dpfifo_h031:dpfifo.aclr
clock => a_dpfifo_h031:dpfifo.clock
data[0] => a_dpfifo_h031:dpfifo.data[0]
data[1] => a_dpfifo_h031:dpfifo.data[1]
data[2] => a_dpfifo_h031:dpfifo.data[2]
data[3] => a_dpfifo_h031:dpfifo.data[3]
data[4] => a_dpfifo_h031:dpfifo.data[4]
data[5] => a_dpfifo_h031:dpfifo.data[5]
data[6] => a_dpfifo_h031:dpfifo.data[6]
data[7] => a_dpfifo_h031:dpfifo.data[7]
empty <= a_dpfifo_h031:dpfifo.empty
full <= a_dpfifo_h031:dpfifo.full
q[0] <= a_dpfifo_h031:dpfifo.q[0]
q[1] <= a_dpfifo_h031:dpfifo.q[1]
q[2] <= a_dpfifo_h031:dpfifo.q[2]
q[3] <= a_dpfifo_h031:dpfifo.q[3]
q[4] <= a_dpfifo_h031:dpfifo.q[4]
q[5] <= a_dpfifo_h031:dpfifo.q[5]
q[6] <= a_dpfifo_h031:dpfifo.q[6]
q[7] <= a_dpfifo_h031:dpfifo.q[7]
rdreq => a_dpfifo_h031:dpfifo.rreq
usedw[0] <= a_dpfifo_h031:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_h031:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_h031:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_h031:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_h031:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_h031:dpfifo.usedw[5]
wrreq => a_dpfifo_h031:dpfifo.wreq


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_omb:rd_ptr_count.aclr
aclr => cntr_omb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_ek21:FIFOram.inclock
clock => dpram_ek21:FIFOram.outclock
clock => cntr_omb:rd_ptr_count.clock
clock => cntr_omb:wr_ptr.clock
data[0] => dpram_ek21:FIFOram.data[0]
data[1] => dpram_ek21:FIFOram.data[1]
data[2] => dpram_ek21:FIFOram.data[2]
data[3] => dpram_ek21:FIFOram.data[3]
data[4] => dpram_ek21:FIFOram.data[4]
data[5] => dpram_ek21:FIFOram.data[5]
data[6] => dpram_ek21:FIFOram.data[6]
data[7] => dpram_ek21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_ek21:FIFOram.q[0]
q[1] <= dpram_ek21:FIFOram.q[1]
q[2] <= dpram_ek21:FIFOram.q[2]
q[3] <= dpram_ek21:FIFOram.q[3]
q[4] <= dpram_ek21:FIFOram.q[4]
q[5] <= dpram_ek21:FIFOram.q[5]
q[6] <= dpram_ek21:FIFOram.q[6]
q[7] <= dpram_ek21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_omb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_omb:rd_ptr_count.sclr
sclr => cntr_omb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_ek21:FIFOram.wren
wreq => cntr_omb:wr_ptr.cnt_en


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_4n7:count_usedw.aclr
clock => cntr_4n7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_4n7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_4n7:count_usedw.updown


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram
data[0] => altsyncram_i0m1:altsyncram1.data_a[0]
data[1] => altsyncram_i0m1:altsyncram1.data_a[1]
data[2] => altsyncram_i0m1:altsyncram1.data_a[2]
data[3] => altsyncram_i0m1:altsyncram1.data_a[3]
data[4] => altsyncram_i0m1:altsyncram1.data_a[4]
data[5] => altsyncram_i0m1:altsyncram1.data_a[5]
data[6] => altsyncram_i0m1:altsyncram1.data_a[6]
data[7] => altsyncram_i0m1:altsyncram1.data_a[7]
inclock => altsyncram_i0m1:altsyncram1.clock0
outclock => altsyncram_i0m1:altsyncram1.clock1
outclocken => altsyncram_i0m1:altsyncram1.clocken1
q[0] <= altsyncram_i0m1:altsyncram1.q_b[0]
q[1] <= altsyncram_i0m1:altsyncram1.q_b[1]
q[2] <= altsyncram_i0m1:altsyncram1.q_b[2]
q[3] <= altsyncram_i0m1:altsyncram1.q_b[3]
q[4] <= altsyncram_i0m1:altsyncram1.q_b[4]
q[5] <= altsyncram_i0m1:altsyncram1.q_b[5]
q[6] <= altsyncram_i0m1:altsyncram1.q_b[6]
q[7] <= altsyncram_i0m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_i0m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i0m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i0m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i0m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_i0m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_i0m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_i0m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i0m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i0m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i0m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_i0m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_i0m1:altsyncram1.address_a[5]
wren => altsyncram_i0m1:altsyncram1.wren_a


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => read_write.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => read_write.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => read_write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => read_write2.CLK
clk => read_write1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => read_write2.ACLR
rst_n => read_write1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => td_shift.DATAB
t_dav => always2.IN1
t_dav => always0.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|motor_0_avalon_slave_0_arbitrator:the_motor_0_avalon_slave_0
clk => d1_motor_0_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => motor_0_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => motor_0_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => motor_0_avalon_slave_0_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN2
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN13
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN7
cpu_0_data_master_address_to_slave[20] => Equal0.IN6
cpu_0_data_master_address_to_slave[21] => Equal0.IN5
cpu_0_data_master_address_to_slave[22] => Equal0.IN4
cpu_0_data_master_address_to_slave[23] => Equal0.IN3
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_motor_0_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_motor_0_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_motor_0_avalon_slave_0.IN1
cpu_0_data_master_read => motor_0_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_motor_0_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_motor_0_avalon_slave_0.IN1
cpu_0_data_master_write => motor_0_avalon_slave_0_write_n.IN1
cpu_0_data_master_writedata[0] => motor_0_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => motor_0_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => motor_0_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => motor_0_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => motor_0_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => motor_0_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => motor_0_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => motor_0_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => motor_0_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => motor_0_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => motor_0_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => motor_0_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => motor_0_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => motor_0_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => motor_0_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => motor_0_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => motor_0_avalon_slave_0_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => motor_0_avalon_slave_0_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => motor_0_avalon_slave_0_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => motor_0_avalon_slave_0_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => motor_0_avalon_slave_0_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => motor_0_avalon_slave_0_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => motor_0_avalon_slave_0_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => motor_0_avalon_slave_0_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => motor_0_avalon_slave_0_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => motor_0_avalon_slave_0_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => motor_0_avalon_slave_0_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => motor_0_avalon_slave_0_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => motor_0_avalon_slave_0_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => motor_0_avalon_slave_0_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => motor_0_avalon_slave_0_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => motor_0_avalon_slave_0_writedata[31].DATAIN
motor_0_avalon_slave_0_readdata[0] => motor_0_avalon_slave_0_readdata_from_sa[0].DATAIN
motor_0_avalon_slave_0_readdata[1] => motor_0_avalon_slave_0_readdata_from_sa[1].DATAIN
motor_0_avalon_slave_0_readdata[2] => motor_0_avalon_slave_0_readdata_from_sa[2].DATAIN
motor_0_avalon_slave_0_readdata[3] => motor_0_avalon_slave_0_readdata_from_sa[3].DATAIN
motor_0_avalon_slave_0_readdata[4] => motor_0_avalon_slave_0_readdata_from_sa[4].DATAIN
motor_0_avalon_slave_0_readdata[5] => motor_0_avalon_slave_0_readdata_from_sa[5].DATAIN
motor_0_avalon_slave_0_readdata[6] => motor_0_avalon_slave_0_readdata_from_sa[6].DATAIN
motor_0_avalon_slave_0_readdata[7] => motor_0_avalon_slave_0_readdata_from_sa[7].DATAIN
motor_0_avalon_slave_0_readdata[8] => motor_0_avalon_slave_0_readdata_from_sa[8].DATAIN
motor_0_avalon_slave_0_readdata[9] => motor_0_avalon_slave_0_readdata_from_sa[9].DATAIN
motor_0_avalon_slave_0_readdata[10] => motor_0_avalon_slave_0_readdata_from_sa[10].DATAIN
motor_0_avalon_slave_0_readdata[11] => motor_0_avalon_slave_0_readdata_from_sa[11].DATAIN
motor_0_avalon_slave_0_readdata[12] => motor_0_avalon_slave_0_readdata_from_sa[12].DATAIN
motor_0_avalon_slave_0_readdata[13] => motor_0_avalon_slave_0_readdata_from_sa[13].DATAIN
motor_0_avalon_slave_0_readdata[14] => motor_0_avalon_slave_0_readdata_from_sa[14].DATAIN
motor_0_avalon_slave_0_readdata[15] => motor_0_avalon_slave_0_readdata_from_sa[15].DATAIN
motor_0_avalon_slave_0_readdata[16] => motor_0_avalon_slave_0_readdata_from_sa[16].DATAIN
motor_0_avalon_slave_0_readdata[17] => motor_0_avalon_slave_0_readdata_from_sa[17].DATAIN
motor_0_avalon_slave_0_readdata[18] => motor_0_avalon_slave_0_readdata_from_sa[18].DATAIN
motor_0_avalon_slave_0_readdata[19] => motor_0_avalon_slave_0_readdata_from_sa[19].DATAIN
motor_0_avalon_slave_0_readdata[20] => motor_0_avalon_slave_0_readdata_from_sa[20].DATAIN
motor_0_avalon_slave_0_readdata[21] => motor_0_avalon_slave_0_readdata_from_sa[21].DATAIN
motor_0_avalon_slave_0_readdata[22] => motor_0_avalon_slave_0_readdata_from_sa[22].DATAIN
motor_0_avalon_slave_0_readdata[23] => motor_0_avalon_slave_0_readdata_from_sa[23].DATAIN
motor_0_avalon_slave_0_readdata[24] => motor_0_avalon_slave_0_readdata_from_sa[24].DATAIN
motor_0_avalon_slave_0_readdata[25] => motor_0_avalon_slave_0_readdata_from_sa[25].DATAIN
motor_0_avalon_slave_0_readdata[26] => motor_0_avalon_slave_0_readdata_from_sa[26].DATAIN
motor_0_avalon_slave_0_readdata[27] => motor_0_avalon_slave_0_readdata_from_sa[27].DATAIN
motor_0_avalon_slave_0_readdata[28] => motor_0_avalon_slave_0_readdata_from_sa[28].DATAIN
motor_0_avalon_slave_0_readdata[29] => motor_0_avalon_slave_0_readdata_from_sa[29].DATAIN
motor_0_avalon_slave_0_readdata[30] => motor_0_avalon_slave_0_readdata_from_sa[30].DATAIN
motor_0_avalon_slave_0_readdata[31] => motor_0_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => motor_0_avalon_slave_0_reset_n.DATAIN
reset_n => d1_motor_0_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_motor_0_avalon_slave_0 <= cpu_0_data_master_qualified_request_motor_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_motor_0_avalon_slave_0 <= cpu_0_data_master_qualified_request_motor_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_motor_0_avalon_slave_0 <= cpu_0_data_master_read_data_valid_motor_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_motor_0_avalon_slave_0 <= cpu_0_data_master_requests_motor_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_motor_0_avalon_slave_0_end_xfer <= d1_motor_0_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_chipselect_n <= cpu_0_data_master_qualified_request_motor_0_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_read_n <= motor_0_avalon_slave_0_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[0] <= motor_0_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[1] <= motor_0_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[2] <= motor_0_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[3] <= motor_0_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[4] <= motor_0_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[5] <= motor_0_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[6] <= motor_0_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[7] <= motor_0_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[8] <= motor_0_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[9] <= motor_0_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[10] <= motor_0_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[11] <= motor_0_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[12] <= motor_0_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[13] <= motor_0_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[14] <= motor_0_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[15] <= motor_0_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[16] <= motor_0_avalon_slave_0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[17] <= motor_0_avalon_slave_0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[18] <= motor_0_avalon_slave_0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[19] <= motor_0_avalon_slave_0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[20] <= motor_0_avalon_slave_0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[21] <= motor_0_avalon_slave_0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[22] <= motor_0_avalon_slave_0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[23] <= motor_0_avalon_slave_0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[24] <= motor_0_avalon_slave_0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[25] <= motor_0_avalon_slave_0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[26] <= motor_0_avalon_slave_0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[27] <= motor_0_avalon_slave_0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[28] <= motor_0_avalon_slave_0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[29] <= motor_0_avalon_slave_0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[30] <= motor_0_avalon_slave_0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_readdata_from_sa[31] <= motor_0_avalon_slave_0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_write_n <= motor_0_avalon_slave_0_write_n.DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
motor_0_avalon_slave_0_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|motor_0:the_motor_0
clk => clk.IN1
rst_n => rst_n.IN1
rd_n => rd_n.IN1
wr_n => wr_n.IN1
cs_n => cs_n.IN1
rddata[0] <= motor:motor_0.rddata
rddata[1] <= motor:motor_0.rddata
rddata[2] <= motor:motor_0.rddata
rddata[3] <= motor:motor_0.rddata
rddata[4] <= motor:motor_0.rddata
rddata[5] <= motor:motor_0.rddata
rddata[6] <= motor:motor_0.rddata
rddata[7] <= motor:motor_0.rddata
rddata[8] <= motor:motor_0.rddata
rddata[9] <= motor:motor_0.rddata
rddata[10] <= motor:motor_0.rddata
rddata[11] <= motor:motor_0.rddata
rddata[12] <= motor:motor_0.rddata
rddata[13] <= motor:motor_0.rddata
rddata[14] <= motor:motor_0.rddata
rddata[15] <= motor:motor_0.rddata
rddata[16] <= motor:motor_0.rddata
rddata[17] <= motor:motor_0.rddata
rddata[18] <= motor:motor_0.rddata
rddata[19] <= motor:motor_0.rddata
rddata[20] <= motor:motor_0.rddata
rddata[21] <= motor:motor_0.rddata
rddata[22] <= motor:motor_0.rddata
rddata[23] <= motor:motor_0.rddata
rddata[24] <= motor:motor_0.rddata
rddata[25] <= motor:motor_0.rddata
rddata[26] <= motor:motor_0.rddata
rddata[27] <= motor:motor_0.rddata
rddata[28] <= motor:motor_0.rddata
rddata[29] <= motor:motor_0.rddata
rddata[30] <= motor:motor_0.rddata
rddata[31] <= motor:motor_0.rddata
wrdata[0] => wrdata[0].IN1
wrdata[1] => wrdata[1].IN1
wrdata[2] => wrdata[2].IN1
wrdata[3] => wrdata[3].IN1
wrdata[4] => wrdata[4].IN1
wrdata[5] => wrdata[5].IN1
wrdata[6] => wrdata[6].IN1
wrdata[7] => wrdata[7].IN1
wrdata[8] => wrdata[8].IN1
wrdata[9] => wrdata[9].IN1
wrdata[10] => wrdata[10].IN1
wrdata[11] => wrdata[11].IN1
wrdata[12] => wrdata[12].IN1
wrdata[13] => wrdata[13].IN1
wrdata[14] => wrdata[14].IN1
wrdata[15] => wrdata[15].IN1
wrdata[16] => wrdata[16].IN1
wrdata[17] => wrdata[17].IN1
wrdata[18] => wrdata[18].IN1
wrdata[19] => wrdata[19].IN1
wrdata[20] => wrdata[20].IN1
wrdata[21] => wrdata[21].IN1
wrdata[22] => wrdata[22].IN1
wrdata[23] => wrdata[23].IN1
wrdata[24] => wrdata[24].IN1
wrdata[25] => wrdata[25].IN1
wrdata[26] => wrdata[26].IN1
wrdata[27] => wrdata[27].IN1
wrdata[28] => wrdata[28].IN1
wrdata[29] => wrdata[29].IN1
wrdata[30] => wrdata[30].IN1
wrdata[31] => wrdata[31].IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
code0[0] => code0[0].IN1
code0[1] => code0[1].IN1
code0[2] => code0[2].IN1
code0[3] => code0[3].IN1
code0[4] => code0[4].IN1
code0[5] => code0[5].IN1
code0[6] => code0[6].IN1
code0[7] => code0[7].IN1
code0[8] => code0[8].IN1
code0[9] => code0[9].IN1
code0[10] => code0[10].IN1
code0[11] => code0[11].IN1
code0[12] => code0[12].IN1
code0[13] => code0[13].IN1
code0[14] => code0[14].IN1
code0[15] => code0[15].IN1
code0[16] => code0[16].IN1
code0[17] => code0[17].IN1
code0[18] => code0[18].IN1
code0[19] => code0[19].IN1
code0[20] => code0[20].IN1
code0[21] => code0[21].IN1
code0[22] => code0[22].IN1
code0[23] => code0[23].IN1
code0[24] => code0[24].IN1
code0[25] => code0[25].IN1
code0[26] => code0[26].IN1
code0[27] => code0[27].IN1
code0[28] => code0[28].IN1
code0[29] => code0[29].IN1
code0[30] => code0[30].IN1
code0[31] => code0[31].IN1
code1[0] => code1[0].IN1
code1[1] => code1[1].IN1
code1[2] => code1[2].IN1
code1[3] => code1[3].IN1
code1[4] => code1[4].IN1
code1[5] => code1[5].IN1
code1[6] => code1[6].IN1
code1[7] => code1[7].IN1
code1[8] => code1[8].IN1
code1[9] => code1[9].IN1
code1[10] => code1[10].IN1
code1[11] => code1[11].IN1
code1[12] => code1[12].IN1
code1[13] => code1[13].IN1
code1[14] => code1[14].IN1
code1[15] => code1[15].IN1
code1[16] => code1[16].IN1
code1[17] => code1[17].IN1
code1[18] => code1[18].IN1
code1[19] => code1[19].IN1
code1[20] => code1[20].IN1
code1[21] => code1[21].IN1
code1[22] => code1[22].IN1
code1[23] => code1[23].IN1
code1[24] => code1[24].IN1
code1[25] => code1[25].IN1
code1[26] => code1[26].IN1
code1[27] => code1[27].IN1
code1[28] => code1[28].IN1
code1[29] => code1[29].IN1
code1[30] => code1[30].IN1
code1[31] => code1[31].IN1
code2[0] => code2[0].IN1
code2[1] => code2[1].IN1
code2[2] => code2[2].IN1
code2[3] => code2[3].IN1
code2[4] => code2[4].IN1
code2[5] => code2[5].IN1
code2[6] => code2[6].IN1
code2[7] => code2[7].IN1
code2[8] => code2[8].IN1
code2[9] => code2[9].IN1
code2[10] => code2[10].IN1
code2[11] => code2[11].IN1
code2[12] => code2[12].IN1
code2[13] => code2[13].IN1
code2[14] => code2[14].IN1
code2[15] => code2[15].IN1
code2[16] => code2[16].IN1
code2[17] => code2[17].IN1
code2[18] => code2[18].IN1
code2[19] => code2[19].IN1
code2[20] => code2[20].IN1
code2[21] => code2[21].IN1
code2[22] => code2[22].IN1
code2[23] => code2[23].IN1
code2[24] => code2[24].IN1
code2[25] => code2[25].IN1
code2[26] => code2[26].IN1
code2[27] => code2[27].IN1
code2[28] => code2[28].IN1
code2[29] => code2[29].IN1
code2[30] => code2[30].IN1
code2[31] => code2[31].IN1
code3[0] => code3[0].IN1
code3[1] => code3[1].IN1
code3[2] => code3[2].IN1
code3[3] => code3[3].IN1
code3[4] => code3[4].IN1
code3[5] => code3[5].IN1
code3[6] => code3[6].IN1
code3[7] => code3[7].IN1
code3[8] => code3[8].IN1
code3[9] => code3[9].IN1
code3[10] => code3[10].IN1
code3[11] => code3[11].IN1
code3[12] => code3[12].IN1
code3[13] => code3[13].IN1
code3[14] => code3[14].IN1
code3[15] => code3[15].IN1
code3[16] => code3[16].IN1
code3[17] => code3[17].IN1
code3[18] => code3[18].IN1
code3[19] => code3[19].IN1
code3[20] => code3[20].IN1
code3[21] => code3[21].IN1
code3[22] => code3[22].IN1
code3[23] => code3[23].IN1
code3[24] => code3[24].IN1
code3[25] => code3[25].IN1
code3[26] => code3[26].IN1
code3[27] => code3[27].IN1
code3[28] => code3[28].IN1
code3[29] => code3[29].IN1
code3[30] => code3[30].IN1
code3[31] => code3[31].IN1
set[0] <= motor:motor_0.set
set[1] <= motor:motor_0.set
set[2] <= motor:motor_0.set
set[3] <= motor:motor_0.set
set[4] <= motor:motor_0.set
set[5] <= motor:motor_0.set
set[6] <= motor:motor_0.set
set[7] <= motor:motor_0.set
set[8] <= motor:motor_0.set
set[9] <= motor:motor_0.set
set[10] <= motor:motor_0.set
set[11] <= motor:motor_0.set
set[12] <= motor:motor_0.set
set[13] <= motor:motor_0.set
set[14] <= motor:motor_0.set
set[15] <= motor:motor_0.set
set[16] <= motor:motor_0.set
set[17] <= motor:motor_0.set
set[18] <= motor:motor_0.set
set[19] <= motor:motor_0.set
set[20] <= motor:motor_0.set
set[21] <= motor:motor_0.set
set[22] <= motor:motor_0.set
set[23] <= motor:motor_0.set
set[24] <= motor:motor_0.set
set[25] <= motor:motor_0.set
set[26] <= motor:motor_0.set
set[27] <= motor:motor_0.set
set[28] <= motor:motor_0.set
set[29] <= motor:motor_0.set
set[30] <= motor:motor_0.set
set[31] <= motor:motor_0.set
A[0] <= motor:motor_0.A
A[1] <= motor:motor_0.A
A[2] <= motor:motor_0.A
A[3] <= motor:motor_0.A
A[4] <= motor:motor_0.A
A[5] <= motor:motor_0.A
A[6] <= motor:motor_0.A
A[7] <= motor:motor_0.A
A[8] <= motor:motor_0.A
A[9] <= motor:motor_0.A
A[10] <= motor:motor_0.A
A[11] <= motor:motor_0.A
A[12] <= motor:motor_0.A
A[13] <= motor:motor_0.A
A[14] <= motor:motor_0.A
A[15] <= motor:motor_0.A
A[16] <= motor:motor_0.A
A[17] <= motor:motor_0.A
A[18] <= motor:motor_0.A
A[19] <= motor:motor_0.A
A[20] <= motor:motor_0.A
A[21] <= motor:motor_0.A
A[22] <= motor:motor_0.A
A[23] <= motor:motor_0.A
A[24] <= motor:motor_0.A
A[25] <= motor:motor_0.A
A[26] <= motor:motor_0.A
A[27] <= motor:motor_0.A
A[28] <= motor:motor_0.A
A[29] <= motor:motor_0.A
A[30] <= motor:motor_0.A
A[31] <= motor:motor_0.A
B[0] <= motor:motor_0.B
B[1] <= motor:motor_0.B
B[2] <= motor:motor_0.B
B[3] <= motor:motor_0.B
B[4] <= motor:motor_0.B
B[5] <= motor:motor_0.B
B[6] <= motor:motor_0.B
B[7] <= motor:motor_0.B
B[8] <= motor:motor_0.B
B[9] <= motor:motor_0.B
B[10] <= motor:motor_0.B
B[11] <= motor:motor_0.B
B[12] <= motor:motor_0.B
B[13] <= motor:motor_0.B
B[14] <= motor:motor_0.B
B[15] <= motor:motor_0.B
B[16] <= motor:motor_0.B
B[17] <= motor:motor_0.B
B[18] <= motor:motor_0.B
B[19] <= motor:motor_0.B
B[20] <= motor:motor_0.B
B[21] <= motor:motor_0.B
B[22] <= motor:motor_0.B
B[23] <= motor:motor_0.B
B[24] <= motor:motor_0.B
B[25] <= motor:motor_0.B
B[26] <= motor:motor_0.B
B[27] <= motor:motor_0.B
B[28] <= motor:motor_0.B
B[29] <= motor:motor_0.B
B[30] <= motor:motor_0.B
B[31] <= motor:motor_0.B
Z_Brushless <= motor:motor_0.Z_Brushless
Z_OpenLoop <= motor:motor_0.Z_OpenLoop


|SMALL_V14|SMALL14_CPU:inst1|motor_0:the_motor_0|motor:motor_0
clk => Z_Brushless~reg0.CLK
clk => Z_OpenLoop~reg0.CLK
clk => set[0]~reg0.CLK
clk => set[1]~reg0.CLK
clk => set[2]~reg0.CLK
clk => set[3]~reg0.CLK
clk => set[4]~reg0.CLK
clk => set[5]~reg0.CLK
clk => set[6]~reg0.CLK
clk => set[7]~reg0.CLK
clk => set[8]~reg0.CLK
clk => set[9]~reg0.CLK
clk => set[10]~reg0.CLK
clk => set[11]~reg0.CLK
clk => set[12]~reg0.CLK
clk => set[13]~reg0.CLK
clk => set[14]~reg0.CLK
clk => set[15]~reg0.CLK
clk => set[16]~reg0.CLK
clk => set[17]~reg0.CLK
clk => set[18]~reg0.CLK
clk => set[19]~reg0.CLK
clk => set[20]~reg0.CLK
clk => set[21]~reg0.CLK
clk => set[22]~reg0.CLK
clk => set[23]~reg0.CLK
clk => set[24]~reg0.CLK
clk => set[25]~reg0.CLK
clk => set[26]~reg0.CLK
clk => set[27]~reg0.CLK
clk => set[28]~reg0.CLK
clk => set[29]~reg0.CLK
clk => set[30]~reg0.CLK
clk => set[31]~reg0.CLK
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
clk => rddata[16]~reg0.CLK
clk => rddata[17]~reg0.CLK
clk => rddata[18]~reg0.CLK
clk => rddata[19]~reg0.CLK
clk => rddata[20]~reg0.CLK
clk => rddata[21]~reg0.CLK
clk => rddata[22]~reg0.CLK
clk => rddata[23]~reg0.CLK
clk => rddata[24]~reg0.CLK
clk => rddata[25]~reg0.CLK
clk => rddata[26]~reg0.CLK
clk => rddata[27]~reg0.CLK
clk => rddata[28]~reg0.CLK
clk => rddata[29]~reg0.CLK
clk => rddata[30]~reg0.CLK
clk => rddata[31]~reg0.CLK
clk => B[0]~reg0.CLK
clk => B[1]~reg0.CLK
clk => B[2]~reg0.CLK
clk => B[3]~reg0.CLK
clk => B[4]~reg0.CLK
clk => B[5]~reg0.CLK
clk => B[6]~reg0.CLK
clk => B[7]~reg0.CLK
clk => B[8]~reg0.CLK
clk => B[9]~reg0.CLK
clk => B[10]~reg0.CLK
clk => B[11]~reg0.CLK
clk => B[12]~reg0.CLK
clk => B[13]~reg0.CLK
clk => B[14]~reg0.CLK
clk => B[15]~reg0.CLK
clk => B[16]~reg0.CLK
clk => B[17]~reg0.CLK
clk => B[18]~reg0.CLK
clk => B[19]~reg0.CLK
clk => B[20]~reg0.CLK
clk => B[21]~reg0.CLK
clk => B[22]~reg0.CLK
clk => B[23]~reg0.CLK
clk => B[24]~reg0.CLK
clk => B[25]~reg0.CLK
clk => B[26]~reg0.CLK
clk => B[27]~reg0.CLK
clk => B[28]~reg0.CLK
clk => B[29]~reg0.CLK
clk => B[30]~reg0.CLK
clk => B[31]~reg0.CLK
clk => A[0]~reg0.CLK
clk => A[1]~reg0.CLK
clk => A[2]~reg0.CLK
clk => A[3]~reg0.CLK
clk => A[4]~reg0.CLK
clk => A[5]~reg0.CLK
clk => A[6]~reg0.CLK
clk => A[7]~reg0.CLK
clk => A[8]~reg0.CLK
clk => A[9]~reg0.CLK
clk => A[10]~reg0.CLK
clk => A[11]~reg0.CLK
clk => A[12]~reg0.CLK
clk => A[13]~reg0.CLK
clk => A[14]~reg0.CLK
clk => A[15]~reg0.CLK
clk => A[16]~reg0.CLK
clk => A[17]~reg0.CLK
clk => A[18]~reg0.CLK
clk => A[19]~reg0.CLK
clk => A[20]~reg0.CLK
clk => A[21]~reg0.CLK
clk => A[22]~reg0.CLK
clk => A[23]~reg0.CLK
clk => A[24]~reg0.CLK
clk => A[25]~reg0.CLK
clk => A[26]~reg0.CLK
clk => A[27]~reg0.CLK
clk => A[28]~reg0.CLK
clk => A[29]~reg0.CLK
clk => A[30]~reg0.CLK
clk => A[31]~reg0.CLK
rst_n => Z_Brushless~reg0.PRESET
rst_n => Z_OpenLoop~reg0.ACLR
rst_n => set[0]~reg0.ACLR
rst_n => set[1]~reg0.ACLR
rst_n => set[2]~reg0.ACLR
rst_n => set[3]~reg0.ACLR
rst_n => set[4]~reg0.ACLR
rst_n => set[5]~reg0.ACLR
rst_n => set[6]~reg0.ACLR
rst_n => set[7]~reg0.ACLR
rst_n => set[8]~reg0.ACLR
rst_n => set[9]~reg0.ACLR
rst_n => set[10]~reg0.ACLR
rst_n => set[11]~reg0.ACLR
rst_n => set[12]~reg0.ACLR
rst_n => set[13]~reg0.ACLR
rst_n => set[14]~reg0.ACLR
rst_n => set[15]~reg0.ACLR
rst_n => set[16]~reg0.ACLR
rst_n => set[17]~reg0.ACLR
rst_n => set[18]~reg0.ACLR
rst_n => set[19]~reg0.ACLR
rst_n => set[20]~reg0.ACLR
rst_n => set[21]~reg0.ACLR
rst_n => set[22]~reg0.ACLR
rst_n => set[23]~reg0.ACLR
rst_n => set[24]~reg0.ACLR
rst_n => set[25]~reg0.ACLR
rst_n => set[26]~reg0.ACLR
rst_n => set[27]~reg0.ACLR
rst_n => set[28]~reg0.ACLR
rst_n => set[29]~reg0.ACLR
rst_n => set[30]~reg0.ACLR
rst_n => set[31]~reg0.ACLR
rst_n => rddata[0]~reg0.ACLR
rst_n => rddata[1]~reg0.ACLR
rst_n => rddata[2]~reg0.ACLR
rst_n => rddata[3]~reg0.ACLR
rst_n => rddata[4]~reg0.ACLR
rst_n => rddata[5]~reg0.ACLR
rst_n => rddata[6]~reg0.ACLR
rst_n => rddata[7]~reg0.ACLR
rst_n => rddata[8]~reg0.ACLR
rst_n => rddata[9]~reg0.ACLR
rst_n => rddata[10]~reg0.ACLR
rst_n => rddata[11]~reg0.ACLR
rst_n => rddata[12]~reg0.ACLR
rst_n => rddata[13]~reg0.ACLR
rst_n => rddata[14]~reg0.ACLR
rst_n => rddata[15]~reg0.ACLR
rst_n => rddata[16]~reg0.ACLR
rst_n => rddata[17]~reg0.ACLR
rst_n => rddata[18]~reg0.ACLR
rst_n => rddata[19]~reg0.ACLR
rst_n => rddata[20]~reg0.ACLR
rst_n => rddata[21]~reg0.ACLR
rst_n => rddata[22]~reg0.ACLR
rst_n => rddata[23]~reg0.ACLR
rst_n => rddata[24]~reg0.ACLR
rst_n => rddata[25]~reg0.ACLR
rst_n => rddata[26]~reg0.ACLR
rst_n => rddata[27]~reg0.ACLR
rst_n => rddata[28]~reg0.ACLR
rst_n => rddata[29]~reg0.ACLR
rst_n => rddata[30]~reg0.ACLR
rst_n => rddata[31]~reg0.ACLR
rst_n => B[0]~reg0.ACLR
rst_n => B[1]~reg0.ACLR
rst_n => B[2]~reg0.PRESET
rst_n => B[3]~reg0.ACLR
rst_n => B[4]~reg0.ACLR
rst_n => B[5]~reg0.PRESET
rst_n => B[6]~reg0.PRESET
rst_n => B[7]~reg0.ACLR
rst_n => B[8]~reg0.ACLR
rst_n => B[9]~reg0.ACLR
rst_n => B[10]~reg0.ACLR
rst_n => B[11]~reg0.ACLR
rst_n => B[12]~reg0.ACLR
rst_n => B[13]~reg0.ACLR
rst_n => B[14]~reg0.ACLR
rst_n => B[15]~reg0.ACLR
rst_n => B[16]~reg0.ACLR
rst_n => B[17]~reg0.ACLR
rst_n => B[18]~reg0.ACLR
rst_n => B[19]~reg0.ACLR
rst_n => B[20]~reg0.ACLR
rst_n => B[21]~reg0.ACLR
rst_n => B[22]~reg0.ACLR
rst_n => B[23]~reg0.ACLR
rst_n => B[24]~reg0.ACLR
rst_n => B[25]~reg0.ACLR
rst_n => B[26]~reg0.ACLR
rst_n => B[27]~reg0.ACLR
rst_n => B[28]~reg0.ACLR
rst_n => B[29]~reg0.ACLR
rst_n => B[30]~reg0.ACLR
rst_n => B[31]~reg0.ACLR
rst_n => A[0]~reg0.ACLR
rst_n => A[1]~reg0.PRESET
rst_n => A[2]~reg0.ACLR
rst_n => A[3]~reg0.PRESET
rst_n => A[4]~reg0.ACLR
rst_n => A[5]~reg0.PRESET
rst_n => A[6]~reg0.ACLR
rst_n => A[7]~reg0.PRESET
rst_n => A[8]~reg0.ACLR
rst_n => A[9]~reg0.ACLR
rst_n => A[10]~reg0.ACLR
rst_n => A[11]~reg0.ACLR
rst_n => A[12]~reg0.ACLR
rst_n => A[13]~reg0.ACLR
rst_n => A[14]~reg0.ACLR
rst_n => A[15]~reg0.ACLR
rst_n => A[16]~reg0.ACLR
rst_n => A[17]~reg0.ACLR
rst_n => A[18]~reg0.ACLR
rst_n => A[19]~reg0.ACLR
rst_n => A[20]~reg0.ACLR
rst_n => A[21]~reg0.ACLR
rst_n => A[22]~reg0.ACLR
rst_n => A[23]~reg0.ACLR
rst_n => A[24]~reg0.ACLR
rst_n => A[25]~reg0.ACLR
rst_n => A[26]~reg0.ACLR
rst_n => A[27]~reg0.ACLR
rst_n => A[28]~reg0.ACLR
rst_n => A[29]~reg0.ACLR
rst_n => A[30]~reg0.ACLR
rst_n => A[31]~reg0.ACLR
rd_n => always0.IN0
wr_n => always0.IN0
cs_n => always0.IN1
cs_n => always0.IN1
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[0] => Z_Brushless.DATAB
wrdata[0] => Z_OpenLoop.DATAB
wrdata[0] => set.DATAB
wrdata[0] => B.DATAB
wrdata[0] => A.DATAB
wrdata[1] => set.DATAB
wrdata[1] => B.DATAB
wrdata[1] => A.DATAB
wrdata[2] => set.DATAB
wrdata[2] => B.DATAB
wrdata[2] => A.DATAB
wrdata[3] => set.DATAB
wrdata[3] => B.DATAB
wrdata[3] => A.DATAB
wrdata[4] => set.DATAB
wrdata[4] => B.DATAB
wrdata[4] => A.DATAB
wrdata[5] => set.DATAB
wrdata[5] => B.DATAB
wrdata[5] => A.DATAB
wrdata[6] => set.DATAB
wrdata[6] => B.DATAB
wrdata[6] => A.DATAB
wrdata[7] => set.DATAB
wrdata[7] => B.DATAB
wrdata[7] => A.DATAB
wrdata[8] => set.DATAB
wrdata[8] => B.DATAB
wrdata[8] => A.DATAB
wrdata[9] => set.DATAB
wrdata[9] => B.DATAB
wrdata[9] => A.DATAB
wrdata[10] => set.DATAB
wrdata[10] => B.DATAB
wrdata[10] => A.DATAB
wrdata[11] => set.DATAB
wrdata[11] => B.DATAB
wrdata[11] => A.DATAB
wrdata[12] => set.DATAB
wrdata[12] => B.DATAB
wrdata[12] => A.DATAB
wrdata[13] => set.DATAB
wrdata[13] => B.DATAB
wrdata[13] => A.DATAB
wrdata[14] => set.DATAB
wrdata[14] => B.DATAB
wrdata[14] => A.DATAB
wrdata[15] => set.DATAB
wrdata[15] => B.DATAB
wrdata[15] => A.DATAB
wrdata[16] => set.DATAB
wrdata[16] => B.DATAB
wrdata[16] => A.DATAB
wrdata[17] => set.DATAB
wrdata[17] => B.DATAB
wrdata[17] => A.DATAB
wrdata[18] => set.DATAB
wrdata[18] => B.DATAB
wrdata[18] => A.DATAB
wrdata[19] => set.DATAB
wrdata[19] => B.DATAB
wrdata[19] => A.DATAB
wrdata[20] => set.DATAB
wrdata[20] => B.DATAB
wrdata[20] => A.DATAB
wrdata[21] => set.DATAB
wrdata[21] => B.DATAB
wrdata[21] => A.DATAB
wrdata[22] => set.DATAB
wrdata[22] => B.DATAB
wrdata[22] => A.DATAB
wrdata[23] => set.DATAB
wrdata[23] => B.DATAB
wrdata[23] => A.DATAB
wrdata[24] => set.DATAB
wrdata[24] => B.DATAB
wrdata[24] => A.DATAB
wrdata[25] => set.DATAB
wrdata[25] => B.DATAB
wrdata[25] => A.DATAB
wrdata[26] => set.DATAB
wrdata[26] => B.DATAB
wrdata[26] => A.DATAB
wrdata[27] => set.DATAB
wrdata[27] => B.DATAB
wrdata[27] => A.DATAB
wrdata[28] => set.DATAB
wrdata[28] => B.DATAB
wrdata[28] => A.DATAB
wrdata[29] => set.DATAB
wrdata[29] => B.DATAB
wrdata[29] => A.DATAB
wrdata[30] => set.DATAB
wrdata[30] => B.DATAB
wrdata[30] => A.DATAB
wrdata[31] => set.DATAB
wrdata[31] => B.DATAB
wrdata[31] => A.DATAB
addr[0] => Equal0.IN2
addr[0] => Equal1.IN2
addr[0] => Equal2.IN0
addr[0] => Equal3.IN2
addr[0] => Equal4.IN1
addr[1] => Equal0.IN1
addr[1] => Equal1.IN1
addr[1] => Equal2.IN2
addr[1] => Equal3.IN0
addr[1] => Equal4.IN0
addr[2] => Equal0.IN0
addr[2] => Equal1.IN0
addr[2] => Equal2.IN1
addr[2] => Equal3.IN1
addr[2] => Equal4.IN2
code0[0] => rddata.DATAB
code0[1] => rddata.DATAB
code0[2] => rddata.DATAB
code0[3] => rddata.DATAB
code0[4] => rddata.DATAB
code0[5] => rddata.DATAB
code0[6] => rddata.DATAB
code0[7] => rddata.DATAB
code0[8] => rddata.DATAB
code0[9] => rddata.DATAB
code0[10] => rddata.DATAB
code0[11] => rddata.DATAB
code0[12] => rddata.DATAB
code0[13] => rddata.DATAB
code0[14] => rddata.DATAB
code0[15] => rddata.DATAB
code0[16] => rddata.DATAB
code0[17] => rddata.DATAB
code0[18] => rddata.DATAB
code0[19] => rddata.DATAB
code0[20] => rddata.DATAB
code0[21] => rddata.DATAB
code0[22] => rddata.DATAB
code0[23] => rddata.DATAB
code0[24] => rddata.DATAB
code0[25] => rddata.DATAB
code0[26] => rddata.DATAB
code0[27] => rddata.DATAB
code0[28] => rddata.DATAB
code0[29] => rddata.DATAB
code0[30] => rddata.DATAB
code0[31] => rddata.DATAB
code1[0] => rddata.DATAB
code1[1] => rddata.DATAB
code1[2] => rddata.DATAB
code1[3] => rddata.DATAB
code1[4] => rddata.DATAB
code1[5] => rddata.DATAB
code1[6] => rddata.DATAB
code1[7] => rddata.DATAB
code1[8] => rddata.DATAB
code1[9] => rddata.DATAB
code1[10] => rddata.DATAB
code1[11] => rddata.DATAB
code1[12] => rddata.DATAB
code1[13] => rddata.DATAB
code1[14] => rddata.DATAB
code1[15] => rddata.DATAB
code1[16] => rddata.DATAB
code1[17] => rddata.DATAB
code1[18] => rddata.DATAB
code1[19] => rddata.DATAB
code1[20] => rddata.DATAB
code1[21] => rddata.DATAB
code1[22] => rddata.DATAB
code1[23] => rddata.DATAB
code1[24] => rddata.DATAB
code1[25] => rddata.DATAB
code1[26] => rddata.DATAB
code1[27] => rddata.DATAB
code1[28] => rddata.DATAB
code1[29] => rddata.DATAB
code1[30] => rddata.DATAB
code1[31] => rddata.DATAB
code2[0] => rddata.DATAB
code2[1] => rddata.DATAB
code2[2] => rddata.DATAB
code2[3] => rddata.DATAB
code2[4] => rddata.DATAB
code2[5] => rddata.DATAB
code2[6] => rddata.DATAB
code2[7] => rddata.DATAB
code2[8] => rddata.DATAB
code2[9] => rddata.DATAB
code2[10] => rddata.DATAB
code2[11] => rddata.DATAB
code2[12] => rddata.DATAB
code2[13] => rddata.DATAB
code2[14] => rddata.DATAB
code2[15] => rddata.DATAB
code2[16] => rddata.DATAB
code2[17] => rddata.DATAB
code2[18] => rddata.DATAB
code2[19] => rddata.DATAB
code2[20] => rddata.DATAB
code2[21] => rddata.DATAB
code2[22] => rddata.DATAB
code2[23] => rddata.DATAB
code2[24] => rddata.DATAB
code2[25] => rddata.DATAB
code2[26] => rddata.DATAB
code2[27] => rddata.DATAB
code2[28] => rddata.DATAB
code2[29] => rddata.DATAB
code2[30] => rddata.DATAB
code2[31] => rddata.DATAB
code3[0] => rddata.DATAB
code3[1] => rddata.DATAB
code3[2] => rddata.DATAB
code3[3] => rddata.DATAB
code3[4] => rddata.DATAB
code3[5] => rddata.DATAB
code3[6] => rddata.DATAB
code3[7] => rddata.DATAB
code3[8] => rddata.DATAB
code3[9] => rddata.DATAB
code3[10] => rddata.DATAB
code3[11] => rddata.DATAB
code3[12] => rddata.DATAB
code3[13] => rddata.DATAB
code3[14] => rddata.DATAB
code3[15] => rddata.DATAB
code3[16] => rddata.DATAB
code3[17] => rddata.DATAB
code3[18] => rddata.DATAB
code3[19] => rddata.DATAB
code3[20] => rddata.DATAB
code3[21] => rddata.DATAB
code3[22] => rddata.DATAB
code3[23] => rddata.DATAB
code3[24] => rddata.DATAB
code3[25] => rddata.DATAB
code3[26] => rddata.DATAB
code3[27] => rddata.DATAB
code3[28] => rddata.DATAB
code3[29] => rddata.DATAB
code3[30] => rddata.DATAB
code3[31] => rddata.DATAB
set[0] <= set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[1] <= set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[2] <= set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[3] <= set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[4] <= set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[5] <= set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[6] <= set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[7] <= set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[8] <= set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[9] <= set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[10] <= set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[11] <= set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[12] <= set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[13] <= set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[14] <= set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[15] <= set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[16] <= set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[17] <= set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[18] <= set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[19] <= set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[20] <= set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[21] <= set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[22] <= set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[23] <= set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[24] <= set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[25] <= set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[26] <= set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[27] <= set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[28] <= set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[29] <= set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[30] <= set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[31] <= set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[16] <= A[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[17] <= A[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[18] <= A[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[19] <= A[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[20] <= A[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[21] <= A[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[22] <= A[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[23] <= A[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[24] <= A[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[25] <= A[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[26] <= A[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[27] <= A[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[28] <= A[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[29] <= A[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[30] <= A[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[31] <= A[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[16] <= B[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[17] <= B[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[18] <= B[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[19] <= B[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[20] <= B[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[21] <= B[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[22] <= B[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[23] <= B[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[24] <= B[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[25] <= B[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[26] <= B[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[27] <= B[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[28] <= B[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[29] <= B[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[30] <= B[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[31] <= B[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_OpenLoop <= Z_OpenLoop~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_Brushless <= Z_Brushless~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|motor_1_avalon_slave_0_arbitrator:the_motor_1_avalon_slave_0
clk => d1_motor_1_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => motor_1_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => motor_1_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => motor_1_avalon_slave_0_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN3
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN2
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN14
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_motor_1_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_motor_1_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_motor_1_avalon_slave_0.IN1
cpu_0_data_master_read => motor_1_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_motor_1_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_motor_1_avalon_slave_0.IN1
cpu_0_data_master_write => motor_1_avalon_slave_0_write_n.IN1
cpu_0_data_master_writedata[0] => motor_1_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => motor_1_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => motor_1_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => motor_1_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => motor_1_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => motor_1_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => motor_1_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => motor_1_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => motor_1_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => motor_1_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => motor_1_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => motor_1_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => motor_1_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => motor_1_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => motor_1_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => motor_1_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => motor_1_avalon_slave_0_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => motor_1_avalon_slave_0_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => motor_1_avalon_slave_0_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => motor_1_avalon_slave_0_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => motor_1_avalon_slave_0_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => motor_1_avalon_slave_0_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => motor_1_avalon_slave_0_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => motor_1_avalon_slave_0_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => motor_1_avalon_slave_0_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => motor_1_avalon_slave_0_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => motor_1_avalon_slave_0_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => motor_1_avalon_slave_0_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => motor_1_avalon_slave_0_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => motor_1_avalon_slave_0_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => motor_1_avalon_slave_0_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => motor_1_avalon_slave_0_writedata[31].DATAIN
motor_1_avalon_slave_0_readdata[0] => motor_1_avalon_slave_0_readdata_from_sa[0].DATAIN
motor_1_avalon_slave_0_readdata[1] => motor_1_avalon_slave_0_readdata_from_sa[1].DATAIN
motor_1_avalon_slave_0_readdata[2] => motor_1_avalon_slave_0_readdata_from_sa[2].DATAIN
motor_1_avalon_slave_0_readdata[3] => motor_1_avalon_slave_0_readdata_from_sa[3].DATAIN
motor_1_avalon_slave_0_readdata[4] => motor_1_avalon_slave_0_readdata_from_sa[4].DATAIN
motor_1_avalon_slave_0_readdata[5] => motor_1_avalon_slave_0_readdata_from_sa[5].DATAIN
motor_1_avalon_slave_0_readdata[6] => motor_1_avalon_slave_0_readdata_from_sa[6].DATAIN
motor_1_avalon_slave_0_readdata[7] => motor_1_avalon_slave_0_readdata_from_sa[7].DATAIN
motor_1_avalon_slave_0_readdata[8] => motor_1_avalon_slave_0_readdata_from_sa[8].DATAIN
motor_1_avalon_slave_0_readdata[9] => motor_1_avalon_slave_0_readdata_from_sa[9].DATAIN
motor_1_avalon_slave_0_readdata[10] => motor_1_avalon_slave_0_readdata_from_sa[10].DATAIN
motor_1_avalon_slave_0_readdata[11] => motor_1_avalon_slave_0_readdata_from_sa[11].DATAIN
motor_1_avalon_slave_0_readdata[12] => motor_1_avalon_slave_0_readdata_from_sa[12].DATAIN
motor_1_avalon_slave_0_readdata[13] => motor_1_avalon_slave_0_readdata_from_sa[13].DATAIN
motor_1_avalon_slave_0_readdata[14] => motor_1_avalon_slave_0_readdata_from_sa[14].DATAIN
motor_1_avalon_slave_0_readdata[15] => motor_1_avalon_slave_0_readdata_from_sa[15].DATAIN
motor_1_avalon_slave_0_readdata[16] => motor_1_avalon_slave_0_readdata_from_sa[16].DATAIN
motor_1_avalon_slave_0_readdata[17] => motor_1_avalon_slave_0_readdata_from_sa[17].DATAIN
motor_1_avalon_slave_0_readdata[18] => motor_1_avalon_slave_0_readdata_from_sa[18].DATAIN
motor_1_avalon_slave_0_readdata[19] => motor_1_avalon_slave_0_readdata_from_sa[19].DATAIN
motor_1_avalon_slave_0_readdata[20] => motor_1_avalon_slave_0_readdata_from_sa[20].DATAIN
motor_1_avalon_slave_0_readdata[21] => motor_1_avalon_slave_0_readdata_from_sa[21].DATAIN
motor_1_avalon_slave_0_readdata[22] => motor_1_avalon_slave_0_readdata_from_sa[22].DATAIN
motor_1_avalon_slave_0_readdata[23] => motor_1_avalon_slave_0_readdata_from_sa[23].DATAIN
motor_1_avalon_slave_0_readdata[24] => motor_1_avalon_slave_0_readdata_from_sa[24].DATAIN
motor_1_avalon_slave_0_readdata[25] => motor_1_avalon_slave_0_readdata_from_sa[25].DATAIN
motor_1_avalon_slave_0_readdata[26] => motor_1_avalon_slave_0_readdata_from_sa[26].DATAIN
motor_1_avalon_slave_0_readdata[27] => motor_1_avalon_slave_0_readdata_from_sa[27].DATAIN
motor_1_avalon_slave_0_readdata[28] => motor_1_avalon_slave_0_readdata_from_sa[28].DATAIN
motor_1_avalon_slave_0_readdata[29] => motor_1_avalon_slave_0_readdata_from_sa[29].DATAIN
motor_1_avalon_slave_0_readdata[30] => motor_1_avalon_slave_0_readdata_from_sa[30].DATAIN
motor_1_avalon_slave_0_readdata[31] => motor_1_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => motor_1_avalon_slave_0_reset_n.DATAIN
reset_n => d1_motor_1_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_motor_1_avalon_slave_0 <= cpu_0_data_master_qualified_request_motor_1_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_motor_1_avalon_slave_0 <= cpu_0_data_master_qualified_request_motor_1_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_motor_1_avalon_slave_0 <= cpu_0_data_master_read_data_valid_motor_1_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_motor_1_avalon_slave_0 <= cpu_0_data_master_requests_motor_1_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_motor_1_avalon_slave_0_end_xfer <= d1_motor_1_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_chipselect_n <= cpu_0_data_master_qualified_request_motor_1_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_read_n <= motor_1_avalon_slave_0_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[0] <= motor_1_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[1] <= motor_1_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[2] <= motor_1_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[3] <= motor_1_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[4] <= motor_1_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[5] <= motor_1_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[6] <= motor_1_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[7] <= motor_1_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[8] <= motor_1_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[9] <= motor_1_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[10] <= motor_1_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[11] <= motor_1_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[12] <= motor_1_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[13] <= motor_1_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[14] <= motor_1_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[15] <= motor_1_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[16] <= motor_1_avalon_slave_0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[17] <= motor_1_avalon_slave_0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[18] <= motor_1_avalon_slave_0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[19] <= motor_1_avalon_slave_0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[20] <= motor_1_avalon_slave_0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[21] <= motor_1_avalon_slave_0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[22] <= motor_1_avalon_slave_0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[23] <= motor_1_avalon_slave_0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[24] <= motor_1_avalon_slave_0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[25] <= motor_1_avalon_slave_0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[26] <= motor_1_avalon_slave_0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[27] <= motor_1_avalon_slave_0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[28] <= motor_1_avalon_slave_0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[29] <= motor_1_avalon_slave_0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[30] <= motor_1_avalon_slave_0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_readdata_from_sa[31] <= motor_1_avalon_slave_0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_write_n <= motor_1_avalon_slave_0_write_n.DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
motor_1_avalon_slave_0_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|motor_1:the_motor_1
clk => clk.IN1
rst_n => rst_n.IN1
rd_n => rd_n.IN1
wr_n => wr_n.IN1
cs_n => cs_n.IN1
rddata[0] <= motor:motor_1.rddata
rddata[1] <= motor:motor_1.rddata
rddata[2] <= motor:motor_1.rddata
rddata[3] <= motor:motor_1.rddata
rddata[4] <= motor:motor_1.rddata
rddata[5] <= motor:motor_1.rddata
rddata[6] <= motor:motor_1.rddata
rddata[7] <= motor:motor_1.rddata
rddata[8] <= motor:motor_1.rddata
rddata[9] <= motor:motor_1.rddata
rddata[10] <= motor:motor_1.rddata
rddata[11] <= motor:motor_1.rddata
rddata[12] <= motor:motor_1.rddata
rddata[13] <= motor:motor_1.rddata
rddata[14] <= motor:motor_1.rddata
rddata[15] <= motor:motor_1.rddata
rddata[16] <= motor:motor_1.rddata
rddata[17] <= motor:motor_1.rddata
rddata[18] <= motor:motor_1.rddata
rddata[19] <= motor:motor_1.rddata
rddata[20] <= motor:motor_1.rddata
rddata[21] <= motor:motor_1.rddata
rddata[22] <= motor:motor_1.rddata
rddata[23] <= motor:motor_1.rddata
rddata[24] <= motor:motor_1.rddata
rddata[25] <= motor:motor_1.rddata
rddata[26] <= motor:motor_1.rddata
rddata[27] <= motor:motor_1.rddata
rddata[28] <= motor:motor_1.rddata
rddata[29] <= motor:motor_1.rddata
rddata[30] <= motor:motor_1.rddata
rddata[31] <= motor:motor_1.rddata
wrdata[0] => wrdata[0].IN1
wrdata[1] => wrdata[1].IN1
wrdata[2] => wrdata[2].IN1
wrdata[3] => wrdata[3].IN1
wrdata[4] => wrdata[4].IN1
wrdata[5] => wrdata[5].IN1
wrdata[6] => wrdata[6].IN1
wrdata[7] => wrdata[7].IN1
wrdata[8] => wrdata[8].IN1
wrdata[9] => wrdata[9].IN1
wrdata[10] => wrdata[10].IN1
wrdata[11] => wrdata[11].IN1
wrdata[12] => wrdata[12].IN1
wrdata[13] => wrdata[13].IN1
wrdata[14] => wrdata[14].IN1
wrdata[15] => wrdata[15].IN1
wrdata[16] => wrdata[16].IN1
wrdata[17] => wrdata[17].IN1
wrdata[18] => wrdata[18].IN1
wrdata[19] => wrdata[19].IN1
wrdata[20] => wrdata[20].IN1
wrdata[21] => wrdata[21].IN1
wrdata[22] => wrdata[22].IN1
wrdata[23] => wrdata[23].IN1
wrdata[24] => wrdata[24].IN1
wrdata[25] => wrdata[25].IN1
wrdata[26] => wrdata[26].IN1
wrdata[27] => wrdata[27].IN1
wrdata[28] => wrdata[28].IN1
wrdata[29] => wrdata[29].IN1
wrdata[30] => wrdata[30].IN1
wrdata[31] => wrdata[31].IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
code0[0] => code0[0].IN1
code0[1] => code0[1].IN1
code0[2] => code0[2].IN1
code0[3] => code0[3].IN1
code0[4] => code0[4].IN1
code0[5] => code0[5].IN1
code0[6] => code0[6].IN1
code0[7] => code0[7].IN1
code0[8] => code0[8].IN1
code0[9] => code0[9].IN1
code0[10] => code0[10].IN1
code0[11] => code0[11].IN1
code0[12] => code0[12].IN1
code0[13] => code0[13].IN1
code0[14] => code0[14].IN1
code0[15] => code0[15].IN1
code0[16] => code0[16].IN1
code0[17] => code0[17].IN1
code0[18] => code0[18].IN1
code0[19] => code0[19].IN1
code0[20] => code0[20].IN1
code0[21] => code0[21].IN1
code0[22] => code0[22].IN1
code0[23] => code0[23].IN1
code0[24] => code0[24].IN1
code0[25] => code0[25].IN1
code0[26] => code0[26].IN1
code0[27] => code0[27].IN1
code0[28] => code0[28].IN1
code0[29] => code0[29].IN1
code0[30] => code0[30].IN1
code0[31] => code0[31].IN1
code1[0] => code1[0].IN1
code1[1] => code1[1].IN1
code1[2] => code1[2].IN1
code1[3] => code1[3].IN1
code1[4] => code1[4].IN1
code1[5] => code1[5].IN1
code1[6] => code1[6].IN1
code1[7] => code1[7].IN1
code1[8] => code1[8].IN1
code1[9] => code1[9].IN1
code1[10] => code1[10].IN1
code1[11] => code1[11].IN1
code1[12] => code1[12].IN1
code1[13] => code1[13].IN1
code1[14] => code1[14].IN1
code1[15] => code1[15].IN1
code1[16] => code1[16].IN1
code1[17] => code1[17].IN1
code1[18] => code1[18].IN1
code1[19] => code1[19].IN1
code1[20] => code1[20].IN1
code1[21] => code1[21].IN1
code1[22] => code1[22].IN1
code1[23] => code1[23].IN1
code1[24] => code1[24].IN1
code1[25] => code1[25].IN1
code1[26] => code1[26].IN1
code1[27] => code1[27].IN1
code1[28] => code1[28].IN1
code1[29] => code1[29].IN1
code1[30] => code1[30].IN1
code1[31] => code1[31].IN1
code2[0] => code2[0].IN1
code2[1] => code2[1].IN1
code2[2] => code2[2].IN1
code2[3] => code2[3].IN1
code2[4] => code2[4].IN1
code2[5] => code2[5].IN1
code2[6] => code2[6].IN1
code2[7] => code2[7].IN1
code2[8] => code2[8].IN1
code2[9] => code2[9].IN1
code2[10] => code2[10].IN1
code2[11] => code2[11].IN1
code2[12] => code2[12].IN1
code2[13] => code2[13].IN1
code2[14] => code2[14].IN1
code2[15] => code2[15].IN1
code2[16] => code2[16].IN1
code2[17] => code2[17].IN1
code2[18] => code2[18].IN1
code2[19] => code2[19].IN1
code2[20] => code2[20].IN1
code2[21] => code2[21].IN1
code2[22] => code2[22].IN1
code2[23] => code2[23].IN1
code2[24] => code2[24].IN1
code2[25] => code2[25].IN1
code2[26] => code2[26].IN1
code2[27] => code2[27].IN1
code2[28] => code2[28].IN1
code2[29] => code2[29].IN1
code2[30] => code2[30].IN1
code2[31] => code2[31].IN1
code3[0] => code3[0].IN1
code3[1] => code3[1].IN1
code3[2] => code3[2].IN1
code3[3] => code3[3].IN1
code3[4] => code3[4].IN1
code3[5] => code3[5].IN1
code3[6] => code3[6].IN1
code3[7] => code3[7].IN1
code3[8] => code3[8].IN1
code3[9] => code3[9].IN1
code3[10] => code3[10].IN1
code3[11] => code3[11].IN1
code3[12] => code3[12].IN1
code3[13] => code3[13].IN1
code3[14] => code3[14].IN1
code3[15] => code3[15].IN1
code3[16] => code3[16].IN1
code3[17] => code3[17].IN1
code3[18] => code3[18].IN1
code3[19] => code3[19].IN1
code3[20] => code3[20].IN1
code3[21] => code3[21].IN1
code3[22] => code3[22].IN1
code3[23] => code3[23].IN1
code3[24] => code3[24].IN1
code3[25] => code3[25].IN1
code3[26] => code3[26].IN1
code3[27] => code3[27].IN1
code3[28] => code3[28].IN1
code3[29] => code3[29].IN1
code3[30] => code3[30].IN1
code3[31] => code3[31].IN1
set[0] <= motor:motor_1.set
set[1] <= motor:motor_1.set
set[2] <= motor:motor_1.set
set[3] <= motor:motor_1.set
set[4] <= motor:motor_1.set
set[5] <= motor:motor_1.set
set[6] <= motor:motor_1.set
set[7] <= motor:motor_1.set
set[8] <= motor:motor_1.set
set[9] <= motor:motor_1.set
set[10] <= motor:motor_1.set
set[11] <= motor:motor_1.set
set[12] <= motor:motor_1.set
set[13] <= motor:motor_1.set
set[14] <= motor:motor_1.set
set[15] <= motor:motor_1.set
set[16] <= motor:motor_1.set
set[17] <= motor:motor_1.set
set[18] <= motor:motor_1.set
set[19] <= motor:motor_1.set
set[20] <= motor:motor_1.set
set[21] <= motor:motor_1.set
set[22] <= motor:motor_1.set
set[23] <= motor:motor_1.set
set[24] <= motor:motor_1.set
set[25] <= motor:motor_1.set
set[26] <= motor:motor_1.set
set[27] <= motor:motor_1.set
set[28] <= motor:motor_1.set
set[29] <= motor:motor_1.set
set[30] <= motor:motor_1.set
set[31] <= motor:motor_1.set
A[0] <= motor:motor_1.A
A[1] <= motor:motor_1.A
A[2] <= motor:motor_1.A
A[3] <= motor:motor_1.A
A[4] <= motor:motor_1.A
A[5] <= motor:motor_1.A
A[6] <= motor:motor_1.A
A[7] <= motor:motor_1.A
A[8] <= motor:motor_1.A
A[9] <= motor:motor_1.A
A[10] <= motor:motor_1.A
A[11] <= motor:motor_1.A
A[12] <= motor:motor_1.A
A[13] <= motor:motor_1.A
A[14] <= motor:motor_1.A
A[15] <= motor:motor_1.A
A[16] <= motor:motor_1.A
A[17] <= motor:motor_1.A
A[18] <= motor:motor_1.A
A[19] <= motor:motor_1.A
A[20] <= motor:motor_1.A
A[21] <= motor:motor_1.A
A[22] <= motor:motor_1.A
A[23] <= motor:motor_1.A
A[24] <= motor:motor_1.A
A[25] <= motor:motor_1.A
A[26] <= motor:motor_1.A
A[27] <= motor:motor_1.A
A[28] <= motor:motor_1.A
A[29] <= motor:motor_1.A
A[30] <= motor:motor_1.A
A[31] <= motor:motor_1.A
B[0] <= motor:motor_1.B
B[1] <= motor:motor_1.B
B[2] <= motor:motor_1.B
B[3] <= motor:motor_1.B
B[4] <= motor:motor_1.B
B[5] <= motor:motor_1.B
B[6] <= motor:motor_1.B
B[7] <= motor:motor_1.B
B[8] <= motor:motor_1.B
B[9] <= motor:motor_1.B
B[10] <= motor:motor_1.B
B[11] <= motor:motor_1.B
B[12] <= motor:motor_1.B
B[13] <= motor:motor_1.B
B[14] <= motor:motor_1.B
B[15] <= motor:motor_1.B
B[16] <= motor:motor_1.B
B[17] <= motor:motor_1.B
B[18] <= motor:motor_1.B
B[19] <= motor:motor_1.B
B[20] <= motor:motor_1.B
B[21] <= motor:motor_1.B
B[22] <= motor:motor_1.B
B[23] <= motor:motor_1.B
B[24] <= motor:motor_1.B
B[25] <= motor:motor_1.B
B[26] <= motor:motor_1.B
B[27] <= motor:motor_1.B
B[28] <= motor:motor_1.B
B[29] <= motor:motor_1.B
B[30] <= motor:motor_1.B
B[31] <= motor:motor_1.B
Z_Brushless <= motor:motor_1.Z_Brushless
Z_OpenLoop <= motor:motor_1.Z_OpenLoop


|SMALL_V14|SMALL14_CPU:inst1|motor_1:the_motor_1|motor:motor_1
clk => Z_Brushless~reg0.CLK
clk => Z_OpenLoop~reg0.CLK
clk => set[0]~reg0.CLK
clk => set[1]~reg0.CLK
clk => set[2]~reg0.CLK
clk => set[3]~reg0.CLK
clk => set[4]~reg0.CLK
clk => set[5]~reg0.CLK
clk => set[6]~reg0.CLK
clk => set[7]~reg0.CLK
clk => set[8]~reg0.CLK
clk => set[9]~reg0.CLK
clk => set[10]~reg0.CLK
clk => set[11]~reg0.CLK
clk => set[12]~reg0.CLK
clk => set[13]~reg0.CLK
clk => set[14]~reg0.CLK
clk => set[15]~reg0.CLK
clk => set[16]~reg0.CLK
clk => set[17]~reg0.CLK
clk => set[18]~reg0.CLK
clk => set[19]~reg0.CLK
clk => set[20]~reg0.CLK
clk => set[21]~reg0.CLK
clk => set[22]~reg0.CLK
clk => set[23]~reg0.CLK
clk => set[24]~reg0.CLK
clk => set[25]~reg0.CLK
clk => set[26]~reg0.CLK
clk => set[27]~reg0.CLK
clk => set[28]~reg0.CLK
clk => set[29]~reg0.CLK
clk => set[30]~reg0.CLK
clk => set[31]~reg0.CLK
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
clk => rddata[16]~reg0.CLK
clk => rddata[17]~reg0.CLK
clk => rddata[18]~reg0.CLK
clk => rddata[19]~reg0.CLK
clk => rddata[20]~reg0.CLK
clk => rddata[21]~reg0.CLK
clk => rddata[22]~reg0.CLK
clk => rddata[23]~reg0.CLK
clk => rddata[24]~reg0.CLK
clk => rddata[25]~reg0.CLK
clk => rddata[26]~reg0.CLK
clk => rddata[27]~reg0.CLK
clk => rddata[28]~reg0.CLK
clk => rddata[29]~reg0.CLK
clk => rddata[30]~reg0.CLK
clk => rddata[31]~reg0.CLK
clk => B[0]~reg0.CLK
clk => B[1]~reg0.CLK
clk => B[2]~reg0.CLK
clk => B[3]~reg0.CLK
clk => B[4]~reg0.CLK
clk => B[5]~reg0.CLK
clk => B[6]~reg0.CLK
clk => B[7]~reg0.CLK
clk => B[8]~reg0.CLK
clk => B[9]~reg0.CLK
clk => B[10]~reg0.CLK
clk => B[11]~reg0.CLK
clk => B[12]~reg0.CLK
clk => B[13]~reg0.CLK
clk => B[14]~reg0.CLK
clk => B[15]~reg0.CLK
clk => B[16]~reg0.CLK
clk => B[17]~reg0.CLK
clk => B[18]~reg0.CLK
clk => B[19]~reg0.CLK
clk => B[20]~reg0.CLK
clk => B[21]~reg0.CLK
clk => B[22]~reg0.CLK
clk => B[23]~reg0.CLK
clk => B[24]~reg0.CLK
clk => B[25]~reg0.CLK
clk => B[26]~reg0.CLK
clk => B[27]~reg0.CLK
clk => B[28]~reg0.CLK
clk => B[29]~reg0.CLK
clk => B[30]~reg0.CLK
clk => B[31]~reg0.CLK
clk => A[0]~reg0.CLK
clk => A[1]~reg0.CLK
clk => A[2]~reg0.CLK
clk => A[3]~reg0.CLK
clk => A[4]~reg0.CLK
clk => A[5]~reg0.CLK
clk => A[6]~reg0.CLK
clk => A[7]~reg0.CLK
clk => A[8]~reg0.CLK
clk => A[9]~reg0.CLK
clk => A[10]~reg0.CLK
clk => A[11]~reg0.CLK
clk => A[12]~reg0.CLK
clk => A[13]~reg0.CLK
clk => A[14]~reg0.CLK
clk => A[15]~reg0.CLK
clk => A[16]~reg0.CLK
clk => A[17]~reg0.CLK
clk => A[18]~reg0.CLK
clk => A[19]~reg0.CLK
clk => A[20]~reg0.CLK
clk => A[21]~reg0.CLK
clk => A[22]~reg0.CLK
clk => A[23]~reg0.CLK
clk => A[24]~reg0.CLK
clk => A[25]~reg0.CLK
clk => A[26]~reg0.CLK
clk => A[27]~reg0.CLK
clk => A[28]~reg0.CLK
clk => A[29]~reg0.CLK
clk => A[30]~reg0.CLK
clk => A[31]~reg0.CLK
rst_n => Z_Brushless~reg0.PRESET
rst_n => Z_OpenLoop~reg0.ACLR
rst_n => set[0]~reg0.ACLR
rst_n => set[1]~reg0.ACLR
rst_n => set[2]~reg0.ACLR
rst_n => set[3]~reg0.ACLR
rst_n => set[4]~reg0.ACLR
rst_n => set[5]~reg0.ACLR
rst_n => set[6]~reg0.ACLR
rst_n => set[7]~reg0.ACLR
rst_n => set[8]~reg0.ACLR
rst_n => set[9]~reg0.ACLR
rst_n => set[10]~reg0.ACLR
rst_n => set[11]~reg0.ACLR
rst_n => set[12]~reg0.ACLR
rst_n => set[13]~reg0.ACLR
rst_n => set[14]~reg0.ACLR
rst_n => set[15]~reg0.ACLR
rst_n => set[16]~reg0.ACLR
rst_n => set[17]~reg0.ACLR
rst_n => set[18]~reg0.ACLR
rst_n => set[19]~reg0.ACLR
rst_n => set[20]~reg0.ACLR
rst_n => set[21]~reg0.ACLR
rst_n => set[22]~reg0.ACLR
rst_n => set[23]~reg0.ACLR
rst_n => set[24]~reg0.ACLR
rst_n => set[25]~reg0.ACLR
rst_n => set[26]~reg0.ACLR
rst_n => set[27]~reg0.ACLR
rst_n => set[28]~reg0.ACLR
rst_n => set[29]~reg0.ACLR
rst_n => set[30]~reg0.ACLR
rst_n => set[31]~reg0.ACLR
rst_n => rddata[0]~reg0.ACLR
rst_n => rddata[1]~reg0.ACLR
rst_n => rddata[2]~reg0.ACLR
rst_n => rddata[3]~reg0.ACLR
rst_n => rddata[4]~reg0.ACLR
rst_n => rddata[5]~reg0.ACLR
rst_n => rddata[6]~reg0.ACLR
rst_n => rddata[7]~reg0.ACLR
rst_n => rddata[8]~reg0.ACLR
rst_n => rddata[9]~reg0.ACLR
rst_n => rddata[10]~reg0.ACLR
rst_n => rddata[11]~reg0.ACLR
rst_n => rddata[12]~reg0.ACLR
rst_n => rddata[13]~reg0.ACLR
rst_n => rddata[14]~reg0.ACLR
rst_n => rddata[15]~reg0.ACLR
rst_n => rddata[16]~reg0.ACLR
rst_n => rddata[17]~reg0.ACLR
rst_n => rddata[18]~reg0.ACLR
rst_n => rddata[19]~reg0.ACLR
rst_n => rddata[20]~reg0.ACLR
rst_n => rddata[21]~reg0.ACLR
rst_n => rddata[22]~reg0.ACLR
rst_n => rddata[23]~reg0.ACLR
rst_n => rddata[24]~reg0.ACLR
rst_n => rddata[25]~reg0.ACLR
rst_n => rddata[26]~reg0.ACLR
rst_n => rddata[27]~reg0.ACLR
rst_n => rddata[28]~reg0.ACLR
rst_n => rddata[29]~reg0.ACLR
rst_n => rddata[30]~reg0.ACLR
rst_n => rddata[31]~reg0.ACLR
rst_n => B[0]~reg0.ACLR
rst_n => B[1]~reg0.ACLR
rst_n => B[2]~reg0.PRESET
rst_n => B[3]~reg0.ACLR
rst_n => B[4]~reg0.ACLR
rst_n => B[5]~reg0.PRESET
rst_n => B[6]~reg0.PRESET
rst_n => B[7]~reg0.ACLR
rst_n => B[8]~reg0.ACLR
rst_n => B[9]~reg0.ACLR
rst_n => B[10]~reg0.ACLR
rst_n => B[11]~reg0.ACLR
rst_n => B[12]~reg0.ACLR
rst_n => B[13]~reg0.ACLR
rst_n => B[14]~reg0.ACLR
rst_n => B[15]~reg0.ACLR
rst_n => B[16]~reg0.ACLR
rst_n => B[17]~reg0.ACLR
rst_n => B[18]~reg0.ACLR
rst_n => B[19]~reg0.ACLR
rst_n => B[20]~reg0.ACLR
rst_n => B[21]~reg0.ACLR
rst_n => B[22]~reg0.ACLR
rst_n => B[23]~reg0.ACLR
rst_n => B[24]~reg0.ACLR
rst_n => B[25]~reg0.ACLR
rst_n => B[26]~reg0.ACLR
rst_n => B[27]~reg0.ACLR
rst_n => B[28]~reg0.ACLR
rst_n => B[29]~reg0.ACLR
rst_n => B[30]~reg0.ACLR
rst_n => B[31]~reg0.ACLR
rst_n => A[0]~reg0.ACLR
rst_n => A[1]~reg0.PRESET
rst_n => A[2]~reg0.ACLR
rst_n => A[3]~reg0.PRESET
rst_n => A[4]~reg0.ACLR
rst_n => A[5]~reg0.PRESET
rst_n => A[6]~reg0.ACLR
rst_n => A[7]~reg0.PRESET
rst_n => A[8]~reg0.ACLR
rst_n => A[9]~reg0.ACLR
rst_n => A[10]~reg0.ACLR
rst_n => A[11]~reg0.ACLR
rst_n => A[12]~reg0.ACLR
rst_n => A[13]~reg0.ACLR
rst_n => A[14]~reg0.ACLR
rst_n => A[15]~reg0.ACLR
rst_n => A[16]~reg0.ACLR
rst_n => A[17]~reg0.ACLR
rst_n => A[18]~reg0.ACLR
rst_n => A[19]~reg0.ACLR
rst_n => A[20]~reg0.ACLR
rst_n => A[21]~reg0.ACLR
rst_n => A[22]~reg0.ACLR
rst_n => A[23]~reg0.ACLR
rst_n => A[24]~reg0.ACLR
rst_n => A[25]~reg0.ACLR
rst_n => A[26]~reg0.ACLR
rst_n => A[27]~reg0.ACLR
rst_n => A[28]~reg0.ACLR
rst_n => A[29]~reg0.ACLR
rst_n => A[30]~reg0.ACLR
rst_n => A[31]~reg0.ACLR
rd_n => always0.IN0
wr_n => always0.IN0
cs_n => always0.IN1
cs_n => always0.IN1
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[0] => Z_Brushless.DATAB
wrdata[0] => Z_OpenLoop.DATAB
wrdata[0] => set.DATAB
wrdata[0] => B.DATAB
wrdata[0] => A.DATAB
wrdata[1] => set.DATAB
wrdata[1] => B.DATAB
wrdata[1] => A.DATAB
wrdata[2] => set.DATAB
wrdata[2] => B.DATAB
wrdata[2] => A.DATAB
wrdata[3] => set.DATAB
wrdata[3] => B.DATAB
wrdata[3] => A.DATAB
wrdata[4] => set.DATAB
wrdata[4] => B.DATAB
wrdata[4] => A.DATAB
wrdata[5] => set.DATAB
wrdata[5] => B.DATAB
wrdata[5] => A.DATAB
wrdata[6] => set.DATAB
wrdata[6] => B.DATAB
wrdata[6] => A.DATAB
wrdata[7] => set.DATAB
wrdata[7] => B.DATAB
wrdata[7] => A.DATAB
wrdata[8] => set.DATAB
wrdata[8] => B.DATAB
wrdata[8] => A.DATAB
wrdata[9] => set.DATAB
wrdata[9] => B.DATAB
wrdata[9] => A.DATAB
wrdata[10] => set.DATAB
wrdata[10] => B.DATAB
wrdata[10] => A.DATAB
wrdata[11] => set.DATAB
wrdata[11] => B.DATAB
wrdata[11] => A.DATAB
wrdata[12] => set.DATAB
wrdata[12] => B.DATAB
wrdata[12] => A.DATAB
wrdata[13] => set.DATAB
wrdata[13] => B.DATAB
wrdata[13] => A.DATAB
wrdata[14] => set.DATAB
wrdata[14] => B.DATAB
wrdata[14] => A.DATAB
wrdata[15] => set.DATAB
wrdata[15] => B.DATAB
wrdata[15] => A.DATAB
wrdata[16] => set.DATAB
wrdata[16] => B.DATAB
wrdata[16] => A.DATAB
wrdata[17] => set.DATAB
wrdata[17] => B.DATAB
wrdata[17] => A.DATAB
wrdata[18] => set.DATAB
wrdata[18] => B.DATAB
wrdata[18] => A.DATAB
wrdata[19] => set.DATAB
wrdata[19] => B.DATAB
wrdata[19] => A.DATAB
wrdata[20] => set.DATAB
wrdata[20] => B.DATAB
wrdata[20] => A.DATAB
wrdata[21] => set.DATAB
wrdata[21] => B.DATAB
wrdata[21] => A.DATAB
wrdata[22] => set.DATAB
wrdata[22] => B.DATAB
wrdata[22] => A.DATAB
wrdata[23] => set.DATAB
wrdata[23] => B.DATAB
wrdata[23] => A.DATAB
wrdata[24] => set.DATAB
wrdata[24] => B.DATAB
wrdata[24] => A.DATAB
wrdata[25] => set.DATAB
wrdata[25] => B.DATAB
wrdata[25] => A.DATAB
wrdata[26] => set.DATAB
wrdata[26] => B.DATAB
wrdata[26] => A.DATAB
wrdata[27] => set.DATAB
wrdata[27] => B.DATAB
wrdata[27] => A.DATAB
wrdata[28] => set.DATAB
wrdata[28] => B.DATAB
wrdata[28] => A.DATAB
wrdata[29] => set.DATAB
wrdata[29] => B.DATAB
wrdata[29] => A.DATAB
wrdata[30] => set.DATAB
wrdata[30] => B.DATAB
wrdata[30] => A.DATAB
wrdata[31] => set.DATAB
wrdata[31] => B.DATAB
wrdata[31] => A.DATAB
addr[0] => Equal0.IN2
addr[0] => Equal1.IN2
addr[0] => Equal2.IN0
addr[0] => Equal3.IN2
addr[0] => Equal4.IN1
addr[1] => Equal0.IN1
addr[1] => Equal1.IN1
addr[1] => Equal2.IN2
addr[1] => Equal3.IN0
addr[1] => Equal4.IN0
addr[2] => Equal0.IN0
addr[2] => Equal1.IN0
addr[2] => Equal2.IN1
addr[2] => Equal3.IN1
addr[2] => Equal4.IN2
code0[0] => rddata.DATAB
code0[1] => rddata.DATAB
code0[2] => rddata.DATAB
code0[3] => rddata.DATAB
code0[4] => rddata.DATAB
code0[5] => rddata.DATAB
code0[6] => rddata.DATAB
code0[7] => rddata.DATAB
code0[8] => rddata.DATAB
code0[9] => rddata.DATAB
code0[10] => rddata.DATAB
code0[11] => rddata.DATAB
code0[12] => rddata.DATAB
code0[13] => rddata.DATAB
code0[14] => rddata.DATAB
code0[15] => rddata.DATAB
code0[16] => rddata.DATAB
code0[17] => rddata.DATAB
code0[18] => rddata.DATAB
code0[19] => rddata.DATAB
code0[20] => rddata.DATAB
code0[21] => rddata.DATAB
code0[22] => rddata.DATAB
code0[23] => rddata.DATAB
code0[24] => rddata.DATAB
code0[25] => rddata.DATAB
code0[26] => rddata.DATAB
code0[27] => rddata.DATAB
code0[28] => rddata.DATAB
code0[29] => rddata.DATAB
code0[30] => rddata.DATAB
code0[31] => rddata.DATAB
code1[0] => rddata.DATAB
code1[1] => rddata.DATAB
code1[2] => rddata.DATAB
code1[3] => rddata.DATAB
code1[4] => rddata.DATAB
code1[5] => rddata.DATAB
code1[6] => rddata.DATAB
code1[7] => rddata.DATAB
code1[8] => rddata.DATAB
code1[9] => rddata.DATAB
code1[10] => rddata.DATAB
code1[11] => rddata.DATAB
code1[12] => rddata.DATAB
code1[13] => rddata.DATAB
code1[14] => rddata.DATAB
code1[15] => rddata.DATAB
code1[16] => rddata.DATAB
code1[17] => rddata.DATAB
code1[18] => rddata.DATAB
code1[19] => rddata.DATAB
code1[20] => rddata.DATAB
code1[21] => rddata.DATAB
code1[22] => rddata.DATAB
code1[23] => rddata.DATAB
code1[24] => rddata.DATAB
code1[25] => rddata.DATAB
code1[26] => rddata.DATAB
code1[27] => rddata.DATAB
code1[28] => rddata.DATAB
code1[29] => rddata.DATAB
code1[30] => rddata.DATAB
code1[31] => rddata.DATAB
code2[0] => rddata.DATAB
code2[1] => rddata.DATAB
code2[2] => rddata.DATAB
code2[3] => rddata.DATAB
code2[4] => rddata.DATAB
code2[5] => rddata.DATAB
code2[6] => rddata.DATAB
code2[7] => rddata.DATAB
code2[8] => rddata.DATAB
code2[9] => rddata.DATAB
code2[10] => rddata.DATAB
code2[11] => rddata.DATAB
code2[12] => rddata.DATAB
code2[13] => rddata.DATAB
code2[14] => rddata.DATAB
code2[15] => rddata.DATAB
code2[16] => rddata.DATAB
code2[17] => rddata.DATAB
code2[18] => rddata.DATAB
code2[19] => rddata.DATAB
code2[20] => rddata.DATAB
code2[21] => rddata.DATAB
code2[22] => rddata.DATAB
code2[23] => rddata.DATAB
code2[24] => rddata.DATAB
code2[25] => rddata.DATAB
code2[26] => rddata.DATAB
code2[27] => rddata.DATAB
code2[28] => rddata.DATAB
code2[29] => rddata.DATAB
code2[30] => rddata.DATAB
code2[31] => rddata.DATAB
code3[0] => rddata.DATAB
code3[1] => rddata.DATAB
code3[2] => rddata.DATAB
code3[3] => rddata.DATAB
code3[4] => rddata.DATAB
code3[5] => rddata.DATAB
code3[6] => rddata.DATAB
code3[7] => rddata.DATAB
code3[8] => rddata.DATAB
code3[9] => rddata.DATAB
code3[10] => rddata.DATAB
code3[11] => rddata.DATAB
code3[12] => rddata.DATAB
code3[13] => rddata.DATAB
code3[14] => rddata.DATAB
code3[15] => rddata.DATAB
code3[16] => rddata.DATAB
code3[17] => rddata.DATAB
code3[18] => rddata.DATAB
code3[19] => rddata.DATAB
code3[20] => rddata.DATAB
code3[21] => rddata.DATAB
code3[22] => rddata.DATAB
code3[23] => rddata.DATAB
code3[24] => rddata.DATAB
code3[25] => rddata.DATAB
code3[26] => rddata.DATAB
code3[27] => rddata.DATAB
code3[28] => rddata.DATAB
code3[29] => rddata.DATAB
code3[30] => rddata.DATAB
code3[31] => rddata.DATAB
set[0] <= set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[1] <= set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[2] <= set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[3] <= set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[4] <= set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[5] <= set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[6] <= set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[7] <= set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[8] <= set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[9] <= set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[10] <= set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[11] <= set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[12] <= set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[13] <= set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[14] <= set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[15] <= set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[16] <= set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[17] <= set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[18] <= set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[19] <= set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[20] <= set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[21] <= set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[22] <= set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[23] <= set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[24] <= set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[25] <= set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[26] <= set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[27] <= set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[28] <= set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[29] <= set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[30] <= set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[31] <= set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[16] <= A[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[17] <= A[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[18] <= A[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[19] <= A[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[20] <= A[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[21] <= A[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[22] <= A[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[23] <= A[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[24] <= A[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[25] <= A[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[26] <= A[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[27] <= A[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[28] <= A[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[29] <= A[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[30] <= A[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[31] <= A[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[16] <= B[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[17] <= B[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[18] <= B[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[19] <= B[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[20] <= B[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[21] <= B[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[22] <= B[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[23] <= B[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[24] <= B[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[25] <= B[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[26] <= B[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[27] <= B[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[28] <= B[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[29] <= B[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[30] <= B[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[31] <= B[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_OpenLoop <= Z_OpenLoop~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_Brushless <= Z_Brushless~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|motor_2_avalon_slave_0_arbitrator:the_motor_2_avalon_slave_0
clk => d1_motor_2_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => motor_2_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => motor_2_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => motor_2_avalon_slave_0_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN3
cpu_0_data_master_address_to_slave[7] => Equal0.IN2
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN14
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_motor_2_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_motor_2_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_motor_2_avalon_slave_0.IN1
cpu_0_data_master_read => motor_2_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_motor_2_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_motor_2_avalon_slave_0.IN1
cpu_0_data_master_write => motor_2_avalon_slave_0_write_n.IN1
cpu_0_data_master_writedata[0] => motor_2_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => motor_2_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => motor_2_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => motor_2_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => motor_2_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => motor_2_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => motor_2_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => motor_2_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => motor_2_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => motor_2_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => motor_2_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => motor_2_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => motor_2_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => motor_2_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => motor_2_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => motor_2_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => motor_2_avalon_slave_0_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => motor_2_avalon_slave_0_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => motor_2_avalon_slave_0_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => motor_2_avalon_slave_0_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => motor_2_avalon_slave_0_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => motor_2_avalon_slave_0_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => motor_2_avalon_slave_0_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => motor_2_avalon_slave_0_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => motor_2_avalon_slave_0_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => motor_2_avalon_slave_0_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => motor_2_avalon_slave_0_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => motor_2_avalon_slave_0_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => motor_2_avalon_slave_0_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => motor_2_avalon_slave_0_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => motor_2_avalon_slave_0_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => motor_2_avalon_slave_0_writedata[31].DATAIN
motor_2_avalon_slave_0_readdata[0] => motor_2_avalon_slave_0_readdata_from_sa[0].DATAIN
motor_2_avalon_slave_0_readdata[1] => motor_2_avalon_slave_0_readdata_from_sa[1].DATAIN
motor_2_avalon_slave_0_readdata[2] => motor_2_avalon_slave_0_readdata_from_sa[2].DATAIN
motor_2_avalon_slave_0_readdata[3] => motor_2_avalon_slave_0_readdata_from_sa[3].DATAIN
motor_2_avalon_slave_0_readdata[4] => motor_2_avalon_slave_0_readdata_from_sa[4].DATAIN
motor_2_avalon_slave_0_readdata[5] => motor_2_avalon_slave_0_readdata_from_sa[5].DATAIN
motor_2_avalon_slave_0_readdata[6] => motor_2_avalon_slave_0_readdata_from_sa[6].DATAIN
motor_2_avalon_slave_0_readdata[7] => motor_2_avalon_slave_0_readdata_from_sa[7].DATAIN
motor_2_avalon_slave_0_readdata[8] => motor_2_avalon_slave_0_readdata_from_sa[8].DATAIN
motor_2_avalon_slave_0_readdata[9] => motor_2_avalon_slave_0_readdata_from_sa[9].DATAIN
motor_2_avalon_slave_0_readdata[10] => motor_2_avalon_slave_0_readdata_from_sa[10].DATAIN
motor_2_avalon_slave_0_readdata[11] => motor_2_avalon_slave_0_readdata_from_sa[11].DATAIN
motor_2_avalon_slave_0_readdata[12] => motor_2_avalon_slave_0_readdata_from_sa[12].DATAIN
motor_2_avalon_slave_0_readdata[13] => motor_2_avalon_slave_0_readdata_from_sa[13].DATAIN
motor_2_avalon_slave_0_readdata[14] => motor_2_avalon_slave_0_readdata_from_sa[14].DATAIN
motor_2_avalon_slave_0_readdata[15] => motor_2_avalon_slave_0_readdata_from_sa[15].DATAIN
motor_2_avalon_slave_0_readdata[16] => motor_2_avalon_slave_0_readdata_from_sa[16].DATAIN
motor_2_avalon_slave_0_readdata[17] => motor_2_avalon_slave_0_readdata_from_sa[17].DATAIN
motor_2_avalon_slave_0_readdata[18] => motor_2_avalon_slave_0_readdata_from_sa[18].DATAIN
motor_2_avalon_slave_0_readdata[19] => motor_2_avalon_slave_0_readdata_from_sa[19].DATAIN
motor_2_avalon_slave_0_readdata[20] => motor_2_avalon_slave_0_readdata_from_sa[20].DATAIN
motor_2_avalon_slave_0_readdata[21] => motor_2_avalon_slave_0_readdata_from_sa[21].DATAIN
motor_2_avalon_slave_0_readdata[22] => motor_2_avalon_slave_0_readdata_from_sa[22].DATAIN
motor_2_avalon_slave_0_readdata[23] => motor_2_avalon_slave_0_readdata_from_sa[23].DATAIN
motor_2_avalon_slave_0_readdata[24] => motor_2_avalon_slave_0_readdata_from_sa[24].DATAIN
motor_2_avalon_slave_0_readdata[25] => motor_2_avalon_slave_0_readdata_from_sa[25].DATAIN
motor_2_avalon_slave_0_readdata[26] => motor_2_avalon_slave_0_readdata_from_sa[26].DATAIN
motor_2_avalon_slave_0_readdata[27] => motor_2_avalon_slave_0_readdata_from_sa[27].DATAIN
motor_2_avalon_slave_0_readdata[28] => motor_2_avalon_slave_0_readdata_from_sa[28].DATAIN
motor_2_avalon_slave_0_readdata[29] => motor_2_avalon_slave_0_readdata_from_sa[29].DATAIN
motor_2_avalon_slave_0_readdata[30] => motor_2_avalon_slave_0_readdata_from_sa[30].DATAIN
motor_2_avalon_slave_0_readdata[31] => motor_2_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => motor_2_avalon_slave_0_reset_n.DATAIN
reset_n => d1_motor_2_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_motor_2_avalon_slave_0 <= cpu_0_data_master_qualified_request_motor_2_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_motor_2_avalon_slave_0 <= cpu_0_data_master_qualified_request_motor_2_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_motor_2_avalon_slave_0 <= cpu_0_data_master_read_data_valid_motor_2_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_motor_2_avalon_slave_0 <= cpu_0_data_master_requests_motor_2_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_motor_2_avalon_slave_0_end_xfer <= d1_motor_2_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_chipselect_n <= cpu_0_data_master_qualified_request_motor_2_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_read_n <= motor_2_avalon_slave_0_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[0] <= motor_2_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[1] <= motor_2_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[2] <= motor_2_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[3] <= motor_2_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[4] <= motor_2_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[5] <= motor_2_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[6] <= motor_2_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[7] <= motor_2_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[8] <= motor_2_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[9] <= motor_2_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[10] <= motor_2_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[11] <= motor_2_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[12] <= motor_2_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[13] <= motor_2_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[14] <= motor_2_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[15] <= motor_2_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[16] <= motor_2_avalon_slave_0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[17] <= motor_2_avalon_slave_0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[18] <= motor_2_avalon_slave_0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[19] <= motor_2_avalon_slave_0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[20] <= motor_2_avalon_slave_0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[21] <= motor_2_avalon_slave_0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[22] <= motor_2_avalon_slave_0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[23] <= motor_2_avalon_slave_0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[24] <= motor_2_avalon_slave_0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[25] <= motor_2_avalon_slave_0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[26] <= motor_2_avalon_slave_0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[27] <= motor_2_avalon_slave_0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[28] <= motor_2_avalon_slave_0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[29] <= motor_2_avalon_slave_0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[30] <= motor_2_avalon_slave_0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_readdata_from_sa[31] <= motor_2_avalon_slave_0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_write_n <= motor_2_avalon_slave_0_write_n.DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
motor_2_avalon_slave_0_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|motor_2:the_motor_2
clk => clk.IN1
rst_n => rst_n.IN1
rd_n => rd_n.IN1
wr_n => wr_n.IN1
cs_n => cs_n.IN1
rddata[0] <= motor:motor_2.rddata
rddata[1] <= motor:motor_2.rddata
rddata[2] <= motor:motor_2.rddata
rddata[3] <= motor:motor_2.rddata
rddata[4] <= motor:motor_2.rddata
rddata[5] <= motor:motor_2.rddata
rddata[6] <= motor:motor_2.rddata
rddata[7] <= motor:motor_2.rddata
rddata[8] <= motor:motor_2.rddata
rddata[9] <= motor:motor_2.rddata
rddata[10] <= motor:motor_2.rddata
rddata[11] <= motor:motor_2.rddata
rddata[12] <= motor:motor_2.rddata
rddata[13] <= motor:motor_2.rddata
rddata[14] <= motor:motor_2.rddata
rddata[15] <= motor:motor_2.rddata
rddata[16] <= motor:motor_2.rddata
rddata[17] <= motor:motor_2.rddata
rddata[18] <= motor:motor_2.rddata
rddata[19] <= motor:motor_2.rddata
rddata[20] <= motor:motor_2.rddata
rddata[21] <= motor:motor_2.rddata
rddata[22] <= motor:motor_2.rddata
rddata[23] <= motor:motor_2.rddata
rddata[24] <= motor:motor_2.rddata
rddata[25] <= motor:motor_2.rddata
rddata[26] <= motor:motor_2.rddata
rddata[27] <= motor:motor_2.rddata
rddata[28] <= motor:motor_2.rddata
rddata[29] <= motor:motor_2.rddata
rddata[30] <= motor:motor_2.rddata
rddata[31] <= motor:motor_2.rddata
wrdata[0] => wrdata[0].IN1
wrdata[1] => wrdata[1].IN1
wrdata[2] => wrdata[2].IN1
wrdata[3] => wrdata[3].IN1
wrdata[4] => wrdata[4].IN1
wrdata[5] => wrdata[5].IN1
wrdata[6] => wrdata[6].IN1
wrdata[7] => wrdata[7].IN1
wrdata[8] => wrdata[8].IN1
wrdata[9] => wrdata[9].IN1
wrdata[10] => wrdata[10].IN1
wrdata[11] => wrdata[11].IN1
wrdata[12] => wrdata[12].IN1
wrdata[13] => wrdata[13].IN1
wrdata[14] => wrdata[14].IN1
wrdata[15] => wrdata[15].IN1
wrdata[16] => wrdata[16].IN1
wrdata[17] => wrdata[17].IN1
wrdata[18] => wrdata[18].IN1
wrdata[19] => wrdata[19].IN1
wrdata[20] => wrdata[20].IN1
wrdata[21] => wrdata[21].IN1
wrdata[22] => wrdata[22].IN1
wrdata[23] => wrdata[23].IN1
wrdata[24] => wrdata[24].IN1
wrdata[25] => wrdata[25].IN1
wrdata[26] => wrdata[26].IN1
wrdata[27] => wrdata[27].IN1
wrdata[28] => wrdata[28].IN1
wrdata[29] => wrdata[29].IN1
wrdata[30] => wrdata[30].IN1
wrdata[31] => wrdata[31].IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
code0[0] => code0[0].IN1
code0[1] => code0[1].IN1
code0[2] => code0[2].IN1
code0[3] => code0[3].IN1
code0[4] => code0[4].IN1
code0[5] => code0[5].IN1
code0[6] => code0[6].IN1
code0[7] => code0[7].IN1
code0[8] => code0[8].IN1
code0[9] => code0[9].IN1
code0[10] => code0[10].IN1
code0[11] => code0[11].IN1
code0[12] => code0[12].IN1
code0[13] => code0[13].IN1
code0[14] => code0[14].IN1
code0[15] => code0[15].IN1
code0[16] => code0[16].IN1
code0[17] => code0[17].IN1
code0[18] => code0[18].IN1
code0[19] => code0[19].IN1
code0[20] => code0[20].IN1
code0[21] => code0[21].IN1
code0[22] => code0[22].IN1
code0[23] => code0[23].IN1
code0[24] => code0[24].IN1
code0[25] => code0[25].IN1
code0[26] => code0[26].IN1
code0[27] => code0[27].IN1
code0[28] => code0[28].IN1
code0[29] => code0[29].IN1
code0[30] => code0[30].IN1
code0[31] => code0[31].IN1
code1[0] => code1[0].IN1
code1[1] => code1[1].IN1
code1[2] => code1[2].IN1
code1[3] => code1[3].IN1
code1[4] => code1[4].IN1
code1[5] => code1[5].IN1
code1[6] => code1[6].IN1
code1[7] => code1[7].IN1
code1[8] => code1[8].IN1
code1[9] => code1[9].IN1
code1[10] => code1[10].IN1
code1[11] => code1[11].IN1
code1[12] => code1[12].IN1
code1[13] => code1[13].IN1
code1[14] => code1[14].IN1
code1[15] => code1[15].IN1
code1[16] => code1[16].IN1
code1[17] => code1[17].IN1
code1[18] => code1[18].IN1
code1[19] => code1[19].IN1
code1[20] => code1[20].IN1
code1[21] => code1[21].IN1
code1[22] => code1[22].IN1
code1[23] => code1[23].IN1
code1[24] => code1[24].IN1
code1[25] => code1[25].IN1
code1[26] => code1[26].IN1
code1[27] => code1[27].IN1
code1[28] => code1[28].IN1
code1[29] => code1[29].IN1
code1[30] => code1[30].IN1
code1[31] => code1[31].IN1
code2[0] => code2[0].IN1
code2[1] => code2[1].IN1
code2[2] => code2[2].IN1
code2[3] => code2[3].IN1
code2[4] => code2[4].IN1
code2[5] => code2[5].IN1
code2[6] => code2[6].IN1
code2[7] => code2[7].IN1
code2[8] => code2[8].IN1
code2[9] => code2[9].IN1
code2[10] => code2[10].IN1
code2[11] => code2[11].IN1
code2[12] => code2[12].IN1
code2[13] => code2[13].IN1
code2[14] => code2[14].IN1
code2[15] => code2[15].IN1
code2[16] => code2[16].IN1
code2[17] => code2[17].IN1
code2[18] => code2[18].IN1
code2[19] => code2[19].IN1
code2[20] => code2[20].IN1
code2[21] => code2[21].IN1
code2[22] => code2[22].IN1
code2[23] => code2[23].IN1
code2[24] => code2[24].IN1
code2[25] => code2[25].IN1
code2[26] => code2[26].IN1
code2[27] => code2[27].IN1
code2[28] => code2[28].IN1
code2[29] => code2[29].IN1
code2[30] => code2[30].IN1
code2[31] => code2[31].IN1
code3[0] => code3[0].IN1
code3[1] => code3[1].IN1
code3[2] => code3[2].IN1
code3[3] => code3[3].IN1
code3[4] => code3[4].IN1
code3[5] => code3[5].IN1
code3[6] => code3[6].IN1
code3[7] => code3[7].IN1
code3[8] => code3[8].IN1
code3[9] => code3[9].IN1
code3[10] => code3[10].IN1
code3[11] => code3[11].IN1
code3[12] => code3[12].IN1
code3[13] => code3[13].IN1
code3[14] => code3[14].IN1
code3[15] => code3[15].IN1
code3[16] => code3[16].IN1
code3[17] => code3[17].IN1
code3[18] => code3[18].IN1
code3[19] => code3[19].IN1
code3[20] => code3[20].IN1
code3[21] => code3[21].IN1
code3[22] => code3[22].IN1
code3[23] => code3[23].IN1
code3[24] => code3[24].IN1
code3[25] => code3[25].IN1
code3[26] => code3[26].IN1
code3[27] => code3[27].IN1
code3[28] => code3[28].IN1
code3[29] => code3[29].IN1
code3[30] => code3[30].IN1
code3[31] => code3[31].IN1
set[0] <= motor:motor_2.set
set[1] <= motor:motor_2.set
set[2] <= motor:motor_2.set
set[3] <= motor:motor_2.set
set[4] <= motor:motor_2.set
set[5] <= motor:motor_2.set
set[6] <= motor:motor_2.set
set[7] <= motor:motor_2.set
set[8] <= motor:motor_2.set
set[9] <= motor:motor_2.set
set[10] <= motor:motor_2.set
set[11] <= motor:motor_2.set
set[12] <= motor:motor_2.set
set[13] <= motor:motor_2.set
set[14] <= motor:motor_2.set
set[15] <= motor:motor_2.set
set[16] <= motor:motor_2.set
set[17] <= motor:motor_2.set
set[18] <= motor:motor_2.set
set[19] <= motor:motor_2.set
set[20] <= motor:motor_2.set
set[21] <= motor:motor_2.set
set[22] <= motor:motor_2.set
set[23] <= motor:motor_2.set
set[24] <= motor:motor_2.set
set[25] <= motor:motor_2.set
set[26] <= motor:motor_2.set
set[27] <= motor:motor_2.set
set[28] <= motor:motor_2.set
set[29] <= motor:motor_2.set
set[30] <= motor:motor_2.set
set[31] <= motor:motor_2.set
A[0] <= motor:motor_2.A
A[1] <= motor:motor_2.A
A[2] <= motor:motor_2.A
A[3] <= motor:motor_2.A
A[4] <= motor:motor_2.A
A[5] <= motor:motor_2.A
A[6] <= motor:motor_2.A
A[7] <= motor:motor_2.A
A[8] <= motor:motor_2.A
A[9] <= motor:motor_2.A
A[10] <= motor:motor_2.A
A[11] <= motor:motor_2.A
A[12] <= motor:motor_2.A
A[13] <= motor:motor_2.A
A[14] <= motor:motor_2.A
A[15] <= motor:motor_2.A
A[16] <= motor:motor_2.A
A[17] <= motor:motor_2.A
A[18] <= motor:motor_2.A
A[19] <= motor:motor_2.A
A[20] <= motor:motor_2.A
A[21] <= motor:motor_2.A
A[22] <= motor:motor_2.A
A[23] <= motor:motor_2.A
A[24] <= motor:motor_2.A
A[25] <= motor:motor_2.A
A[26] <= motor:motor_2.A
A[27] <= motor:motor_2.A
A[28] <= motor:motor_2.A
A[29] <= motor:motor_2.A
A[30] <= motor:motor_2.A
A[31] <= motor:motor_2.A
B[0] <= motor:motor_2.B
B[1] <= motor:motor_2.B
B[2] <= motor:motor_2.B
B[3] <= motor:motor_2.B
B[4] <= motor:motor_2.B
B[5] <= motor:motor_2.B
B[6] <= motor:motor_2.B
B[7] <= motor:motor_2.B
B[8] <= motor:motor_2.B
B[9] <= motor:motor_2.B
B[10] <= motor:motor_2.B
B[11] <= motor:motor_2.B
B[12] <= motor:motor_2.B
B[13] <= motor:motor_2.B
B[14] <= motor:motor_2.B
B[15] <= motor:motor_2.B
B[16] <= motor:motor_2.B
B[17] <= motor:motor_2.B
B[18] <= motor:motor_2.B
B[19] <= motor:motor_2.B
B[20] <= motor:motor_2.B
B[21] <= motor:motor_2.B
B[22] <= motor:motor_2.B
B[23] <= motor:motor_2.B
B[24] <= motor:motor_2.B
B[25] <= motor:motor_2.B
B[26] <= motor:motor_2.B
B[27] <= motor:motor_2.B
B[28] <= motor:motor_2.B
B[29] <= motor:motor_2.B
B[30] <= motor:motor_2.B
B[31] <= motor:motor_2.B
Z_Brushless <= motor:motor_2.Z_Brushless
Z_OpenLoop <= motor:motor_2.Z_OpenLoop


|SMALL_V14|SMALL14_CPU:inst1|motor_2:the_motor_2|motor:motor_2
clk => Z_Brushless~reg0.CLK
clk => Z_OpenLoop~reg0.CLK
clk => set[0]~reg0.CLK
clk => set[1]~reg0.CLK
clk => set[2]~reg0.CLK
clk => set[3]~reg0.CLK
clk => set[4]~reg0.CLK
clk => set[5]~reg0.CLK
clk => set[6]~reg0.CLK
clk => set[7]~reg0.CLK
clk => set[8]~reg0.CLK
clk => set[9]~reg0.CLK
clk => set[10]~reg0.CLK
clk => set[11]~reg0.CLK
clk => set[12]~reg0.CLK
clk => set[13]~reg0.CLK
clk => set[14]~reg0.CLK
clk => set[15]~reg0.CLK
clk => set[16]~reg0.CLK
clk => set[17]~reg0.CLK
clk => set[18]~reg0.CLK
clk => set[19]~reg0.CLK
clk => set[20]~reg0.CLK
clk => set[21]~reg0.CLK
clk => set[22]~reg0.CLK
clk => set[23]~reg0.CLK
clk => set[24]~reg0.CLK
clk => set[25]~reg0.CLK
clk => set[26]~reg0.CLK
clk => set[27]~reg0.CLK
clk => set[28]~reg0.CLK
clk => set[29]~reg0.CLK
clk => set[30]~reg0.CLK
clk => set[31]~reg0.CLK
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
clk => rddata[16]~reg0.CLK
clk => rddata[17]~reg0.CLK
clk => rddata[18]~reg0.CLK
clk => rddata[19]~reg0.CLK
clk => rddata[20]~reg0.CLK
clk => rddata[21]~reg0.CLK
clk => rddata[22]~reg0.CLK
clk => rddata[23]~reg0.CLK
clk => rddata[24]~reg0.CLK
clk => rddata[25]~reg0.CLK
clk => rddata[26]~reg0.CLK
clk => rddata[27]~reg0.CLK
clk => rddata[28]~reg0.CLK
clk => rddata[29]~reg0.CLK
clk => rddata[30]~reg0.CLK
clk => rddata[31]~reg0.CLK
clk => B[0]~reg0.CLK
clk => B[1]~reg0.CLK
clk => B[2]~reg0.CLK
clk => B[3]~reg0.CLK
clk => B[4]~reg0.CLK
clk => B[5]~reg0.CLK
clk => B[6]~reg0.CLK
clk => B[7]~reg0.CLK
clk => B[8]~reg0.CLK
clk => B[9]~reg0.CLK
clk => B[10]~reg0.CLK
clk => B[11]~reg0.CLK
clk => B[12]~reg0.CLK
clk => B[13]~reg0.CLK
clk => B[14]~reg0.CLK
clk => B[15]~reg0.CLK
clk => B[16]~reg0.CLK
clk => B[17]~reg0.CLK
clk => B[18]~reg0.CLK
clk => B[19]~reg0.CLK
clk => B[20]~reg0.CLK
clk => B[21]~reg0.CLK
clk => B[22]~reg0.CLK
clk => B[23]~reg0.CLK
clk => B[24]~reg0.CLK
clk => B[25]~reg0.CLK
clk => B[26]~reg0.CLK
clk => B[27]~reg0.CLK
clk => B[28]~reg0.CLK
clk => B[29]~reg0.CLK
clk => B[30]~reg0.CLK
clk => B[31]~reg0.CLK
clk => A[0]~reg0.CLK
clk => A[1]~reg0.CLK
clk => A[2]~reg0.CLK
clk => A[3]~reg0.CLK
clk => A[4]~reg0.CLK
clk => A[5]~reg0.CLK
clk => A[6]~reg0.CLK
clk => A[7]~reg0.CLK
clk => A[8]~reg0.CLK
clk => A[9]~reg0.CLK
clk => A[10]~reg0.CLK
clk => A[11]~reg0.CLK
clk => A[12]~reg0.CLK
clk => A[13]~reg0.CLK
clk => A[14]~reg0.CLK
clk => A[15]~reg0.CLK
clk => A[16]~reg0.CLK
clk => A[17]~reg0.CLK
clk => A[18]~reg0.CLK
clk => A[19]~reg0.CLK
clk => A[20]~reg0.CLK
clk => A[21]~reg0.CLK
clk => A[22]~reg0.CLK
clk => A[23]~reg0.CLK
clk => A[24]~reg0.CLK
clk => A[25]~reg0.CLK
clk => A[26]~reg0.CLK
clk => A[27]~reg0.CLK
clk => A[28]~reg0.CLK
clk => A[29]~reg0.CLK
clk => A[30]~reg0.CLK
clk => A[31]~reg0.CLK
rst_n => Z_Brushless~reg0.PRESET
rst_n => Z_OpenLoop~reg0.ACLR
rst_n => set[0]~reg0.ACLR
rst_n => set[1]~reg0.ACLR
rst_n => set[2]~reg0.ACLR
rst_n => set[3]~reg0.ACLR
rst_n => set[4]~reg0.ACLR
rst_n => set[5]~reg0.ACLR
rst_n => set[6]~reg0.ACLR
rst_n => set[7]~reg0.ACLR
rst_n => set[8]~reg0.ACLR
rst_n => set[9]~reg0.ACLR
rst_n => set[10]~reg0.ACLR
rst_n => set[11]~reg0.ACLR
rst_n => set[12]~reg0.ACLR
rst_n => set[13]~reg0.ACLR
rst_n => set[14]~reg0.ACLR
rst_n => set[15]~reg0.ACLR
rst_n => set[16]~reg0.ACLR
rst_n => set[17]~reg0.ACLR
rst_n => set[18]~reg0.ACLR
rst_n => set[19]~reg0.ACLR
rst_n => set[20]~reg0.ACLR
rst_n => set[21]~reg0.ACLR
rst_n => set[22]~reg0.ACLR
rst_n => set[23]~reg0.ACLR
rst_n => set[24]~reg0.ACLR
rst_n => set[25]~reg0.ACLR
rst_n => set[26]~reg0.ACLR
rst_n => set[27]~reg0.ACLR
rst_n => set[28]~reg0.ACLR
rst_n => set[29]~reg0.ACLR
rst_n => set[30]~reg0.ACLR
rst_n => set[31]~reg0.ACLR
rst_n => rddata[0]~reg0.ACLR
rst_n => rddata[1]~reg0.ACLR
rst_n => rddata[2]~reg0.ACLR
rst_n => rddata[3]~reg0.ACLR
rst_n => rddata[4]~reg0.ACLR
rst_n => rddata[5]~reg0.ACLR
rst_n => rddata[6]~reg0.ACLR
rst_n => rddata[7]~reg0.ACLR
rst_n => rddata[8]~reg0.ACLR
rst_n => rddata[9]~reg0.ACLR
rst_n => rddata[10]~reg0.ACLR
rst_n => rddata[11]~reg0.ACLR
rst_n => rddata[12]~reg0.ACLR
rst_n => rddata[13]~reg0.ACLR
rst_n => rddata[14]~reg0.ACLR
rst_n => rddata[15]~reg0.ACLR
rst_n => rddata[16]~reg0.ACLR
rst_n => rddata[17]~reg0.ACLR
rst_n => rddata[18]~reg0.ACLR
rst_n => rddata[19]~reg0.ACLR
rst_n => rddata[20]~reg0.ACLR
rst_n => rddata[21]~reg0.ACLR
rst_n => rddata[22]~reg0.ACLR
rst_n => rddata[23]~reg0.ACLR
rst_n => rddata[24]~reg0.ACLR
rst_n => rddata[25]~reg0.ACLR
rst_n => rddata[26]~reg0.ACLR
rst_n => rddata[27]~reg0.ACLR
rst_n => rddata[28]~reg0.ACLR
rst_n => rddata[29]~reg0.ACLR
rst_n => rddata[30]~reg0.ACLR
rst_n => rddata[31]~reg0.ACLR
rst_n => B[0]~reg0.ACLR
rst_n => B[1]~reg0.ACLR
rst_n => B[2]~reg0.PRESET
rst_n => B[3]~reg0.ACLR
rst_n => B[4]~reg0.ACLR
rst_n => B[5]~reg0.PRESET
rst_n => B[6]~reg0.PRESET
rst_n => B[7]~reg0.ACLR
rst_n => B[8]~reg0.ACLR
rst_n => B[9]~reg0.ACLR
rst_n => B[10]~reg0.ACLR
rst_n => B[11]~reg0.ACLR
rst_n => B[12]~reg0.ACLR
rst_n => B[13]~reg0.ACLR
rst_n => B[14]~reg0.ACLR
rst_n => B[15]~reg0.ACLR
rst_n => B[16]~reg0.ACLR
rst_n => B[17]~reg0.ACLR
rst_n => B[18]~reg0.ACLR
rst_n => B[19]~reg0.ACLR
rst_n => B[20]~reg0.ACLR
rst_n => B[21]~reg0.ACLR
rst_n => B[22]~reg0.ACLR
rst_n => B[23]~reg0.ACLR
rst_n => B[24]~reg0.ACLR
rst_n => B[25]~reg0.ACLR
rst_n => B[26]~reg0.ACLR
rst_n => B[27]~reg0.ACLR
rst_n => B[28]~reg0.ACLR
rst_n => B[29]~reg0.ACLR
rst_n => B[30]~reg0.ACLR
rst_n => B[31]~reg0.ACLR
rst_n => A[0]~reg0.ACLR
rst_n => A[1]~reg0.PRESET
rst_n => A[2]~reg0.ACLR
rst_n => A[3]~reg0.PRESET
rst_n => A[4]~reg0.ACLR
rst_n => A[5]~reg0.PRESET
rst_n => A[6]~reg0.ACLR
rst_n => A[7]~reg0.PRESET
rst_n => A[8]~reg0.ACLR
rst_n => A[9]~reg0.ACLR
rst_n => A[10]~reg0.ACLR
rst_n => A[11]~reg0.ACLR
rst_n => A[12]~reg0.ACLR
rst_n => A[13]~reg0.ACLR
rst_n => A[14]~reg0.ACLR
rst_n => A[15]~reg0.ACLR
rst_n => A[16]~reg0.ACLR
rst_n => A[17]~reg0.ACLR
rst_n => A[18]~reg0.ACLR
rst_n => A[19]~reg0.ACLR
rst_n => A[20]~reg0.ACLR
rst_n => A[21]~reg0.ACLR
rst_n => A[22]~reg0.ACLR
rst_n => A[23]~reg0.ACLR
rst_n => A[24]~reg0.ACLR
rst_n => A[25]~reg0.ACLR
rst_n => A[26]~reg0.ACLR
rst_n => A[27]~reg0.ACLR
rst_n => A[28]~reg0.ACLR
rst_n => A[29]~reg0.ACLR
rst_n => A[30]~reg0.ACLR
rst_n => A[31]~reg0.ACLR
rd_n => always0.IN0
wr_n => always0.IN0
cs_n => always0.IN1
cs_n => always0.IN1
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[0] => Z_Brushless.DATAB
wrdata[0] => Z_OpenLoop.DATAB
wrdata[0] => set.DATAB
wrdata[0] => B.DATAB
wrdata[0] => A.DATAB
wrdata[1] => set.DATAB
wrdata[1] => B.DATAB
wrdata[1] => A.DATAB
wrdata[2] => set.DATAB
wrdata[2] => B.DATAB
wrdata[2] => A.DATAB
wrdata[3] => set.DATAB
wrdata[3] => B.DATAB
wrdata[3] => A.DATAB
wrdata[4] => set.DATAB
wrdata[4] => B.DATAB
wrdata[4] => A.DATAB
wrdata[5] => set.DATAB
wrdata[5] => B.DATAB
wrdata[5] => A.DATAB
wrdata[6] => set.DATAB
wrdata[6] => B.DATAB
wrdata[6] => A.DATAB
wrdata[7] => set.DATAB
wrdata[7] => B.DATAB
wrdata[7] => A.DATAB
wrdata[8] => set.DATAB
wrdata[8] => B.DATAB
wrdata[8] => A.DATAB
wrdata[9] => set.DATAB
wrdata[9] => B.DATAB
wrdata[9] => A.DATAB
wrdata[10] => set.DATAB
wrdata[10] => B.DATAB
wrdata[10] => A.DATAB
wrdata[11] => set.DATAB
wrdata[11] => B.DATAB
wrdata[11] => A.DATAB
wrdata[12] => set.DATAB
wrdata[12] => B.DATAB
wrdata[12] => A.DATAB
wrdata[13] => set.DATAB
wrdata[13] => B.DATAB
wrdata[13] => A.DATAB
wrdata[14] => set.DATAB
wrdata[14] => B.DATAB
wrdata[14] => A.DATAB
wrdata[15] => set.DATAB
wrdata[15] => B.DATAB
wrdata[15] => A.DATAB
wrdata[16] => set.DATAB
wrdata[16] => B.DATAB
wrdata[16] => A.DATAB
wrdata[17] => set.DATAB
wrdata[17] => B.DATAB
wrdata[17] => A.DATAB
wrdata[18] => set.DATAB
wrdata[18] => B.DATAB
wrdata[18] => A.DATAB
wrdata[19] => set.DATAB
wrdata[19] => B.DATAB
wrdata[19] => A.DATAB
wrdata[20] => set.DATAB
wrdata[20] => B.DATAB
wrdata[20] => A.DATAB
wrdata[21] => set.DATAB
wrdata[21] => B.DATAB
wrdata[21] => A.DATAB
wrdata[22] => set.DATAB
wrdata[22] => B.DATAB
wrdata[22] => A.DATAB
wrdata[23] => set.DATAB
wrdata[23] => B.DATAB
wrdata[23] => A.DATAB
wrdata[24] => set.DATAB
wrdata[24] => B.DATAB
wrdata[24] => A.DATAB
wrdata[25] => set.DATAB
wrdata[25] => B.DATAB
wrdata[25] => A.DATAB
wrdata[26] => set.DATAB
wrdata[26] => B.DATAB
wrdata[26] => A.DATAB
wrdata[27] => set.DATAB
wrdata[27] => B.DATAB
wrdata[27] => A.DATAB
wrdata[28] => set.DATAB
wrdata[28] => B.DATAB
wrdata[28] => A.DATAB
wrdata[29] => set.DATAB
wrdata[29] => B.DATAB
wrdata[29] => A.DATAB
wrdata[30] => set.DATAB
wrdata[30] => B.DATAB
wrdata[30] => A.DATAB
wrdata[31] => set.DATAB
wrdata[31] => B.DATAB
wrdata[31] => A.DATAB
addr[0] => Equal0.IN2
addr[0] => Equal1.IN2
addr[0] => Equal2.IN0
addr[0] => Equal3.IN2
addr[0] => Equal4.IN1
addr[1] => Equal0.IN1
addr[1] => Equal1.IN1
addr[1] => Equal2.IN2
addr[1] => Equal3.IN0
addr[1] => Equal4.IN0
addr[2] => Equal0.IN0
addr[2] => Equal1.IN0
addr[2] => Equal2.IN1
addr[2] => Equal3.IN1
addr[2] => Equal4.IN2
code0[0] => rddata.DATAB
code0[1] => rddata.DATAB
code0[2] => rddata.DATAB
code0[3] => rddata.DATAB
code0[4] => rddata.DATAB
code0[5] => rddata.DATAB
code0[6] => rddata.DATAB
code0[7] => rddata.DATAB
code0[8] => rddata.DATAB
code0[9] => rddata.DATAB
code0[10] => rddata.DATAB
code0[11] => rddata.DATAB
code0[12] => rddata.DATAB
code0[13] => rddata.DATAB
code0[14] => rddata.DATAB
code0[15] => rddata.DATAB
code0[16] => rddata.DATAB
code0[17] => rddata.DATAB
code0[18] => rddata.DATAB
code0[19] => rddata.DATAB
code0[20] => rddata.DATAB
code0[21] => rddata.DATAB
code0[22] => rddata.DATAB
code0[23] => rddata.DATAB
code0[24] => rddata.DATAB
code0[25] => rddata.DATAB
code0[26] => rddata.DATAB
code0[27] => rddata.DATAB
code0[28] => rddata.DATAB
code0[29] => rddata.DATAB
code0[30] => rddata.DATAB
code0[31] => rddata.DATAB
code1[0] => rddata.DATAB
code1[1] => rddata.DATAB
code1[2] => rddata.DATAB
code1[3] => rddata.DATAB
code1[4] => rddata.DATAB
code1[5] => rddata.DATAB
code1[6] => rddata.DATAB
code1[7] => rddata.DATAB
code1[8] => rddata.DATAB
code1[9] => rddata.DATAB
code1[10] => rddata.DATAB
code1[11] => rddata.DATAB
code1[12] => rddata.DATAB
code1[13] => rddata.DATAB
code1[14] => rddata.DATAB
code1[15] => rddata.DATAB
code1[16] => rddata.DATAB
code1[17] => rddata.DATAB
code1[18] => rddata.DATAB
code1[19] => rddata.DATAB
code1[20] => rddata.DATAB
code1[21] => rddata.DATAB
code1[22] => rddata.DATAB
code1[23] => rddata.DATAB
code1[24] => rddata.DATAB
code1[25] => rddata.DATAB
code1[26] => rddata.DATAB
code1[27] => rddata.DATAB
code1[28] => rddata.DATAB
code1[29] => rddata.DATAB
code1[30] => rddata.DATAB
code1[31] => rddata.DATAB
code2[0] => rddata.DATAB
code2[1] => rddata.DATAB
code2[2] => rddata.DATAB
code2[3] => rddata.DATAB
code2[4] => rddata.DATAB
code2[5] => rddata.DATAB
code2[6] => rddata.DATAB
code2[7] => rddata.DATAB
code2[8] => rddata.DATAB
code2[9] => rddata.DATAB
code2[10] => rddata.DATAB
code2[11] => rddata.DATAB
code2[12] => rddata.DATAB
code2[13] => rddata.DATAB
code2[14] => rddata.DATAB
code2[15] => rddata.DATAB
code2[16] => rddata.DATAB
code2[17] => rddata.DATAB
code2[18] => rddata.DATAB
code2[19] => rddata.DATAB
code2[20] => rddata.DATAB
code2[21] => rddata.DATAB
code2[22] => rddata.DATAB
code2[23] => rddata.DATAB
code2[24] => rddata.DATAB
code2[25] => rddata.DATAB
code2[26] => rddata.DATAB
code2[27] => rddata.DATAB
code2[28] => rddata.DATAB
code2[29] => rddata.DATAB
code2[30] => rddata.DATAB
code2[31] => rddata.DATAB
code3[0] => rddata.DATAB
code3[1] => rddata.DATAB
code3[2] => rddata.DATAB
code3[3] => rddata.DATAB
code3[4] => rddata.DATAB
code3[5] => rddata.DATAB
code3[6] => rddata.DATAB
code3[7] => rddata.DATAB
code3[8] => rddata.DATAB
code3[9] => rddata.DATAB
code3[10] => rddata.DATAB
code3[11] => rddata.DATAB
code3[12] => rddata.DATAB
code3[13] => rddata.DATAB
code3[14] => rddata.DATAB
code3[15] => rddata.DATAB
code3[16] => rddata.DATAB
code3[17] => rddata.DATAB
code3[18] => rddata.DATAB
code3[19] => rddata.DATAB
code3[20] => rddata.DATAB
code3[21] => rddata.DATAB
code3[22] => rddata.DATAB
code3[23] => rddata.DATAB
code3[24] => rddata.DATAB
code3[25] => rddata.DATAB
code3[26] => rddata.DATAB
code3[27] => rddata.DATAB
code3[28] => rddata.DATAB
code3[29] => rddata.DATAB
code3[30] => rddata.DATAB
code3[31] => rddata.DATAB
set[0] <= set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[1] <= set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[2] <= set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[3] <= set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[4] <= set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[5] <= set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[6] <= set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[7] <= set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[8] <= set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[9] <= set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[10] <= set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[11] <= set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[12] <= set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[13] <= set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[14] <= set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[15] <= set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[16] <= set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[17] <= set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[18] <= set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[19] <= set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[20] <= set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[21] <= set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[22] <= set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[23] <= set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[24] <= set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[25] <= set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[26] <= set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[27] <= set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[28] <= set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[29] <= set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[30] <= set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[31] <= set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[16] <= A[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[17] <= A[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[18] <= A[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[19] <= A[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[20] <= A[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[21] <= A[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[22] <= A[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[23] <= A[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[24] <= A[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[25] <= A[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[26] <= A[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[27] <= A[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[28] <= A[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[29] <= A[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[30] <= A[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[31] <= A[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[16] <= B[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[17] <= B[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[18] <= B[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[19] <= B[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[20] <= B[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[21] <= B[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[22] <= B[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[23] <= B[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[24] <= B[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[25] <= B[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[26] <= B[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[27] <= B[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[28] <= B[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[29] <= B[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[30] <= B[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[31] <= B[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_OpenLoop <= Z_OpenLoop~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_Brushless <= Z_Brushless~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|motor_3_avalon_slave_0_arbitrator:the_motor_3_avalon_slave_0
clk => d1_motor_3_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => motor_3_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => motor_3_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => motor_3_avalon_slave_0_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN4
cpu_0_data_master_address_to_slave[6] => Equal0.IN3
cpu_0_data_master_address_to_slave[7] => Equal0.IN2
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_motor_3_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_motor_3_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_motor_3_avalon_slave_0.IN1
cpu_0_data_master_read => motor_3_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_motor_3_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_motor_3_avalon_slave_0.IN1
cpu_0_data_master_write => motor_3_avalon_slave_0_write_n.IN1
cpu_0_data_master_writedata[0] => motor_3_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => motor_3_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => motor_3_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => motor_3_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => motor_3_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => motor_3_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => motor_3_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => motor_3_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => motor_3_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => motor_3_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => motor_3_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => motor_3_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => motor_3_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => motor_3_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => motor_3_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => motor_3_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => motor_3_avalon_slave_0_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => motor_3_avalon_slave_0_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => motor_3_avalon_slave_0_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => motor_3_avalon_slave_0_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => motor_3_avalon_slave_0_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => motor_3_avalon_slave_0_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => motor_3_avalon_slave_0_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => motor_3_avalon_slave_0_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => motor_3_avalon_slave_0_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => motor_3_avalon_slave_0_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => motor_3_avalon_slave_0_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => motor_3_avalon_slave_0_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => motor_3_avalon_slave_0_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => motor_3_avalon_slave_0_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => motor_3_avalon_slave_0_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => motor_3_avalon_slave_0_writedata[31].DATAIN
motor_3_avalon_slave_0_readdata[0] => motor_3_avalon_slave_0_readdata_from_sa[0].DATAIN
motor_3_avalon_slave_0_readdata[1] => motor_3_avalon_slave_0_readdata_from_sa[1].DATAIN
motor_3_avalon_slave_0_readdata[2] => motor_3_avalon_slave_0_readdata_from_sa[2].DATAIN
motor_3_avalon_slave_0_readdata[3] => motor_3_avalon_slave_0_readdata_from_sa[3].DATAIN
motor_3_avalon_slave_0_readdata[4] => motor_3_avalon_slave_0_readdata_from_sa[4].DATAIN
motor_3_avalon_slave_0_readdata[5] => motor_3_avalon_slave_0_readdata_from_sa[5].DATAIN
motor_3_avalon_slave_0_readdata[6] => motor_3_avalon_slave_0_readdata_from_sa[6].DATAIN
motor_3_avalon_slave_0_readdata[7] => motor_3_avalon_slave_0_readdata_from_sa[7].DATAIN
motor_3_avalon_slave_0_readdata[8] => motor_3_avalon_slave_0_readdata_from_sa[8].DATAIN
motor_3_avalon_slave_0_readdata[9] => motor_3_avalon_slave_0_readdata_from_sa[9].DATAIN
motor_3_avalon_slave_0_readdata[10] => motor_3_avalon_slave_0_readdata_from_sa[10].DATAIN
motor_3_avalon_slave_0_readdata[11] => motor_3_avalon_slave_0_readdata_from_sa[11].DATAIN
motor_3_avalon_slave_0_readdata[12] => motor_3_avalon_slave_0_readdata_from_sa[12].DATAIN
motor_3_avalon_slave_0_readdata[13] => motor_3_avalon_slave_0_readdata_from_sa[13].DATAIN
motor_3_avalon_slave_0_readdata[14] => motor_3_avalon_slave_0_readdata_from_sa[14].DATAIN
motor_3_avalon_slave_0_readdata[15] => motor_3_avalon_slave_0_readdata_from_sa[15].DATAIN
motor_3_avalon_slave_0_readdata[16] => motor_3_avalon_slave_0_readdata_from_sa[16].DATAIN
motor_3_avalon_slave_0_readdata[17] => motor_3_avalon_slave_0_readdata_from_sa[17].DATAIN
motor_3_avalon_slave_0_readdata[18] => motor_3_avalon_slave_0_readdata_from_sa[18].DATAIN
motor_3_avalon_slave_0_readdata[19] => motor_3_avalon_slave_0_readdata_from_sa[19].DATAIN
motor_3_avalon_slave_0_readdata[20] => motor_3_avalon_slave_0_readdata_from_sa[20].DATAIN
motor_3_avalon_slave_0_readdata[21] => motor_3_avalon_slave_0_readdata_from_sa[21].DATAIN
motor_3_avalon_slave_0_readdata[22] => motor_3_avalon_slave_0_readdata_from_sa[22].DATAIN
motor_3_avalon_slave_0_readdata[23] => motor_3_avalon_slave_0_readdata_from_sa[23].DATAIN
motor_3_avalon_slave_0_readdata[24] => motor_3_avalon_slave_0_readdata_from_sa[24].DATAIN
motor_3_avalon_slave_0_readdata[25] => motor_3_avalon_slave_0_readdata_from_sa[25].DATAIN
motor_3_avalon_slave_0_readdata[26] => motor_3_avalon_slave_0_readdata_from_sa[26].DATAIN
motor_3_avalon_slave_0_readdata[27] => motor_3_avalon_slave_0_readdata_from_sa[27].DATAIN
motor_3_avalon_slave_0_readdata[28] => motor_3_avalon_slave_0_readdata_from_sa[28].DATAIN
motor_3_avalon_slave_0_readdata[29] => motor_3_avalon_slave_0_readdata_from_sa[29].DATAIN
motor_3_avalon_slave_0_readdata[30] => motor_3_avalon_slave_0_readdata_from_sa[30].DATAIN
motor_3_avalon_slave_0_readdata[31] => motor_3_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => motor_3_avalon_slave_0_reset_n.DATAIN
reset_n => d1_motor_3_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_motor_3_avalon_slave_0 <= cpu_0_data_master_qualified_request_motor_3_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_motor_3_avalon_slave_0 <= cpu_0_data_master_qualified_request_motor_3_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_motor_3_avalon_slave_0 <= cpu_0_data_master_read_data_valid_motor_3_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_motor_3_avalon_slave_0 <= cpu_0_data_master_requests_motor_3_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_motor_3_avalon_slave_0_end_xfer <= d1_motor_3_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_chipselect_n <= cpu_0_data_master_qualified_request_motor_3_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_read_n <= motor_3_avalon_slave_0_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[0] <= motor_3_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[1] <= motor_3_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[2] <= motor_3_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[3] <= motor_3_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[4] <= motor_3_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[5] <= motor_3_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[6] <= motor_3_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[7] <= motor_3_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[8] <= motor_3_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[9] <= motor_3_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[10] <= motor_3_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[11] <= motor_3_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[12] <= motor_3_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[13] <= motor_3_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[14] <= motor_3_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[15] <= motor_3_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[16] <= motor_3_avalon_slave_0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[17] <= motor_3_avalon_slave_0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[18] <= motor_3_avalon_slave_0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[19] <= motor_3_avalon_slave_0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[20] <= motor_3_avalon_slave_0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[21] <= motor_3_avalon_slave_0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[22] <= motor_3_avalon_slave_0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[23] <= motor_3_avalon_slave_0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[24] <= motor_3_avalon_slave_0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[25] <= motor_3_avalon_slave_0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[26] <= motor_3_avalon_slave_0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[27] <= motor_3_avalon_slave_0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[28] <= motor_3_avalon_slave_0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[29] <= motor_3_avalon_slave_0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[30] <= motor_3_avalon_slave_0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_readdata_from_sa[31] <= motor_3_avalon_slave_0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_write_n <= motor_3_avalon_slave_0_write_n.DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
motor_3_avalon_slave_0_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|motor_3:the_motor_3
clk => clk.IN1
rst_n => rst_n.IN1
rd_n => rd_n.IN1
wr_n => wr_n.IN1
cs_n => cs_n.IN1
rddata[0] <= motor:motor_3.rddata
rddata[1] <= motor:motor_3.rddata
rddata[2] <= motor:motor_3.rddata
rddata[3] <= motor:motor_3.rddata
rddata[4] <= motor:motor_3.rddata
rddata[5] <= motor:motor_3.rddata
rddata[6] <= motor:motor_3.rddata
rddata[7] <= motor:motor_3.rddata
rddata[8] <= motor:motor_3.rddata
rddata[9] <= motor:motor_3.rddata
rddata[10] <= motor:motor_3.rddata
rddata[11] <= motor:motor_3.rddata
rddata[12] <= motor:motor_3.rddata
rddata[13] <= motor:motor_3.rddata
rddata[14] <= motor:motor_3.rddata
rddata[15] <= motor:motor_3.rddata
rddata[16] <= motor:motor_3.rddata
rddata[17] <= motor:motor_3.rddata
rddata[18] <= motor:motor_3.rddata
rddata[19] <= motor:motor_3.rddata
rddata[20] <= motor:motor_3.rddata
rddata[21] <= motor:motor_3.rddata
rddata[22] <= motor:motor_3.rddata
rddata[23] <= motor:motor_3.rddata
rddata[24] <= motor:motor_3.rddata
rddata[25] <= motor:motor_3.rddata
rddata[26] <= motor:motor_3.rddata
rddata[27] <= motor:motor_3.rddata
rddata[28] <= motor:motor_3.rddata
rddata[29] <= motor:motor_3.rddata
rddata[30] <= motor:motor_3.rddata
rddata[31] <= motor:motor_3.rddata
wrdata[0] => wrdata[0].IN1
wrdata[1] => wrdata[1].IN1
wrdata[2] => wrdata[2].IN1
wrdata[3] => wrdata[3].IN1
wrdata[4] => wrdata[4].IN1
wrdata[5] => wrdata[5].IN1
wrdata[6] => wrdata[6].IN1
wrdata[7] => wrdata[7].IN1
wrdata[8] => wrdata[8].IN1
wrdata[9] => wrdata[9].IN1
wrdata[10] => wrdata[10].IN1
wrdata[11] => wrdata[11].IN1
wrdata[12] => wrdata[12].IN1
wrdata[13] => wrdata[13].IN1
wrdata[14] => wrdata[14].IN1
wrdata[15] => wrdata[15].IN1
wrdata[16] => wrdata[16].IN1
wrdata[17] => wrdata[17].IN1
wrdata[18] => wrdata[18].IN1
wrdata[19] => wrdata[19].IN1
wrdata[20] => wrdata[20].IN1
wrdata[21] => wrdata[21].IN1
wrdata[22] => wrdata[22].IN1
wrdata[23] => wrdata[23].IN1
wrdata[24] => wrdata[24].IN1
wrdata[25] => wrdata[25].IN1
wrdata[26] => wrdata[26].IN1
wrdata[27] => wrdata[27].IN1
wrdata[28] => wrdata[28].IN1
wrdata[29] => wrdata[29].IN1
wrdata[30] => wrdata[30].IN1
wrdata[31] => wrdata[31].IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
code0[0] => code0[0].IN1
code0[1] => code0[1].IN1
code0[2] => code0[2].IN1
code0[3] => code0[3].IN1
code0[4] => code0[4].IN1
code0[5] => code0[5].IN1
code0[6] => code0[6].IN1
code0[7] => code0[7].IN1
code0[8] => code0[8].IN1
code0[9] => code0[9].IN1
code0[10] => code0[10].IN1
code0[11] => code0[11].IN1
code0[12] => code0[12].IN1
code0[13] => code0[13].IN1
code0[14] => code0[14].IN1
code0[15] => code0[15].IN1
code0[16] => code0[16].IN1
code0[17] => code0[17].IN1
code0[18] => code0[18].IN1
code0[19] => code0[19].IN1
code0[20] => code0[20].IN1
code0[21] => code0[21].IN1
code0[22] => code0[22].IN1
code0[23] => code0[23].IN1
code0[24] => code0[24].IN1
code0[25] => code0[25].IN1
code0[26] => code0[26].IN1
code0[27] => code0[27].IN1
code0[28] => code0[28].IN1
code0[29] => code0[29].IN1
code0[30] => code0[30].IN1
code0[31] => code0[31].IN1
code1[0] => code1[0].IN1
code1[1] => code1[1].IN1
code1[2] => code1[2].IN1
code1[3] => code1[3].IN1
code1[4] => code1[4].IN1
code1[5] => code1[5].IN1
code1[6] => code1[6].IN1
code1[7] => code1[7].IN1
code1[8] => code1[8].IN1
code1[9] => code1[9].IN1
code1[10] => code1[10].IN1
code1[11] => code1[11].IN1
code1[12] => code1[12].IN1
code1[13] => code1[13].IN1
code1[14] => code1[14].IN1
code1[15] => code1[15].IN1
code1[16] => code1[16].IN1
code1[17] => code1[17].IN1
code1[18] => code1[18].IN1
code1[19] => code1[19].IN1
code1[20] => code1[20].IN1
code1[21] => code1[21].IN1
code1[22] => code1[22].IN1
code1[23] => code1[23].IN1
code1[24] => code1[24].IN1
code1[25] => code1[25].IN1
code1[26] => code1[26].IN1
code1[27] => code1[27].IN1
code1[28] => code1[28].IN1
code1[29] => code1[29].IN1
code1[30] => code1[30].IN1
code1[31] => code1[31].IN1
code2[0] => code2[0].IN1
code2[1] => code2[1].IN1
code2[2] => code2[2].IN1
code2[3] => code2[3].IN1
code2[4] => code2[4].IN1
code2[5] => code2[5].IN1
code2[6] => code2[6].IN1
code2[7] => code2[7].IN1
code2[8] => code2[8].IN1
code2[9] => code2[9].IN1
code2[10] => code2[10].IN1
code2[11] => code2[11].IN1
code2[12] => code2[12].IN1
code2[13] => code2[13].IN1
code2[14] => code2[14].IN1
code2[15] => code2[15].IN1
code2[16] => code2[16].IN1
code2[17] => code2[17].IN1
code2[18] => code2[18].IN1
code2[19] => code2[19].IN1
code2[20] => code2[20].IN1
code2[21] => code2[21].IN1
code2[22] => code2[22].IN1
code2[23] => code2[23].IN1
code2[24] => code2[24].IN1
code2[25] => code2[25].IN1
code2[26] => code2[26].IN1
code2[27] => code2[27].IN1
code2[28] => code2[28].IN1
code2[29] => code2[29].IN1
code2[30] => code2[30].IN1
code2[31] => code2[31].IN1
code3[0] => code3[0].IN1
code3[1] => code3[1].IN1
code3[2] => code3[2].IN1
code3[3] => code3[3].IN1
code3[4] => code3[4].IN1
code3[5] => code3[5].IN1
code3[6] => code3[6].IN1
code3[7] => code3[7].IN1
code3[8] => code3[8].IN1
code3[9] => code3[9].IN1
code3[10] => code3[10].IN1
code3[11] => code3[11].IN1
code3[12] => code3[12].IN1
code3[13] => code3[13].IN1
code3[14] => code3[14].IN1
code3[15] => code3[15].IN1
code3[16] => code3[16].IN1
code3[17] => code3[17].IN1
code3[18] => code3[18].IN1
code3[19] => code3[19].IN1
code3[20] => code3[20].IN1
code3[21] => code3[21].IN1
code3[22] => code3[22].IN1
code3[23] => code3[23].IN1
code3[24] => code3[24].IN1
code3[25] => code3[25].IN1
code3[26] => code3[26].IN1
code3[27] => code3[27].IN1
code3[28] => code3[28].IN1
code3[29] => code3[29].IN1
code3[30] => code3[30].IN1
code3[31] => code3[31].IN1
set[0] <= motor:motor_3.set
set[1] <= motor:motor_3.set
set[2] <= motor:motor_3.set
set[3] <= motor:motor_3.set
set[4] <= motor:motor_3.set
set[5] <= motor:motor_3.set
set[6] <= motor:motor_3.set
set[7] <= motor:motor_3.set
set[8] <= motor:motor_3.set
set[9] <= motor:motor_3.set
set[10] <= motor:motor_3.set
set[11] <= motor:motor_3.set
set[12] <= motor:motor_3.set
set[13] <= motor:motor_3.set
set[14] <= motor:motor_3.set
set[15] <= motor:motor_3.set
set[16] <= motor:motor_3.set
set[17] <= motor:motor_3.set
set[18] <= motor:motor_3.set
set[19] <= motor:motor_3.set
set[20] <= motor:motor_3.set
set[21] <= motor:motor_3.set
set[22] <= motor:motor_3.set
set[23] <= motor:motor_3.set
set[24] <= motor:motor_3.set
set[25] <= motor:motor_3.set
set[26] <= motor:motor_3.set
set[27] <= motor:motor_3.set
set[28] <= motor:motor_3.set
set[29] <= motor:motor_3.set
set[30] <= motor:motor_3.set
set[31] <= motor:motor_3.set
A[0] <= motor:motor_3.A
A[1] <= motor:motor_3.A
A[2] <= motor:motor_3.A
A[3] <= motor:motor_3.A
A[4] <= motor:motor_3.A
A[5] <= motor:motor_3.A
A[6] <= motor:motor_3.A
A[7] <= motor:motor_3.A
A[8] <= motor:motor_3.A
A[9] <= motor:motor_3.A
A[10] <= motor:motor_3.A
A[11] <= motor:motor_3.A
A[12] <= motor:motor_3.A
A[13] <= motor:motor_3.A
A[14] <= motor:motor_3.A
A[15] <= motor:motor_3.A
A[16] <= motor:motor_3.A
A[17] <= motor:motor_3.A
A[18] <= motor:motor_3.A
A[19] <= motor:motor_3.A
A[20] <= motor:motor_3.A
A[21] <= motor:motor_3.A
A[22] <= motor:motor_3.A
A[23] <= motor:motor_3.A
A[24] <= motor:motor_3.A
A[25] <= motor:motor_3.A
A[26] <= motor:motor_3.A
A[27] <= motor:motor_3.A
A[28] <= motor:motor_3.A
A[29] <= motor:motor_3.A
A[30] <= motor:motor_3.A
A[31] <= motor:motor_3.A
B[0] <= motor:motor_3.B
B[1] <= motor:motor_3.B
B[2] <= motor:motor_3.B
B[3] <= motor:motor_3.B
B[4] <= motor:motor_3.B
B[5] <= motor:motor_3.B
B[6] <= motor:motor_3.B
B[7] <= motor:motor_3.B
B[8] <= motor:motor_3.B
B[9] <= motor:motor_3.B
B[10] <= motor:motor_3.B
B[11] <= motor:motor_3.B
B[12] <= motor:motor_3.B
B[13] <= motor:motor_3.B
B[14] <= motor:motor_3.B
B[15] <= motor:motor_3.B
B[16] <= motor:motor_3.B
B[17] <= motor:motor_3.B
B[18] <= motor:motor_3.B
B[19] <= motor:motor_3.B
B[20] <= motor:motor_3.B
B[21] <= motor:motor_3.B
B[22] <= motor:motor_3.B
B[23] <= motor:motor_3.B
B[24] <= motor:motor_3.B
B[25] <= motor:motor_3.B
B[26] <= motor:motor_3.B
B[27] <= motor:motor_3.B
B[28] <= motor:motor_3.B
B[29] <= motor:motor_3.B
B[30] <= motor:motor_3.B
B[31] <= motor:motor_3.B
Z_Brushless <= motor:motor_3.Z_Brushless
Z_OpenLoop <= motor:motor_3.Z_OpenLoop


|SMALL_V14|SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3
clk => Z_Brushless~reg0.CLK
clk => Z_OpenLoop~reg0.CLK
clk => set[0]~reg0.CLK
clk => set[1]~reg0.CLK
clk => set[2]~reg0.CLK
clk => set[3]~reg0.CLK
clk => set[4]~reg0.CLK
clk => set[5]~reg0.CLK
clk => set[6]~reg0.CLK
clk => set[7]~reg0.CLK
clk => set[8]~reg0.CLK
clk => set[9]~reg0.CLK
clk => set[10]~reg0.CLK
clk => set[11]~reg0.CLK
clk => set[12]~reg0.CLK
clk => set[13]~reg0.CLK
clk => set[14]~reg0.CLK
clk => set[15]~reg0.CLK
clk => set[16]~reg0.CLK
clk => set[17]~reg0.CLK
clk => set[18]~reg0.CLK
clk => set[19]~reg0.CLK
clk => set[20]~reg0.CLK
clk => set[21]~reg0.CLK
clk => set[22]~reg0.CLK
clk => set[23]~reg0.CLK
clk => set[24]~reg0.CLK
clk => set[25]~reg0.CLK
clk => set[26]~reg0.CLK
clk => set[27]~reg0.CLK
clk => set[28]~reg0.CLK
clk => set[29]~reg0.CLK
clk => set[30]~reg0.CLK
clk => set[31]~reg0.CLK
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
clk => rddata[16]~reg0.CLK
clk => rddata[17]~reg0.CLK
clk => rddata[18]~reg0.CLK
clk => rddata[19]~reg0.CLK
clk => rddata[20]~reg0.CLK
clk => rddata[21]~reg0.CLK
clk => rddata[22]~reg0.CLK
clk => rddata[23]~reg0.CLK
clk => rddata[24]~reg0.CLK
clk => rddata[25]~reg0.CLK
clk => rddata[26]~reg0.CLK
clk => rddata[27]~reg0.CLK
clk => rddata[28]~reg0.CLK
clk => rddata[29]~reg0.CLK
clk => rddata[30]~reg0.CLK
clk => rddata[31]~reg0.CLK
clk => B[0]~reg0.CLK
clk => B[1]~reg0.CLK
clk => B[2]~reg0.CLK
clk => B[3]~reg0.CLK
clk => B[4]~reg0.CLK
clk => B[5]~reg0.CLK
clk => B[6]~reg0.CLK
clk => B[7]~reg0.CLK
clk => B[8]~reg0.CLK
clk => B[9]~reg0.CLK
clk => B[10]~reg0.CLK
clk => B[11]~reg0.CLK
clk => B[12]~reg0.CLK
clk => B[13]~reg0.CLK
clk => B[14]~reg0.CLK
clk => B[15]~reg0.CLK
clk => B[16]~reg0.CLK
clk => B[17]~reg0.CLK
clk => B[18]~reg0.CLK
clk => B[19]~reg0.CLK
clk => B[20]~reg0.CLK
clk => B[21]~reg0.CLK
clk => B[22]~reg0.CLK
clk => B[23]~reg0.CLK
clk => B[24]~reg0.CLK
clk => B[25]~reg0.CLK
clk => B[26]~reg0.CLK
clk => B[27]~reg0.CLK
clk => B[28]~reg0.CLK
clk => B[29]~reg0.CLK
clk => B[30]~reg0.CLK
clk => B[31]~reg0.CLK
clk => A[0]~reg0.CLK
clk => A[1]~reg0.CLK
clk => A[2]~reg0.CLK
clk => A[3]~reg0.CLK
clk => A[4]~reg0.CLK
clk => A[5]~reg0.CLK
clk => A[6]~reg0.CLK
clk => A[7]~reg0.CLK
clk => A[8]~reg0.CLK
clk => A[9]~reg0.CLK
clk => A[10]~reg0.CLK
clk => A[11]~reg0.CLK
clk => A[12]~reg0.CLK
clk => A[13]~reg0.CLK
clk => A[14]~reg0.CLK
clk => A[15]~reg0.CLK
clk => A[16]~reg0.CLK
clk => A[17]~reg0.CLK
clk => A[18]~reg0.CLK
clk => A[19]~reg0.CLK
clk => A[20]~reg0.CLK
clk => A[21]~reg0.CLK
clk => A[22]~reg0.CLK
clk => A[23]~reg0.CLK
clk => A[24]~reg0.CLK
clk => A[25]~reg0.CLK
clk => A[26]~reg0.CLK
clk => A[27]~reg0.CLK
clk => A[28]~reg0.CLK
clk => A[29]~reg0.CLK
clk => A[30]~reg0.CLK
clk => A[31]~reg0.CLK
rst_n => Z_Brushless~reg0.PRESET
rst_n => Z_OpenLoop~reg0.ACLR
rst_n => set[0]~reg0.ACLR
rst_n => set[1]~reg0.ACLR
rst_n => set[2]~reg0.ACLR
rst_n => set[3]~reg0.ACLR
rst_n => set[4]~reg0.ACLR
rst_n => set[5]~reg0.ACLR
rst_n => set[6]~reg0.ACLR
rst_n => set[7]~reg0.ACLR
rst_n => set[8]~reg0.ACLR
rst_n => set[9]~reg0.ACLR
rst_n => set[10]~reg0.ACLR
rst_n => set[11]~reg0.ACLR
rst_n => set[12]~reg0.ACLR
rst_n => set[13]~reg0.ACLR
rst_n => set[14]~reg0.ACLR
rst_n => set[15]~reg0.ACLR
rst_n => set[16]~reg0.ACLR
rst_n => set[17]~reg0.ACLR
rst_n => set[18]~reg0.ACLR
rst_n => set[19]~reg0.ACLR
rst_n => set[20]~reg0.ACLR
rst_n => set[21]~reg0.ACLR
rst_n => set[22]~reg0.ACLR
rst_n => set[23]~reg0.ACLR
rst_n => set[24]~reg0.ACLR
rst_n => set[25]~reg0.ACLR
rst_n => set[26]~reg0.ACLR
rst_n => set[27]~reg0.ACLR
rst_n => set[28]~reg0.ACLR
rst_n => set[29]~reg0.ACLR
rst_n => set[30]~reg0.ACLR
rst_n => set[31]~reg0.ACLR
rst_n => rddata[0]~reg0.ACLR
rst_n => rddata[1]~reg0.ACLR
rst_n => rddata[2]~reg0.ACLR
rst_n => rddata[3]~reg0.ACLR
rst_n => rddata[4]~reg0.ACLR
rst_n => rddata[5]~reg0.ACLR
rst_n => rddata[6]~reg0.ACLR
rst_n => rddata[7]~reg0.ACLR
rst_n => rddata[8]~reg0.ACLR
rst_n => rddata[9]~reg0.ACLR
rst_n => rddata[10]~reg0.ACLR
rst_n => rddata[11]~reg0.ACLR
rst_n => rddata[12]~reg0.ACLR
rst_n => rddata[13]~reg0.ACLR
rst_n => rddata[14]~reg0.ACLR
rst_n => rddata[15]~reg0.ACLR
rst_n => rddata[16]~reg0.ACLR
rst_n => rddata[17]~reg0.ACLR
rst_n => rddata[18]~reg0.ACLR
rst_n => rddata[19]~reg0.ACLR
rst_n => rddata[20]~reg0.ACLR
rst_n => rddata[21]~reg0.ACLR
rst_n => rddata[22]~reg0.ACLR
rst_n => rddata[23]~reg0.ACLR
rst_n => rddata[24]~reg0.ACLR
rst_n => rddata[25]~reg0.ACLR
rst_n => rddata[26]~reg0.ACLR
rst_n => rddata[27]~reg0.ACLR
rst_n => rddata[28]~reg0.ACLR
rst_n => rddata[29]~reg0.ACLR
rst_n => rddata[30]~reg0.ACLR
rst_n => rddata[31]~reg0.ACLR
rst_n => B[0]~reg0.ACLR
rst_n => B[1]~reg0.ACLR
rst_n => B[2]~reg0.PRESET
rst_n => B[3]~reg0.ACLR
rst_n => B[4]~reg0.ACLR
rst_n => B[5]~reg0.PRESET
rst_n => B[6]~reg0.PRESET
rst_n => B[7]~reg0.ACLR
rst_n => B[8]~reg0.ACLR
rst_n => B[9]~reg0.ACLR
rst_n => B[10]~reg0.ACLR
rst_n => B[11]~reg0.ACLR
rst_n => B[12]~reg0.ACLR
rst_n => B[13]~reg0.ACLR
rst_n => B[14]~reg0.ACLR
rst_n => B[15]~reg0.ACLR
rst_n => B[16]~reg0.ACLR
rst_n => B[17]~reg0.ACLR
rst_n => B[18]~reg0.ACLR
rst_n => B[19]~reg0.ACLR
rst_n => B[20]~reg0.ACLR
rst_n => B[21]~reg0.ACLR
rst_n => B[22]~reg0.ACLR
rst_n => B[23]~reg0.ACLR
rst_n => B[24]~reg0.ACLR
rst_n => B[25]~reg0.ACLR
rst_n => B[26]~reg0.ACLR
rst_n => B[27]~reg0.ACLR
rst_n => B[28]~reg0.ACLR
rst_n => B[29]~reg0.ACLR
rst_n => B[30]~reg0.ACLR
rst_n => B[31]~reg0.ACLR
rst_n => A[0]~reg0.ACLR
rst_n => A[1]~reg0.PRESET
rst_n => A[2]~reg0.ACLR
rst_n => A[3]~reg0.PRESET
rst_n => A[4]~reg0.ACLR
rst_n => A[5]~reg0.PRESET
rst_n => A[6]~reg0.ACLR
rst_n => A[7]~reg0.PRESET
rst_n => A[8]~reg0.ACLR
rst_n => A[9]~reg0.ACLR
rst_n => A[10]~reg0.ACLR
rst_n => A[11]~reg0.ACLR
rst_n => A[12]~reg0.ACLR
rst_n => A[13]~reg0.ACLR
rst_n => A[14]~reg0.ACLR
rst_n => A[15]~reg0.ACLR
rst_n => A[16]~reg0.ACLR
rst_n => A[17]~reg0.ACLR
rst_n => A[18]~reg0.ACLR
rst_n => A[19]~reg0.ACLR
rst_n => A[20]~reg0.ACLR
rst_n => A[21]~reg0.ACLR
rst_n => A[22]~reg0.ACLR
rst_n => A[23]~reg0.ACLR
rst_n => A[24]~reg0.ACLR
rst_n => A[25]~reg0.ACLR
rst_n => A[26]~reg0.ACLR
rst_n => A[27]~reg0.ACLR
rst_n => A[28]~reg0.ACLR
rst_n => A[29]~reg0.ACLR
rst_n => A[30]~reg0.ACLR
rst_n => A[31]~reg0.ACLR
rd_n => always0.IN0
wr_n => always0.IN0
cs_n => always0.IN1
cs_n => always0.IN1
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[0] => Z_Brushless.DATAB
wrdata[0] => Z_OpenLoop.DATAB
wrdata[0] => set.DATAB
wrdata[0] => B.DATAB
wrdata[0] => A.DATAB
wrdata[1] => set.DATAB
wrdata[1] => B.DATAB
wrdata[1] => A.DATAB
wrdata[2] => set.DATAB
wrdata[2] => B.DATAB
wrdata[2] => A.DATAB
wrdata[3] => set.DATAB
wrdata[3] => B.DATAB
wrdata[3] => A.DATAB
wrdata[4] => set.DATAB
wrdata[4] => B.DATAB
wrdata[4] => A.DATAB
wrdata[5] => set.DATAB
wrdata[5] => B.DATAB
wrdata[5] => A.DATAB
wrdata[6] => set.DATAB
wrdata[6] => B.DATAB
wrdata[6] => A.DATAB
wrdata[7] => set.DATAB
wrdata[7] => B.DATAB
wrdata[7] => A.DATAB
wrdata[8] => set.DATAB
wrdata[8] => B.DATAB
wrdata[8] => A.DATAB
wrdata[9] => set.DATAB
wrdata[9] => B.DATAB
wrdata[9] => A.DATAB
wrdata[10] => set.DATAB
wrdata[10] => B.DATAB
wrdata[10] => A.DATAB
wrdata[11] => set.DATAB
wrdata[11] => B.DATAB
wrdata[11] => A.DATAB
wrdata[12] => set.DATAB
wrdata[12] => B.DATAB
wrdata[12] => A.DATAB
wrdata[13] => set.DATAB
wrdata[13] => B.DATAB
wrdata[13] => A.DATAB
wrdata[14] => set.DATAB
wrdata[14] => B.DATAB
wrdata[14] => A.DATAB
wrdata[15] => set.DATAB
wrdata[15] => B.DATAB
wrdata[15] => A.DATAB
wrdata[16] => set.DATAB
wrdata[16] => B.DATAB
wrdata[16] => A.DATAB
wrdata[17] => set.DATAB
wrdata[17] => B.DATAB
wrdata[17] => A.DATAB
wrdata[18] => set.DATAB
wrdata[18] => B.DATAB
wrdata[18] => A.DATAB
wrdata[19] => set.DATAB
wrdata[19] => B.DATAB
wrdata[19] => A.DATAB
wrdata[20] => set.DATAB
wrdata[20] => B.DATAB
wrdata[20] => A.DATAB
wrdata[21] => set.DATAB
wrdata[21] => B.DATAB
wrdata[21] => A.DATAB
wrdata[22] => set.DATAB
wrdata[22] => B.DATAB
wrdata[22] => A.DATAB
wrdata[23] => set.DATAB
wrdata[23] => B.DATAB
wrdata[23] => A.DATAB
wrdata[24] => set.DATAB
wrdata[24] => B.DATAB
wrdata[24] => A.DATAB
wrdata[25] => set.DATAB
wrdata[25] => B.DATAB
wrdata[25] => A.DATAB
wrdata[26] => set.DATAB
wrdata[26] => B.DATAB
wrdata[26] => A.DATAB
wrdata[27] => set.DATAB
wrdata[27] => B.DATAB
wrdata[27] => A.DATAB
wrdata[28] => set.DATAB
wrdata[28] => B.DATAB
wrdata[28] => A.DATAB
wrdata[29] => set.DATAB
wrdata[29] => B.DATAB
wrdata[29] => A.DATAB
wrdata[30] => set.DATAB
wrdata[30] => B.DATAB
wrdata[30] => A.DATAB
wrdata[31] => set.DATAB
wrdata[31] => B.DATAB
wrdata[31] => A.DATAB
addr[0] => Equal0.IN2
addr[0] => Equal1.IN2
addr[0] => Equal2.IN0
addr[0] => Equal3.IN2
addr[0] => Equal4.IN1
addr[1] => Equal0.IN1
addr[1] => Equal1.IN1
addr[1] => Equal2.IN2
addr[1] => Equal3.IN0
addr[1] => Equal4.IN0
addr[2] => Equal0.IN0
addr[2] => Equal1.IN0
addr[2] => Equal2.IN1
addr[2] => Equal3.IN1
addr[2] => Equal4.IN2
code0[0] => rddata.DATAB
code0[1] => rddata.DATAB
code0[2] => rddata.DATAB
code0[3] => rddata.DATAB
code0[4] => rddata.DATAB
code0[5] => rddata.DATAB
code0[6] => rddata.DATAB
code0[7] => rddata.DATAB
code0[8] => rddata.DATAB
code0[9] => rddata.DATAB
code0[10] => rddata.DATAB
code0[11] => rddata.DATAB
code0[12] => rddata.DATAB
code0[13] => rddata.DATAB
code0[14] => rddata.DATAB
code0[15] => rddata.DATAB
code0[16] => rddata.DATAB
code0[17] => rddata.DATAB
code0[18] => rddata.DATAB
code0[19] => rddata.DATAB
code0[20] => rddata.DATAB
code0[21] => rddata.DATAB
code0[22] => rddata.DATAB
code0[23] => rddata.DATAB
code0[24] => rddata.DATAB
code0[25] => rddata.DATAB
code0[26] => rddata.DATAB
code0[27] => rddata.DATAB
code0[28] => rddata.DATAB
code0[29] => rddata.DATAB
code0[30] => rddata.DATAB
code0[31] => rddata.DATAB
code1[0] => rddata.DATAB
code1[1] => rddata.DATAB
code1[2] => rddata.DATAB
code1[3] => rddata.DATAB
code1[4] => rddata.DATAB
code1[5] => rddata.DATAB
code1[6] => rddata.DATAB
code1[7] => rddata.DATAB
code1[8] => rddata.DATAB
code1[9] => rddata.DATAB
code1[10] => rddata.DATAB
code1[11] => rddata.DATAB
code1[12] => rddata.DATAB
code1[13] => rddata.DATAB
code1[14] => rddata.DATAB
code1[15] => rddata.DATAB
code1[16] => rddata.DATAB
code1[17] => rddata.DATAB
code1[18] => rddata.DATAB
code1[19] => rddata.DATAB
code1[20] => rddata.DATAB
code1[21] => rddata.DATAB
code1[22] => rddata.DATAB
code1[23] => rddata.DATAB
code1[24] => rddata.DATAB
code1[25] => rddata.DATAB
code1[26] => rddata.DATAB
code1[27] => rddata.DATAB
code1[28] => rddata.DATAB
code1[29] => rddata.DATAB
code1[30] => rddata.DATAB
code1[31] => rddata.DATAB
code2[0] => rddata.DATAB
code2[1] => rddata.DATAB
code2[2] => rddata.DATAB
code2[3] => rddata.DATAB
code2[4] => rddata.DATAB
code2[5] => rddata.DATAB
code2[6] => rddata.DATAB
code2[7] => rddata.DATAB
code2[8] => rddata.DATAB
code2[9] => rddata.DATAB
code2[10] => rddata.DATAB
code2[11] => rddata.DATAB
code2[12] => rddata.DATAB
code2[13] => rddata.DATAB
code2[14] => rddata.DATAB
code2[15] => rddata.DATAB
code2[16] => rddata.DATAB
code2[17] => rddata.DATAB
code2[18] => rddata.DATAB
code2[19] => rddata.DATAB
code2[20] => rddata.DATAB
code2[21] => rddata.DATAB
code2[22] => rddata.DATAB
code2[23] => rddata.DATAB
code2[24] => rddata.DATAB
code2[25] => rddata.DATAB
code2[26] => rddata.DATAB
code2[27] => rddata.DATAB
code2[28] => rddata.DATAB
code2[29] => rddata.DATAB
code2[30] => rddata.DATAB
code2[31] => rddata.DATAB
code3[0] => rddata.DATAB
code3[1] => rddata.DATAB
code3[2] => rddata.DATAB
code3[3] => rddata.DATAB
code3[4] => rddata.DATAB
code3[5] => rddata.DATAB
code3[6] => rddata.DATAB
code3[7] => rddata.DATAB
code3[8] => rddata.DATAB
code3[9] => rddata.DATAB
code3[10] => rddata.DATAB
code3[11] => rddata.DATAB
code3[12] => rddata.DATAB
code3[13] => rddata.DATAB
code3[14] => rddata.DATAB
code3[15] => rddata.DATAB
code3[16] => rddata.DATAB
code3[17] => rddata.DATAB
code3[18] => rddata.DATAB
code3[19] => rddata.DATAB
code3[20] => rddata.DATAB
code3[21] => rddata.DATAB
code3[22] => rddata.DATAB
code3[23] => rddata.DATAB
code3[24] => rddata.DATAB
code3[25] => rddata.DATAB
code3[26] => rddata.DATAB
code3[27] => rddata.DATAB
code3[28] => rddata.DATAB
code3[29] => rddata.DATAB
code3[30] => rddata.DATAB
code3[31] => rddata.DATAB
set[0] <= set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[1] <= set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[2] <= set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[3] <= set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[4] <= set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[5] <= set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[6] <= set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[7] <= set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[8] <= set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[9] <= set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[10] <= set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[11] <= set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[12] <= set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[13] <= set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[14] <= set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[15] <= set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[16] <= set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[17] <= set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[18] <= set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[19] <= set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[20] <= set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[21] <= set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[22] <= set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[23] <= set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[24] <= set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[25] <= set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[26] <= set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[27] <= set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[28] <= set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[29] <= set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[30] <= set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[31] <= set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[16] <= A[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[17] <= A[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[18] <= A[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[19] <= A[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[20] <= A[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[21] <= A[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[22] <= A[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[23] <= A[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[24] <= A[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[25] <= A[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[26] <= A[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[27] <= A[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[28] <= A[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[29] <= A[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[30] <= A[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[31] <= A[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[16] <= B[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[17] <= B[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[18] <= B[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[19] <= B[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[20] <= B[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[21] <= B[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[22] <= B[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[23] <= B[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[24] <= B[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[25] <= B[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[26] <= B[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[27] <= B[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[28] <= B[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[29] <= B[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[30] <= B[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[31] <= B[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_OpenLoop <= Z_OpenLoop~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_Brushless <= Z_Brushless~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|motor_4_avalon_slave_0_arbitrator:the_motor_4_avalon_slave_0
clk => d1_motor_4_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => motor_4_avalon_slave_0_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => motor_4_avalon_slave_0_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => motor_4_avalon_slave_0_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN13
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN7
cpu_0_data_master_address_to_slave[20] => Equal0.IN6
cpu_0_data_master_address_to_slave[21] => Equal0.IN5
cpu_0_data_master_address_to_slave[22] => Equal0.IN4
cpu_0_data_master_address_to_slave[23] => Equal0.IN3
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_motor_4_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_motor_4_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_motor_4_avalon_slave_0.IN1
cpu_0_data_master_read => motor_4_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_motor_4_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_motor_4_avalon_slave_0.IN1
cpu_0_data_master_write => motor_4_avalon_slave_0_write_n.IN1
cpu_0_data_master_writedata[0] => motor_4_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => motor_4_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => motor_4_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => motor_4_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => motor_4_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => motor_4_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => motor_4_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => motor_4_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => motor_4_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => motor_4_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => motor_4_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => motor_4_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => motor_4_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => motor_4_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => motor_4_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => motor_4_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => motor_4_avalon_slave_0_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => motor_4_avalon_slave_0_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => motor_4_avalon_slave_0_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => motor_4_avalon_slave_0_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => motor_4_avalon_slave_0_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => motor_4_avalon_slave_0_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => motor_4_avalon_slave_0_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => motor_4_avalon_slave_0_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => motor_4_avalon_slave_0_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => motor_4_avalon_slave_0_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => motor_4_avalon_slave_0_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => motor_4_avalon_slave_0_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => motor_4_avalon_slave_0_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => motor_4_avalon_slave_0_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => motor_4_avalon_slave_0_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => motor_4_avalon_slave_0_writedata[31].DATAIN
motor_4_avalon_slave_0_readdata[0] => motor_4_avalon_slave_0_readdata_from_sa[0].DATAIN
motor_4_avalon_slave_0_readdata[1] => motor_4_avalon_slave_0_readdata_from_sa[1].DATAIN
motor_4_avalon_slave_0_readdata[2] => motor_4_avalon_slave_0_readdata_from_sa[2].DATAIN
motor_4_avalon_slave_0_readdata[3] => motor_4_avalon_slave_0_readdata_from_sa[3].DATAIN
motor_4_avalon_slave_0_readdata[4] => motor_4_avalon_slave_0_readdata_from_sa[4].DATAIN
motor_4_avalon_slave_0_readdata[5] => motor_4_avalon_slave_0_readdata_from_sa[5].DATAIN
motor_4_avalon_slave_0_readdata[6] => motor_4_avalon_slave_0_readdata_from_sa[6].DATAIN
motor_4_avalon_slave_0_readdata[7] => motor_4_avalon_slave_0_readdata_from_sa[7].DATAIN
motor_4_avalon_slave_0_readdata[8] => motor_4_avalon_slave_0_readdata_from_sa[8].DATAIN
motor_4_avalon_slave_0_readdata[9] => motor_4_avalon_slave_0_readdata_from_sa[9].DATAIN
motor_4_avalon_slave_0_readdata[10] => motor_4_avalon_slave_0_readdata_from_sa[10].DATAIN
motor_4_avalon_slave_0_readdata[11] => motor_4_avalon_slave_0_readdata_from_sa[11].DATAIN
motor_4_avalon_slave_0_readdata[12] => motor_4_avalon_slave_0_readdata_from_sa[12].DATAIN
motor_4_avalon_slave_0_readdata[13] => motor_4_avalon_slave_0_readdata_from_sa[13].DATAIN
motor_4_avalon_slave_0_readdata[14] => motor_4_avalon_slave_0_readdata_from_sa[14].DATAIN
motor_4_avalon_slave_0_readdata[15] => motor_4_avalon_slave_0_readdata_from_sa[15].DATAIN
motor_4_avalon_slave_0_readdata[16] => motor_4_avalon_slave_0_readdata_from_sa[16].DATAIN
motor_4_avalon_slave_0_readdata[17] => motor_4_avalon_slave_0_readdata_from_sa[17].DATAIN
motor_4_avalon_slave_0_readdata[18] => motor_4_avalon_slave_0_readdata_from_sa[18].DATAIN
motor_4_avalon_slave_0_readdata[19] => motor_4_avalon_slave_0_readdata_from_sa[19].DATAIN
motor_4_avalon_slave_0_readdata[20] => motor_4_avalon_slave_0_readdata_from_sa[20].DATAIN
motor_4_avalon_slave_0_readdata[21] => motor_4_avalon_slave_0_readdata_from_sa[21].DATAIN
motor_4_avalon_slave_0_readdata[22] => motor_4_avalon_slave_0_readdata_from_sa[22].DATAIN
motor_4_avalon_slave_0_readdata[23] => motor_4_avalon_slave_0_readdata_from_sa[23].DATAIN
motor_4_avalon_slave_0_readdata[24] => motor_4_avalon_slave_0_readdata_from_sa[24].DATAIN
motor_4_avalon_slave_0_readdata[25] => motor_4_avalon_slave_0_readdata_from_sa[25].DATAIN
motor_4_avalon_slave_0_readdata[26] => motor_4_avalon_slave_0_readdata_from_sa[26].DATAIN
motor_4_avalon_slave_0_readdata[27] => motor_4_avalon_slave_0_readdata_from_sa[27].DATAIN
motor_4_avalon_slave_0_readdata[28] => motor_4_avalon_slave_0_readdata_from_sa[28].DATAIN
motor_4_avalon_slave_0_readdata[29] => motor_4_avalon_slave_0_readdata_from_sa[29].DATAIN
motor_4_avalon_slave_0_readdata[30] => motor_4_avalon_slave_0_readdata_from_sa[30].DATAIN
motor_4_avalon_slave_0_readdata[31] => motor_4_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => motor_4_avalon_slave_0_reset_n.DATAIN
reset_n => d1_motor_4_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_motor_4_avalon_slave_0 <= cpu_0_data_master_qualified_request_motor_4_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_motor_4_avalon_slave_0 <= cpu_0_data_master_qualified_request_motor_4_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_motor_4_avalon_slave_0 <= cpu_0_data_master_read_data_valid_motor_4_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_motor_4_avalon_slave_0 <= cpu_0_data_master_requests_motor_4_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_motor_4_avalon_slave_0_end_xfer <= d1_motor_4_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_chipselect_n <= cpu_0_data_master_qualified_request_motor_4_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_read_n <= motor_4_avalon_slave_0_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[0] <= motor_4_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[1] <= motor_4_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[2] <= motor_4_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[3] <= motor_4_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[4] <= motor_4_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[5] <= motor_4_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[6] <= motor_4_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[7] <= motor_4_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[8] <= motor_4_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[9] <= motor_4_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[10] <= motor_4_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[11] <= motor_4_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[12] <= motor_4_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[13] <= motor_4_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[14] <= motor_4_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[15] <= motor_4_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[16] <= motor_4_avalon_slave_0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[17] <= motor_4_avalon_slave_0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[18] <= motor_4_avalon_slave_0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[19] <= motor_4_avalon_slave_0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[20] <= motor_4_avalon_slave_0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[21] <= motor_4_avalon_slave_0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[22] <= motor_4_avalon_slave_0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[23] <= motor_4_avalon_slave_0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[24] <= motor_4_avalon_slave_0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[25] <= motor_4_avalon_slave_0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[26] <= motor_4_avalon_slave_0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[27] <= motor_4_avalon_slave_0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[28] <= motor_4_avalon_slave_0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[29] <= motor_4_avalon_slave_0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[30] <= motor_4_avalon_slave_0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_readdata_from_sa[31] <= motor_4_avalon_slave_0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_write_n <= motor_4_avalon_slave_0_write_n.DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
motor_4_avalon_slave_0_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|motor_4:the_motor_4
clk => clk.IN1
rst_n => rst_n.IN1
rd_n => rd_n.IN1
wr_n => wr_n.IN1
cs_n => cs_n.IN1
rddata[0] <= motor:motor_4.rddata
rddata[1] <= motor:motor_4.rddata
rddata[2] <= motor:motor_4.rddata
rddata[3] <= motor:motor_4.rddata
rddata[4] <= motor:motor_4.rddata
rddata[5] <= motor:motor_4.rddata
rddata[6] <= motor:motor_4.rddata
rddata[7] <= motor:motor_4.rddata
rddata[8] <= motor:motor_4.rddata
rddata[9] <= motor:motor_4.rddata
rddata[10] <= motor:motor_4.rddata
rddata[11] <= motor:motor_4.rddata
rddata[12] <= motor:motor_4.rddata
rddata[13] <= motor:motor_4.rddata
rddata[14] <= motor:motor_4.rddata
rddata[15] <= motor:motor_4.rddata
rddata[16] <= motor:motor_4.rddata
rddata[17] <= motor:motor_4.rddata
rddata[18] <= motor:motor_4.rddata
rddata[19] <= motor:motor_4.rddata
rddata[20] <= motor:motor_4.rddata
rddata[21] <= motor:motor_4.rddata
rddata[22] <= motor:motor_4.rddata
rddata[23] <= motor:motor_4.rddata
rddata[24] <= motor:motor_4.rddata
rddata[25] <= motor:motor_4.rddata
rddata[26] <= motor:motor_4.rddata
rddata[27] <= motor:motor_4.rddata
rddata[28] <= motor:motor_4.rddata
rddata[29] <= motor:motor_4.rddata
rddata[30] <= motor:motor_4.rddata
rddata[31] <= motor:motor_4.rddata
wrdata[0] => wrdata[0].IN1
wrdata[1] => wrdata[1].IN1
wrdata[2] => wrdata[2].IN1
wrdata[3] => wrdata[3].IN1
wrdata[4] => wrdata[4].IN1
wrdata[5] => wrdata[5].IN1
wrdata[6] => wrdata[6].IN1
wrdata[7] => wrdata[7].IN1
wrdata[8] => wrdata[8].IN1
wrdata[9] => wrdata[9].IN1
wrdata[10] => wrdata[10].IN1
wrdata[11] => wrdata[11].IN1
wrdata[12] => wrdata[12].IN1
wrdata[13] => wrdata[13].IN1
wrdata[14] => wrdata[14].IN1
wrdata[15] => wrdata[15].IN1
wrdata[16] => wrdata[16].IN1
wrdata[17] => wrdata[17].IN1
wrdata[18] => wrdata[18].IN1
wrdata[19] => wrdata[19].IN1
wrdata[20] => wrdata[20].IN1
wrdata[21] => wrdata[21].IN1
wrdata[22] => wrdata[22].IN1
wrdata[23] => wrdata[23].IN1
wrdata[24] => wrdata[24].IN1
wrdata[25] => wrdata[25].IN1
wrdata[26] => wrdata[26].IN1
wrdata[27] => wrdata[27].IN1
wrdata[28] => wrdata[28].IN1
wrdata[29] => wrdata[29].IN1
wrdata[30] => wrdata[30].IN1
wrdata[31] => wrdata[31].IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
code0[0] => code0[0].IN1
code0[1] => code0[1].IN1
code0[2] => code0[2].IN1
code0[3] => code0[3].IN1
code0[4] => code0[4].IN1
code0[5] => code0[5].IN1
code0[6] => code0[6].IN1
code0[7] => code0[7].IN1
code0[8] => code0[8].IN1
code0[9] => code0[9].IN1
code0[10] => code0[10].IN1
code0[11] => code0[11].IN1
code0[12] => code0[12].IN1
code0[13] => code0[13].IN1
code0[14] => code0[14].IN1
code0[15] => code0[15].IN1
code0[16] => code0[16].IN1
code0[17] => code0[17].IN1
code0[18] => code0[18].IN1
code0[19] => code0[19].IN1
code0[20] => code0[20].IN1
code0[21] => code0[21].IN1
code0[22] => code0[22].IN1
code0[23] => code0[23].IN1
code0[24] => code0[24].IN1
code0[25] => code0[25].IN1
code0[26] => code0[26].IN1
code0[27] => code0[27].IN1
code0[28] => code0[28].IN1
code0[29] => code0[29].IN1
code0[30] => code0[30].IN1
code0[31] => code0[31].IN1
code1[0] => code1[0].IN1
code1[1] => code1[1].IN1
code1[2] => code1[2].IN1
code1[3] => code1[3].IN1
code1[4] => code1[4].IN1
code1[5] => code1[5].IN1
code1[6] => code1[6].IN1
code1[7] => code1[7].IN1
code1[8] => code1[8].IN1
code1[9] => code1[9].IN1
code1[10] => code1[10].IN1
code1[11] => code1[11].IN1
code1[12] => code1[12].IN1
code1[13] => code1[13].IN1
code1[14] => code1[14].IN1
code1[15] => code1[15].IN1
code1[16] => code1[16].IN1
code1[17] => code1[17].IN1
code1[18] => code1[18].IN1
code1[19] => code1[19].IN1
code1[20] => code1[20].IN1
code1[21] => code1[21].IN1
code1[22] => code1[22].IN1
code1[23] => code1[23].IN1
code1[24] => code1[24].IN1
code1[25] => code1[25].IN1
code1[26] => code1[26].IN1
code1[27] => code1[27].IN1
code1[28] => code1[28].IN1
code1[29] => code1[29].IN1
code1[30] => code1[30].IN1
code1[31] => code1[31].IN1
code2[0] => code2[0].IN1
code2[1] => code2[1].IN1
code2[2] => code2[2].IN1
code2[3] => code2[3].IN1
code2[4] => code2[4].IN1
code2[5] => code2[5].IN1
code2[6] => code2[6].IN1
code2[7] => code2[7].IN1
code2[8] => code2[8].IN1
code2[9] => code2[9].IN1
code2[10] => code2[10].IN1
code2[11] => code2[11].IN1
code2[12] => code2[12].IN1
code2[13] => code2[13].IN1
code2[14] => code2[14].IN1
code2[15] => code2[15].IN1
code2[16] => code2[16].IN1
code2[17] => code2[17].IN1
code2[18] => code2[18].IN1
code2[19] => code2[19].IN1
code2[20] => code2[20].IN1
code2[21] => code2[21].IN1
code2[22] => code2[22].IN1
code2[23] => code2[23].IN1
code2[24] => code2[24].IN1
code2[25] => code2[25].IN1
code2[26] => code2[26].IN1
code2[27] => code2[27].IN1
code2[28] => code2[28].IN1
code2[29] => code2[29].IN1
code2[30] => code2[30].IN1
code2[31] => code2[31].IN1
code3[0] => code3[0].IN1
code3[1] => code3[1].IN1
code3[2] => code3[2].IN1
code3[3] => code3[3].IN1
code3[4] => code3[4].IN1
code3[5] => code3[5].IN1
code3[6] => code3[6].IN1
code3[7] => code3[7].IN1
code3[8] => code3[8].IN1
code3[9] => code3[9].IN1
code3[10] => code3[10].IN1
code3[11] => code3[11].IN1
code3[12] => code3[12].IN1
code3[13] => code3[13].IN1
code3[14] => code3[14].IN1
code3[15] => code3[15].IN1
code3[16] => code3[16].IN1
code3[17] => code3[17].IN1
code3[18] => code3[18].IN1
code3[19] => code3[19].IN1
code3[20] => code3[20].IN1
code3[21] => code3[21].IN1
code3[22] => code3[22].IN1
code3[23] => code3[23].IN1
code3[24] => code3[24].IN1
code3[25] => code3[25].IN1
code3[26] => code3[26].IN1
code3[27] => code3[27].IN1
code3[28] => code3[28].IN1
code3[29] => code3[29].IN1
code3[30] => code3[30].IN1
code3[31] => code3[31].IN1
set[0] <= motor:motor_4.set
set[1] <= motor:motor_4.set
set[2] <= motor:motor_4.set
set[3] <= motor:motor_4.set
set[4] <= motor:motor_4.set
set[5] <= motor:motor_4.set
set[6] <= motor:motor_4.set
set[7] <= motor:motor_4.set
set[8] <= motor:motor_4.set
set[9] <= motor:motor_4.set
set[10] <= motor:motor_4.set
set[11] <= motor:motor_4.set
set[12] <= motor:motor_4.set
set[13] <= motor:motor_4.set
set[14] <= motor:motor_4.set
set[15] <= motor:motor_4.set
set[16] <= motor:motor_4.set
set[17] <= motor:motor_4.set
set[18] <= motor:motor_4.set
set[19] <= motor:motor_4.set
set[20] <= motor:motor_4.set
set[21] <= motor:motor_4.set
set[22] <= motor:motor_4.set
set[23] <= motor:motor_4.set
set[24] <= motor:motor_4.set
set[25] <= motor:motor_4.set
set[26] <= motor:motor_4.set
set[27] <= motor:motor_4.set
set[28] <= motor:motor_4.set
set[29] <= motor:motor_4.set
set[30] <= motor:motor_4.set
set[31] <= motor:motor_4.set
A[0] <= motor:motor_4.A
A[1] <= motor:motor_4.A
A[2] <= motor:motor_4.A
A[3] <= motor:motor_4.A
A[4] <= motor:motor_4.A
A[5] <= motor:motor_4.A
A[6] <= motor:motor_4.A
A[7] <= motor:motor_4.A
A[8] <= motor:motor_4.A
A[9] <= motor:motor_4.A
A[10] <= motor:motor_4.A
A[11] <= motor:motor_4.A
A[12] <= motor:motor_4.A
A[13] <= motor:motor_4.A
A[14] <= motor:motor_4.A
A[15] <= motor:motor_4.A
A[16] <= motor:motor_4.A
A[17] <= motor:motor_4.A
A[18] <= motor:motor_4.A
A[19] <= motor:motor_4.A
A[20] <= motor:motor_4.A
A[21] <= motor:motor_4.A
A[22] <= motor:motor_4.A
A[23] <= motor:motor_4.A
A[24] <= motor:motor_4.A
A[25] <= motor:motor_4.A
A[26] <= motor:motor_4.A
A[27] <= motor:motor_4.A
A[28] <= motor:motor_4.A
A[29] <= motor:motor_4.A
A[30] <= motor:motor_4.A
A[31] <= motor:motor_4.A
B[0] <= motor:motor_4.B
B[1] <= motor:motor_4.B
B[2] <= motor:motor_4.B
B[3] <= motor:motor_4.B
B[4] <= motor:motor_4.B
B[5] <= motor:motor_4.B
B[6] <= motor:motor_4.B
B[7] <= motor:motor_4.B
B[8] <= motor:motor_4.B
B[9] <= motor:motor_4.B
B[10] <= motor:motor_4.B
B[11] <= motor:motor_4.B
B[12] <= motor:motor_4.B
B[13] <= motor:motor_4.B
B[14] <= motor:motor_4.B
B[15] <= motor:motor_4.B
B[16] <= motor:motor_4.B
B[17] <= motor:motor_4.B
B[18] <= motor:motor_4.B
B[19] <= motor:motor_4.B
B[20] <= motor:motor_4.B
B[21] <= motor:motor_4.B
B[22] <= motor:motor_4.B
B[23] <= motor:motor_4.B
B[24] <= motor:motor_4.B
B[25] <= motor:motor_4.B
B[26] <= motor:motor_4.B
B[27] <= motor:motor_4.B
B[28] <= motor:motor_4.B
B[29] <= motor:motor_4.B
B[30] <= motor:motor_4.B
B[31] <= motor:motor_4.B
Z_Brushless <= motor:motor_4.Z_Brushless
Z_OpenLoop <= motor:motor_4.Z_OpenLoop


|SMALL_V14|SMALL14_CPU:inst1|motor_4:the_motor_4|motor:motor_4
clk => Z_Brushless~reg0.CLK
clk => Z_OpenLoop~reg0.CLK
clk => set[0]~reg0.CLK
clk => set[1]~reg0.CLK
clk => set[2]~reg0.CLK
clk => set[3]~reg0.CLK
clk => set[4]~reg0.CLK
clk => set[5]~reg0.CLK
clk => set[6]~reg0.CLK
clk => set[7]~reg0.CLK
clk => set[8]~reg0.CLK
clk => set[9]~reg0.CLK
clk => set[10]~reg0.CLK
clk => set[11]~reg0.CLK
clk => set[12]~reg0.CLK
clk => set[13]~reg0.CLK
clk => set[14]~reg0.CLK
clk => set[15]~reg0.CLK
clk => set[16]~reg0.CLK
clk => set[17]~reg0.CLK
clk => set[18]~reg0.CLK
clk => set[19]~reg0.CLK
clk => set[20]~reg0.CLK
clk => set[21]~reg0.CLK
clk => set[22]~reg0.CLK
clk => set[23]~reg0.CLK
clk => set[24]~reg0.CLK
clk => set[25]~reg0.CLK
clk => set[26]~reg0.CLK
clk => set[27]~reg0.CLK
clk => set[28]~reg0.CLK
clk => set[29]~reg0.CLK
clk => set[30]~reg0.CLK
clk => set[31]~reg0.CLK
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
clk => rddata[16]~reg0.CLK
clk => rddata[17]~reg0.CLK
clk => rddata[18]~reg0.CLK
clk => rddata[19]~reg0.CLK
clk => rddata[20]~reg0.CLK
clk => rddata[21]~reg0.CLK
clk => rddata[22]~reg0.CLK
clk => rddata[23]~reg0.CLK
clk => rddata[24]~reg0.CLK
clk => rddata[25]~reg0.CLK
clk => rddata[26]~reg0.CLK
clk => rddata[27]~reg0.CLK
clk => rddata[28]~reg0.CLK
clk => rddata[29]~reg0.CLK
clk => rddata[30]~reg0.CLK
clk => rddata[31]~reg0.CLK
clk => B[0]~reg0.CLK
clk => B[1]~reg0.CLK
clk => B[2]~reg0.CLK
clk => B[3]~reg0.CLK
clk => B[4]~reg0.CLK
clk => B[5]~reg0.CLK
clk => B[6]~reg0.CLK
clk => B[7]~reg0.CLK
clk => B[8]~reg0.CLK
clk => B[9]~reg0.CLK
clk => B[10]~reg0.CLK
clk => B[11]~reg0.CLK
clk => B[12]~reg0.CLK
clk => B[13]~reg0.CLK
clk => B[14]~reg0.CLK
clk => B[15]~reg0.CLK
clk => B[16]~reg0.CLK
clk => B[17]~reg0.CLK
clk => B[18]~reg0.CLK
clk => B[19]~reg0.CLK
clk => B[20]~reg0.CLK
clk => B[21]~reg0.CLK
clk => B[22]~reg0.CLK
clk => B[23]~reg0.CLK
clk => B[24]~reg0.CLK
clk => B[25]~reg0.CLK
clk => B[26]~reg0.CLK
clk => B[27]~reg0.CLK
clk => B[28]~reg0.CLK
clk => B[29]~reg0.CLK
clk => B[30]~reg0.CLK
clk => B[31]~reg0.CLK
clk => A[0]~reg0.CLK
clk => A[1]~reg0.CLK
clk => A[2]~reg0.CLK
clk => A[3]~reg0.CLK
clk => A[4]~reg0.CLK
clk => A[5]~reg0.CLK
clk => A[6]~reg0.CLK
clk => A[7]~reg0.CLK
clk => A[8]~reg0.CLK
clk => A[9]~reg0.CLK
clk => A[10]~reg0.CLK
clk => A[11]~reg0.CLK
clk => A[12]~reg0.CLK
clk => A[13]~reg0.CLK
clk => A[14]~reg0.CLK
clk => A[15]~reg0.CLK
clk => A[16]~reg0.CLK
clk => A[17]~reg0.CLK
clk => A[18]~reg0.CLK
clk => A[19]~reg0.CLK
clk => A[20]~reg0.CLK
clk => A[21]~reg0.CLK
clk => A[22]~reg0.CLK
clk => A[23]~reg0.CLK
clk => A[24]~reg0.CLK
clk => A[25]~reg0.CLK
clk => A[26]~reg0.CLK
clk => A[27]~reg0.CLK
clk => A[28]~reg0.CLK
clk => A[29]~reg0.CLK
clk => A[30]~reg0.CLK
clk => A[31]~reg0.CLK
rst_n => Z_Brushless~reg0.PRESET
rst_n => Z_OpenLoop~reg0.ACLR
rst_n => set[0]~reg0.ACLR
rst_n => set[1]~reg0.ACLR
rst_n => set[2]~reg0.ACLR
rst_n => set[3]~reg0.ACLR
rst_n => set[4]~reg0.ACLR
rst_n => set[5]~reg0.ACLR
rst_n => set[6]~reg0.ACLR
rst_n => set[7]~reg0.ACLR
rst_n => set[8]~reg0.ACLR
rst_n => set[9]~reg0.ACLR
rst_n => set[10]~reg0.ACLR
rst_n => set[11]~reg0.ACLR
rst_n => set[12]~reg0.ACLR
rst_n => set[13]~reg0.ACLR
rst_n => set[14]~reg0.ACLR
rst_n => set[15]~reg0.ACLR
rst_n => set[16]~reg0.ACLR
rst_n => set[17]~reg0.ACLR
rst_n => set[18]~reg0.ACLR
rst_n => set[19]~reg0.ACLR
rst_n => set[20]~reg0.ACLR
rst_n => set[21]~reg0.ACLR
rst_n => set[22]~reg0.ACLR
rst_n => set[23]~reg0.ACLR
rst_n => set[24]~reg0.ACLR
rst_n => set[25]~reg0.ACLR
rst_n => set[26]~reg0.ACLR
rst_n => set[27]~reg0.ACLR
rst_n => set[28]~reg0.ACLR
rst_n => set[29]~reg0.ACLR
rst_n => set[30]~reg0.ACLR
rst_n => set[31]~reg0.ACLR
rst_n => rddata[0]~reg0.ACLR
rst_n => rddata[1]~reg0.ACLR
rst_n => rddata[2]~reg0.ACLR
rst_n => rddata[3]~reg0.ACLR
rst_n => rddata[4]~reg0.ACLR
rst_n => rddata[5]~reg0.ACLR
rst_n => rddata[6]~reg0.ACLR
rst_n => rddata[7]~reg0.ACLR
rst_n => rddata[8]~reg0.ACLR
rst_n => rddata[9]~reg0.ACLR
rst_n => rddata[10]~reg0.ACLR
rst_n => rddata[11]~reg0.ACLR
rst_n => rddata[12]~reg0.ACLR
rst_n => rddata[13]~reg0.ACLR
rst_n => rddata[14]~reg0.ACLR
rst_n => rddata[15]~reg0.ACLR
rst_n => rddata[16]~reg0.ACLR
rst_n => rddata[17]~reg0.ACLR
rst_n => rddata[18]~reg0.ACLR
rst_n => rddata[19]~reg0.ACLR
rst_n => rddata[20]~reg0.ACLR
rst_n => rddata[21]~reg0.ACLR
rst_n => rddata[22]~reg0.ACLR
rst_n => rddata[23]~reg0.ACLR
rst_n => rddata[24]~reg0.ACLR
rst_n => rddata[25]~reg0.ACLR
rst_n => rddata[26]~reg0.ACLR
rst_n => rddata[27]~reg0.ACLR
rst_n => rddata[28]~reg0.ACLR
rst_n => rddata[29]~reg0.ACLR
rst_n => rddata[30]~reg0.ACLR
rst_n => rddata[31]~reg0.ACLR
rst_n => B[0]~reg0.ACLR
rst_n => B[1]~reg0.ACLR
rst_n => B[2]~reg0.PRESET
rst_n => B[3]~reg0.ACLR
rst_n => B[4]~reg0.ACLR
rst_n => B[5]~reg0.PRESET
rst_n => B[6]~reg0.PRESET
rst_n => B[7]~reg0.ACLR
rst_n => B[8]~reg0.ACLR
rst_n => B[9]~reg0.ACLR
rst_n => B[10]~reg0.ACLR
rst_n => B[11]~reg0.ACLR
rst_n => B[12]~reg0.ACLR
rst_n => B[13]~reg0.ACLR
rst_n => B[14]~reg0.ACLR
rst_n => B[15]~reg0.ACLR
rst_n => B[16]~reg0.ACLR
rst_n => B[17]~reg0.ACLR
rst_n => B[18]~reg0.ACLR
rst_n => B[19]~reg0.ACLR
rst_n => B[20]~reg0.ACLR
rst_n => B[21]~reg0.ACLR
rst_n => B[22]~reg0.ACLR
rst_n => B[23]~reg0.ACLR
rst_n => B[24]~reg0.ACLR
rst_n => B[25]~reg0.ACLR
rst_n => B[26]~reg0.ACLR
rst_n => B[27]~reg0.ACLR
rst_n => B[28]~reg0.ACLR
rst_n => B[29]~reg0.ACLR
rst_n => B[30]~reg0.ACLR
rst_n => B[31]~reg0.ACLR
rst_n => A[0]~reg0.ACLR
rst_n => A[1]~reg0.PRESET
rst_n => A[2]~reg0.ACLR
rst_n => A[3]~reg0.PRESET
rst_n => A[4]~reg0.ACLR
rst_n => A[5]~reg0.PRESET
rst_n => A[6]~reg0.ACLR
rst_n => A[7]~reg0.PRESET
rst_n => A[8]~reg0.ACLR
rst_n => A[9]~reg0.ACLR
rst_n => A[10]~reg0.ACLR
rst_n => A[11]~reg0.ACLR
rst_n => A[12]~reg0.ACLR
rst_n => A[13]~reg0.ACLR
rst_n => A[14]~reg0.ACLR
rst_n => A[15]~reg0.ACLR
rst_n => A[16]~reg0.ACLR
rst_n => A[17]~reg0.ACLR
rst_n => A[18]~reg0.ACLR
rst_n => A[19]~reg0.ACLR
rst_n => A[20]~reg0.ACLR
rst_n => A[21]~reg0.ACLR
rst_n => A[22]~reg0.ACLR
rst_n => A[23]~reg0.ACLR
rst_n => A[24]~reg0.ACLR
rst_n => A[25]~reg0.ACLR
rst_n => A[26]~reg0.ACLR
rst_n => A[27]~reg0.ACLR
rst_n => A[28]~reg0.ACLR
rst_n => A[29]~reg0.ACLR
rst_n => A[30]~reg0.ACLR
rst_n => A[31]~reg0.ACLR
rd_n => always0.IN0
wr_n => always0.IN0
cs_n => always0.IN1
cs_n => always0.IN1
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[0] => Z_Brushless.DATAB
wrdata[0] => Z_OpenLoop.DATAB
wrdata[0] => set.DATAB
wrdata[0] => B.DATAB
wrdata[0] => A.DATAB
wrdata[1] => set.DATAB
wrdata[1] => B.DATAB
wrdata[1] => A.DATAB
wrdata[2] => set.DATAB
wrdata[2] => B.DATAB
wrdata[2] => A.DATAB
wrdata[3] => set.DATAB
wrdata[3] => B.DATAB
wrdata[3] => A.DATAB
wrdata[4] => set.DATAB
wrdata[4] => B.DATAB
wrdata[4] => A.DATAB
wrdata[5] => set.DATAB
wrdata[5] => B.DATAB
wrdata[5] => A.DATAB
wrdata[6] => set.DATAB
wrdata[6] => B.DATAB
wrdata[6] => A.DATAB
wrdata[7] => set.DATAB
wrdata[7] => B.DATAB
wrdata[7] => A.DATAB
wrdata[8] => set.DATAB
wrdata[8] => B.DATAB
wrdata[8] => A.DATAB
wrdata[9] => set.DATAB
wrdata[9] => B.DATAB
wrdata[9] => A.DATAB
wrdata[10] => set.DATAB
wrdata[10] => B.DATAB
wrdata[10] => A.DATAB
wrdata[11] => set.DATAB
wrdata[11] => B.DATAB
wrdata[11] => A.DATAB
wrdata[12] => set.DATAB
wrdata[12] => B.DATAB
wrdata[12] => A.DATAB
wrdata[13] => set.DATAB
wrdata[13] => B.DATAB
wrdata[13] => A.DATAB
wrdata[14] => set.DATAB
wrdata[14] => B.DATAB
wrdata[14] => A.DATAB
wrdata[15] => set.DATAB
wrdata[15] => B.DATAB
wrdata[15] => A.DATAB
wrdata[16] => set.DATAB
wrdata[16] => B.DATAB
wrdata[16] => A.DATAB
wrdata[17] => set.DATAB
wrdata[17] => B.DATAB
wrdata[17] => A.DATAB
wrdata[18] => set.DATAB
wrdata[18] => B.DATAB
wrdata[18] => A.DATAB
wrdata[19] => set.DATAB
wrdata[19] => B.DATAB
wrdata[19] => A.DATAB
wrdata[20] => set.DATAB
wrdata[20] => B.DATAB
wrdata[20] => A.DATAB
wrdata[21] => set.DATAB
wrdata[21] => B.DATAB
wrdata[21] => A.DATAB
wrdata[22] => set.DATAB
wrdata[22] => B.DATAB
wrdata[22] => A.DATAB
wrdata[23] => set.DATAB
wrdata[23] => B.DATAB
wrdata[23] => A.DATAB
wrdata[24] => set.DATAB
wrdata[24] => B.DATAB
wrdata[24] => A.DATAB
wrdata[25] => set.DATAB
wrdata[25] => B.DATAB
wrdata[25] => A.DATAB
wrdata[26] => set.DATAB
wrdata[26] => B.DATAB
wrdata[26] => A.DATAB
wrdata[27] => set.DATAB
wrdata[27] => B.DATAB
wrdata[27] => A.DATAB
wrdata[28] => set.DATAB
wrdata[28] => B.DATAB
wrdata[28] => A.DATAB
wrdata[29] => set.DATAB
wrdata[29] => B.DATAB
wrdata[29] => A.DATAB
wrdata[30] => set.DATAB
wrdata[30] => B.DATAB
wrdata[30] => A.DATAB
wrdata[31] => set.DATAB
wrdata[31] => B.DATAB
wrdata[31] => A.DATAB
addr[0] => Equal0.IN2
addr[0] => Equal1.IN2
addr[0] => Equal2.IN0
addr[0] => Equal3.IN2
addr[0] => Equal4.IN1
addr[1] => Equal0.IN1
addr[1] => Equal1.IN1
addr[1] => Equal2.IN2
addr[1] => Equal3.IN0
addr[1] => Equal4.IN0
addr[2] => Equal0.IN0
addr[2] => Equal1.IN0
addr[2] => Equal2.IN1
addr[2] => Equal3.IN1
addr[2] => Equal4.IN2
code0[0] => rddata.DATAB
code0[1] => rddata.DATAB
code0[2] => rddata.DATAB
code0[3] => rddata.DATAB
code0[4] => rddata.DATAB
code0[5] => rddata.DATAB
code0[6] => rddata.DATAB
code0[7] => rddata.DATAB
code0[8] => rddata.DATAB
code0[9] => rddata.DATAB
code0[10] => rddata.DATAB
code0[11] => rddata.DATAB
code0[12] => rddata.DATAB
code0[13] => rddata.DATAB
code0[14] => rddata.DATAB
code0[15] => rddata.DATAB
code0[16] => rddata.DATAB
code0[17] => rddata.DATAB
code0[18] => rddata.DATAB
code0[19] => rddata.DATAB
code0[20] => rddata.DATAB
code0[21] => rddata.DATAB
code0[22] => rddata.DATAB
code0[23] => rddata.DATAB
code0[24] => rddata.DATAB
code0[25] => rddata.DATAB
code0[26] => rddata.DATAB
code0[27] => rddata.DATAB
code0[28] => rddata.DATAB
code0[29] => rddata.DATAB
code0[30] => rddata.DATAB
code0[31] => rddata.DATAB
code1[0] => rddata.DATAB
code1[1] => rddata.DATAB
code1[2] => rddata.DATAB
code1[3] => rddata.DATAB
code1[4] => rddata.DATAB
code1[5] => rddata.DATAB
code1[6] => rddata.DATAB
code1[7] => rddata.DATAB
code1[8] => rddata.DATAB
code1[9] => rddata.DATAB
code1[10] => rddata.DATAB
code1[11] => rddata.DATAB
code1[12] => rddata.DATAB
code1[13] => rddata.DATAB
code1[14] => rddata.DATAB
code1[15] => rddata.DATAB
code1[16] => rddata.DATAB
code1[17] => rddata.DATAB
code1[18] => rddata.DATAB
code1[19] => rddata.DATAB
code1[20] => rddata.DATAB
code1[21] => rddata.DATAB
code1[22] => rddata.DATAB
code1[23] => rddata.DATAB
code1[24] => rddata.DATAB
code1[25] => rddata.DATAB
code1[26] => rddata.DATAB
code1[27] => rddata.DATAB
code1[28] => rddata.DATAB
code1[29] => rddata.DATAB
code1[30] => rddata.DATAB
code1[31] => rddata.DATAB
code2[0] => rddata.DATAB
code2[1] => rddata.DATAB
code2[2] => rddata.DATAB
code2[3] => rddata.DATAB
code2[4] => rddata.DATAB
code2[5] => rddata.DATAB
code2[6] => rddata.DATAB
code2[7] => rddata.DATAB
code2[8] => rddata.DATAB
code2[9] => rddata.DATAB
code2[10] => rddata.DATAB
code2[11] => rddata.DATAB
code2[12] => rddata.DATAB
code2[13] => rddata.DATAB
code2[14] => rddata.DATAB
code2[15] => rddata.DATAB
code2[16] => rddata.DATAB
code2[17] => rddata.DATAB
code2[18] => rddata.DATAB
code2[19] => rddata.DATAB
code2[20] => rddata.DATAB
code2[21] => rddata.DATAB
code2[22] => rddata.DATAB
code2[23] => rddata.DATAB
code2[24] => rddata.DATAB
code2[25] => rddata.DATAB
code2[26] => rddata.DATAB
code2[27] => rddata.DATAB
code2[28] => rddata.DATAB
code2[29] => rddata.DATAB
code2[30] => rddata.DATAB
code2[31] => rddata.DATAB
code3[0] => rddata.DATAB
code3[1] => rddata.DATAB
code3[2] => rddata.DATAB
code3[3] => rddata.DATAB
code3[4] => rddata.DATAB
code3[5] => rddata.DATAB
code3[6] => rddata.DATAB
code3[7] => rddata.DATAB
code3[8] => rddata.DATAB
code3[9] => rddata.DATAB
code3[10] => rddata.DATAB
code3[11] => rddata.DATAB
code3[12] => rddata.DATAB
code3[13] => rddata.DATAB
code3[14] => rddata.DATAB
code3[15] => rddata.DATAB
code3[16] => rddata.DATAB
code3[17] => rddata.DATAB
code3[18] => rddata.DATAB
code3[19] => rddata.DATAB
code3[20] => rddata.DATAB
code3[21] => rddata.DATAB
code3[22] => rddata.DATAB
code3[23] => rddata.DATAB
code3[24] => rddata.DATAB
code3[25] => rddata.DATAB
code3[26] => rddata.DATAB
code3[27] => rddata.DATAB
code3[28] => rddata.DATAB
code3[29] => rddata.DATAB
code3[30] => rddata.DATAB
code3[31] => rddata.DATAB
set[0] <= set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[1] <= set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[2] <= set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[3] <= set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[4] <= set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[5] <= set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[6] <= set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[7] <= set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[8] <= set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[9] <= set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[10] <= set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[11] <= set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[12] <= set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[13] <= set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[14] <= set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[15] <= set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[16] <= set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[17] <= set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[18] <= set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[19] <= set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[20] <= set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[21] <= set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[22] <= set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[23] <= set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[24] <= set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[25] <= set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[26] <= set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[27] <= set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[28] <= set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[29] <= set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[30] <= set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[31] <= set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[16] <= A[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[17] <= A[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[18] <= A[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[19] <= A[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[20] <= A[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[21] <= A[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[22] <= A[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[23] <= A[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[24] <= A[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[25] <= A[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[26] <= A[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[27] <= A[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[28] <= A[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[29] <= A[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[30] <= A[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[31] <= A[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[16] <= B[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[17] <= B[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[18] <= B[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[19] <= B[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[20] <= B[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[21] <= B[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[22] <= B[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[23] <= B[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[24] <= B[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[25] <= B[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[26] <= B[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[27] <= B[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[28] <= B[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[29] <= B[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[30] <= B[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[31] <= B[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_OpenLoop <= Z_OpenLoop~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_Brushless <= Z_Brushless~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_buzzer_s1_arbitrator:the_pio_buzzer_s1
clk => d1_pio_buzzer_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_buzzer_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_buzzer_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN3
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN14
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_buzzer_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_buzzer_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_buzzer_s1.IN1
cpu_0_data_master_read => pio_buzzer_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_buzzer_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_buzzer_s1.IN1
cpu_0_data_master_write => pio_buzzer_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_buzzer_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_buzzer_s1_readdata => pio_buzzer_s1_readdata_from_sa.DATAIN
reset_n => pio_buzzer_s1_reset_n.DATAIN
reset_n => d1_pio_buzzer_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_buzzer_s1 <= cpu_0_data_master_qualified_request_pio_buzzer_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_buzzer_s1 <= cpu_0_data_master_qualified_request_pio_buzzer_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_buzzer_s1 <= cpu_0_data_master_read_data_valid_pio_buzzer_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_buzzer_s1 <= cpu_0_data_master_requests_pio_buzzer_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_buzzer_s1_end_xfer <= d1_pio_buzzer_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_buzzer_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_buzzer_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_buzzer_s1_chipselect <= cpu_0_data_master_qualified_request_pio_buzzer_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_buzzer_s1_readdata_from_sa <= pio_buzzer_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_buzzer_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_buzzer_s1_write_n <= pio_buzzer_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_buzzer_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_buzzer:the_pio_buzzer
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault1_s1_arbitrator:the_pio_hull_fault1_s1
clk => d1_pio_hull_fault1_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_hull_fault1_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_hull_fault1_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN3
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN2
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN14
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_hull_fault1_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_hull_fault1_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_hull_fault1_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_hull_fault1_s1.IN1
cpu_0_data_master_read => pio_hull_fault1_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_hull_fault1_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_hull_fault1_s1.IN1
pio_hull_fault1_s1_readdata => pio_hull_fault1_s1_readdata_from_sa.DATAIN
reset_n => pio_hull_fault1_s1_reset_n.DATAIN
reset_n => d1_pio_hull_fault1_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_hull_fault1_s1 <= cpu_0_data_master_qualified_request_pio_hull_fault1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_hull_fault1_s1 <= cpu_0_data_master_qualified_request_pio_hull_fault1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_hull_fault1_s1 <= cpu_0_data_master_read_data_valid_pio_hull_fault1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_hull_fault1_s1 <= cpu_0_data_master_requests_pio_hull_fault1_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_hull_fault1_s1_end_xfer <= d1_pio_hull_fault1_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault1_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault1_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault1_s1_readdata_from_sa <= pio_hull_fault1_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault1_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault1:the_pio_hull_fault1
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault2_s1_arbitrator:the_pio_hull_fault2_s1
clk => d1_pio_hull_fault2_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_hull_fault2_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_hull_fault2_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN3
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN2
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN14
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_hull_fault2_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_hull_fault2_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_hull_fault2_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_hull_fault2_s1.IN1
cpu_0_data_master_read => pio_hull_fault2_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_hull_fault2_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_hull_fault2_s1.IN1
pio_hull_fault2_s1_readdata => pio_hull_fault2_s1_readdata_from_sa.DATAIN
reset_n => pio_hull_fault2_s1_reset_n.DATAIN
reset_n => d1_pio_hull_fault2_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_hull_fault2_s1 <= cpu_0_data_master_qualified_request_pio_hull_fault2_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_hull_fault2_s1 <= cpu_0_data_master_qualified_request_pio_hull_fault2_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_hull_fault2_s1 <= cpu_0_data_master_read_data_valid_pio_hull_fault2_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_hull_fault2_s1 <= cpu_0_data_master_requests_pio_hull_fault2_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_hull_fault2_s1_end_xfer <= d1_pio_hull_fault2_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault2_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault2_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault2_s1_readdata_from_sa <= pio_hull_fault2_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault2_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault2:the_pio_hull_fault2
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault3_s1_arbitrator:the_pio_hull_fault3_s1
clk => d1_pio_hull_fault3_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_hull_fault3_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_hull_fault3_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN4
cpu_0_data_master_address_to_slave[5] => Equal0.IN3
cpu_0_data_master_address_to_slave[6] => Equal0.IN20
cpu_0_data_master_address_to_slave[7] => Equal0.IN19
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN2
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_hull_fault3_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_hull_fault3_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_hull_fault3_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_hull_fault3_s1.IN1
cpu_0_data_master_read => pio_hull_fault3_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_hull_fault3_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_hull_fault3_s1.IN1
pio_hull_fault3_s1_readdata => pio_hull_fault3_s1_readdata_from_sa.DATAIN
reset_n => pio_hull_fault3_s1_reset_n.DATAIN
reset_n => d1_pio_hull_fault3_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_hull_fault3_s1 <= cpu_0_data_master_qualified_request_pio_hull_fault3_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_hull_fault3_s1 <= cpu_0_data_master_qualified_request_pio_hull_fault3_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_hull_fault3_s1 <= cpu_0_data_master_read_data_valid_pio_hull_fault3_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_hull_fault3_s1 <= cpu_0_data_master_requests_pio_hull_fault3_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_hull_fault3_s1_end_xfer <= d1_pio_hull_fault3_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault3_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault3_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault3_s1_readdata_from_sa <= pio_hull_fault3_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault3_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault3:the_pio_hull_fault3
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault4_s1_arbitrator:the_pio_hull_fault4_s1
clk => d1_pio_hull_fault4_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_hull_fault4_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_hull_fault4_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN3
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN2
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN14
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_hull_fault4_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_hull_fault4_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_hull_fault4_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_hull_fault4_s1.IN1
cpu_0_data_master_read => pio_hull_fault4_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_hull_fault4_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_hull_fault4_s1.IN1
pio_hull_fault4_s1_readdata => pio_hull_fault4_s1_readdata_from_sa.DATAIN
reset_n => pio_hull_fault4_s1_reset_n.DATAIN
reset_n => d1_pio_hull_fault4_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_hull_fault4_s1 <= cpu_0_data_master_qualified_request_pio_hull_fault4_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_hull_fault4_s1 <= cpu_0_data_master_qualified_request_pio_hull_fault4_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_hull_fault4_s1 <= cpu_0_data_master_read_data_valid_pio_hull_fault4_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_hull_fault4_s1 <= cpu_0_data_master_requests_pio_hull_fault4_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_hull_fault4_s1_end_xfer <= d1_pio_hull_fault4_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault4_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault4_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault4_s1_readdata_from_sa <= pio_hull_fault4_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_hull_fault4_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault4:the_pio_hull_fault4
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_infra_s1_arbitrator:the_pio_infra_s1
clk => d1_pio_infra_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_infra_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_infra_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN4
cpu_0_data_master_address_to_slave[5] => Equal0.IN3
cpu_0_data_master_address_to_slave[6] => Equal0.IN20
cpu_0_data_master_address_to_slave[7] => Equal0.IN19
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_infra_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_infra_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_infra_s1.IN1
cpu_0_data_master_read => pio_infra_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_infra_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_infra_s1.IN1
cpu_0_data_master_write => pio_infra_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_infra_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_infra_s1_irq => pio_infra_s1_irq_from_sa.DATAIN
pio_infra_s1_readdata => pio_infra_s1_readdata_from_sa.DATAIN
reset_n => pio_infra_s1_reset_n.DATAIN
reset_n => d1_pio_infra_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_infra_s1 <= cpu_0_data_master_qualified_request_pio_infra_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_infra_s1 <= cpu_0_data_master_qualified_request_pio_infra_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_infra_s1 <= cpu_0_data_master_read_data_valid_pio_infra_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_infra_s1 <= cpu_0_data_master_requests_pio_infra_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_infra_s1_end_xfer <= d1_pio_infra_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_infra_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_infra_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_infra_s1_chipselect <= cpu_0_data_master_qualified_request_pio_infra_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_infra_s1_irq_from_sa <= pio_infra_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
pio_infra_s1_readdata_from_sa <= pio_infra_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_infra_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_infra_s1_write_n <= pio_infra_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_infra_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_infra:the_pio_infra
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in.CLK
clk => d1_data_in.CLK
clk => edge_capture.CLK
clk => irq_mask.CLK
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
in_port => d1_data_in.DATAIN
reset_n => readdata~reg0.ACLR
reset_n => d2_data_in.ACLR
reset_n => d1_data_in.ACLR
reset_n => irq_mask.ACLR
reset_n => edge_capture.ACLR
write_n => always1.IN1
writedata => irq_mask.DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_led_s1_arbitrator:the_pio_led_s1
clk => d1_pio_led_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_led_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_led_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN3
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN14
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_led_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_led_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_led_s1.IN1
cpu_0_data_master_read => pio_led_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_led_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_led_s1.IN1
cpu_0_data_master_write => pio_led_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_led_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => pio_led_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_led_s1_readdata[0] => pio_led_s1_readdata_from_sa[0].DATAIN
pio_led_s1_readdata[1] => pio_led_s1_readdata_from_sa[1].DATAIN
reset_n => pio_led_s1_reset_n.DATAIN
reset_n => d1_pio_led_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_led_s1 <= cpu_0_data_master_qualified_request_pio_led_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_led_s1 <= cpu_0_data_master_qualified_request_pio_led_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_led_s1 <= cpu_0_data_master_read_data_valid_pio_led_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_led_s1 <= cpu_0_data_master_requests_pio_led_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_led_s1_end_xfer <= d1_pio_led_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_chipselect <= cpu_0_data_master_qualified_request_pio_led_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[0] <= pio_led_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[1] <= pio_led_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_write_n <= pio_led_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_led:the_pio_led
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_in_s1_arbitrator:the_pio_nF2401_in_s1
clk => d1_pio_nF2401_in_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_nF2401_in_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_nF2401_in_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN4
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN3
cpu_0_data_master_address_to_slave[7] => Equal0.IN19
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_nF2401_in_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_nF2401_in_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_nF2401_in_s1.IN1
cpu_0_data_master_read => pio_nF2401_in_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_nF2401_in_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_nF2401_in_s1.IN1
cpu_0_data_master_write => pio_nF2401_in_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_nF2401_in_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_nF2401_in_s1_irq => pio_nF2401_in_s1_irq_from_sa.DATAIN
pio_nF2401_in_s1_readdata => pio_nF2401_in_s1_readdata_from_sa.DATAIN
reset_n => pio_nF2401_in_s1_reset_n.DATAIN
reset_n => d1_pio_nF2401_in_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_nF2401_in_s1 <= cpu_0_data_master_qualified_request_pio_nF2401_in_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_nF2401_in_s1 <= cpu_0_data_master_qualified_request_pio_nF2401_in_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_nF2401_in_s1 <= cpu_0_data_master_read_data_valid_pio_nF2401_in_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_nF2401_in_s1 <= cpu_0_data_master_requests_pio_nF2401_in_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_nF2401_in_s1_end_xfer <= d1_pio_nF2401_in_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_in_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_in_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_in_s1_chipselect <= cpu_0_data_master_qualified_request_pio_nF2401_in_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_in_s1_irq_from_sa <= pio_nF2401_in_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_in_s1_readdata_from_sa <= pio_nF2401_in_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_in_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_in_s1_write_n <= pio_nF2401_in_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_in_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_in:the_pio_nF2401_in
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in.CLK
clk => d1_data_in.CLK
clk => edge_capture.CLK
clk => irq_mask.CLK
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
in_port => d1_data_in.DATAIN
reset_n => readdata~reg0.ACLR
reset_n => d2_data_in.ACLR
reset_n => d1_data_in.ACLR
reset_n => irq_mask.ACLR
reset_n => edge_capture.ACLR
write_n => always1.IN1
writedata => irq_mask.DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_inout_s1_arbitrator:the_pio_nF2401_inout_s1
clk => d1_pio_nF2401_inout_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_nF2401_inout_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_nF2401_inout_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN4
cpu_0_data_master_address_to_slave[6] => Equal0.IN3
cpu_0_data_master_address_to_slave[7] => Equal0.IN19
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_nF2401_inout_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_nF2401_inout_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_nF2401_inout_s1.IN1
cpu_0_data_master_read => pio_nF2401_inout_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_nF2401_inout_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_nF2401_inout_s1.IN1
cpu_0_data_master_write => pio_nF2401_inout_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_nF2401_inout_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => pio_nF2401_inout_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => pio_nF2401_inout_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_nF2401_inout_s1_readdata[0] => pio_nF2401_inout_s1_readdata_from_sa[0].DATAIN
pio_nF2401_inout_s1_readdata[1] => pio_nF2401_inout_s1_readdata_from_sa[1].DATAIN
pio_nF2401_inout_s1_readdata[2] => pio_nF2401_inout_s1_readdata_from_sa[2].DATAIN
reset_n => pio_nF2401_inout_s1_reset_n.DATAIN
reset_n => d1_pio_nF2401_inout_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_nF2401_inout_s1 <= cpu_0_data_master_qualified_request_pio_nF2401_inout_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_nF2401_inout_s1 <= cpu_0_data_master_qualified_request_pio_nF2401_inout_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_nF2401_inout_s1 <= cpu_0_data_master_read_data_valid_pio_nF2401_inout_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_nF2401_inout_s1 <= cpu_0_data_master_requests_pio_nF2401_inout_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_nF2401_inout_s1_end_xfer <= d1_pio_nF2401_inout_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_chipselect <= cpu_0_data_master_qualified_request_pio_nF2401_inout_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_readdata_from_sa[0] <= pio_nF2401_inout_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_readdata_from_sa[1] <= pio_nF2401_inout_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_readdata_from_sa[2] <= pio_nF2401_inout_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_write_n <= pio_nF2401_inout_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_inout_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_inout:the_pio_nF2401_inout
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir[0].CLK
clk => data_dir[1].CLK
clk => data_dir[2].CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => data_dir[0].ACLR
reset_n => data_dir[1].ACLR
reset_n => data_dir[2].ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
write_n => always2.IN1
writedata[0] => data_dir[0].DATAIN
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[1] => data_dir[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[2] => data_dir[2].DATAIN
bidir_port[0] <> bidir_port[0]
bidir_port[1] <> bidir_port[1]
bidir_port[2] <> bidir_port[2]
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_out_s1_arbitrator:the_pio_nF2401_out_s1
clk => d1_pio_nF2401_out_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_nF2401_out_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_nF2401_out_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN5
cpu_0_data_master_address_to_slave[5] => Equal0.IN4
cpu_0_data_master_address_to_slave[6] => Equal0.IN3
cpu_0_data_master_address_to_slave[7] => Equal0.IN20
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN16
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN9
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_nF2401_out_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_nF2401_out_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_nF2401_out_s1.IN1
cpu_0_data_master_read => pio_nF2401_out_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_nF2401_out_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_nF2401_out_s1.IN1
cpu_0_data_master_write => pio_nF2401_out_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_nF2401_out_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => pio_nF2401_out_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => pio_nF2401_out_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_nF2401_out_s1_readdata[0] => pio_nF2401_out_s1_readdata_from_sa[0].DATAIN
pio_nF2401_out_s1_readdata[1] => pio_nF2401_out_s1_readdata_from_sa[1].DATAIN
pio_nF2401_out_s1_readdata[2] => pio_nF2401_out_s1_readdata_from_sa[2].DATAIN
reset_n => pio_nF2401_out_s1_reset_n.DATAIN
reset_n => d1_pio_nF2401_out_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_nF2401_out_s1 <= cpu_0_data_master_qualified_request_pio_nF2401_out_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_nF2401_out_s1 <= cpu_0_data_master_qualified_request_pio_nF2401_out_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_nF2401_out_s1 <= cpu_0_data_master_read_data_valid_pio_nF2401_out_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_nF2401_out_s1 <= cpu_0_data_master_requests_pio_nF2401_out_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_nF2401_out_s1_end_xfer <= d1_pio_nF2401_out_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_chipselect <= cpu_0_data_master_qualified_request_pio_nF2401_out_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_readdata_from_sa[0] <= pio_nF2401_out_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_readdata_from_sa[1] <= pio_nF2401_out_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_readdata_from_sa[2] <= pio_nF2401_out_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_write_n <= pio_nF2401_out_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_nF2401_out_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_out:the_pio_nF2401_out
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1
clk => d1_pio_reset_9557_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_reset_9557_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_reset_9557_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN5
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN4
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN16
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN9
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_reset_9557_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_reset_9557_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_reset_9557_s1.IN1
cpu_0_data_master_read => pio_reset_9557_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_reset_9557_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_reset_9557_s1.IN1
cpu_0_data_master_write => pio_reset_9557_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_reset_9557_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_reset_9557_s1_readdata => pio_reset_9557_s1_readdata_from_sa.DATAIN
reset_n => pio_reset_9557_s1_reset_n.DATAIN
reset_n => d1_pio_reset_9557_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_reset_9557_s1 <= cpu_0_data_master_qualified_request_pio_reset_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_reset_9557_s1 <= cpu_0_data_master_qualified_request_pio_reset_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_reset_9557_s1 <= cpu_0_data_master_read_data_valid_pio_reset_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_reset_9557_s1 <= cpu_0_data_master_requests_pio_reset_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_reset_9557_s1_end_xfer <= d1_pio_reset_9557_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_reset_9557_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_reset_9557_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_reset_9557_s1_chipselect <= cpu_0_data_master_qualified_request_pio_reset_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_reset_9557_s1_readdata_from_sa <= pio_reset_9557_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_reset_9557_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_reset_9557_s1_write_n <= pio_reset_9557_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_reset_9557_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_reset_9557:the_pio_reset_9557
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_scl_24_s1_arbitrator:the_pio_scl_24_s1
clk => d1_pio_scl_24_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_scl_24_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_scl_24_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN14
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_scl_24_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_scl_24_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_scl_24_s1.IN1
cpu_0_data_master_read => pio_scl_24_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_scl_24_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_scl_24_s1.IN1
cpu_0_data_master_write => pio_scl_24_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_scl_24_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_scl_24_s1_readdata => pio_scl_24_s1_readdata_from_sa.DATAIN
reset_n => pio_scl_24_s1_reset_n.DATAIN
reset_n => d1_pio_scl_24_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_scl_24_s1 <= cpu_0_data_master_qualified_request_pio_scl_24_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_scl_24_s1 <= cpu_0_data_master_qualified_request_pio_scl_24_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_scl_24_s1 <= cpu_0_data_master_read_data_valid_pio_scl_24_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_scl_24_s1 <= cpu_0_data_master_requests_pio_scl_24_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_scl_24_s1_end_xfer <= d1_pio_scl_24_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_scl_24_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_scl_24_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_scl_24_s1_chipselect <= cpu_0_data_master_qualified_request_pio_scl_24_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_scl_24_s1_readdata_from_sa <= pio_scl_24_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_scl_24_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_scl_24_s1_write_n <= pio_scl_24_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_scl_24_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_scl_24:the_pio_scl_24
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1
clk => d1_pio_scl_9557_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_scl_9557_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_scl_9557_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN5
cpu_0_data_master_address_to_slave[5] => Equal0.IN4
cpu_0_data_master_address_to_slave[6] => Equal0.IN20
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN16
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN9
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_scl_9557_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_scl_9557_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_scl_9557_s1.IN1
cpu_0_data_master_read => pio_scl_9557_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_scl_9557_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_scl_9557_s1.IN1
cpu_0_data_master_write => pio_scl_9557_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_scl_9557_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_scl_9557_s1_readdata => pio_scl_9557_s1_readdata_from_sa.DATAIN
reset_n => pio_scl_9557_s1_reset_n.DATAIN
reset_n => d1_pio_scl_9557_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_scl_9557_s1 <= cpu_0_data_master_qualified_request_pio_scl_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_scl_9557_s1 <= cpu_0_data_master_qualified_request_pio_scl_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_scl_9557_s1 <= cpu_0_data_master_read_data_valid_pio_scl_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_scl_9557_s1 <= cpu_0_data_master_requests_pio_scl_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_scl_9557_s1_end_xfer <= d1_pio_scl_9557_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_scl_9557_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_scl_9557_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_scl_9557_s1_chipselect <= cpu_0_data_master_qualified_request_pio_scl_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_scl_9557_s1_readdata_from_sa <= pio_scl_9557_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_scl_9557_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_scl_9557_s1_write_n <= pio_scl_9557_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_scl_9557_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_scl_9557:the_pio_scl_9557
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_sda_24_s1_arbitrator:the_pio_sda_24_s1
clk => d1_pio_sda_24_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_sda_24_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_sda_24_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN4
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_sda_24_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_sda_24_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_sda_24_s1.IN1
cpu_0_data_master_read => pio_sda_24_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_sda_24_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_sda_24_s1.IN1
cpu_0_data_master_write => pio_sda_24_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_sda_24_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_sda_24_s1_readdata => pio_sda_24_s1_readdata_from_sa.DATAIN
reset_n => pio_sda_24_s1_reset_n.DATAIN
reset_n => d1_pio_sda_24_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_sda_24_s1 <= cpu_0_data_master_qualified_request_pio_sda_24_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_sda_24_s1 <= cpu_0_data_master_qualified_request_pio_sda_24_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_sda_24_s1 <= cpu_0_data_master_read_data_valid_pio_sda_24_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_sda_24_s1 <= cpu_0_data_master_requests_pio_sda_24_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_sda_24_s1_end_xfer <= d1_pio_sda_24_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_sda_24_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_sda_24_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_sda_24_s1_chipselect <= cpu_0_data_master_qualified_request_pio_sda_24_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_sda_24_s1_readdata_from_sa <= pio_sda_24_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_sda_24_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_sda_24_s1_write_n <= pio_sda_24_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_sda_24_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_sda_24:the_pio_sda_24
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir.CLK
clk => data_out.CLK
clk => readdata~reg0.CLK
reset_n => readdata~reg0.ACLR
reset_n => data_dir.ACLR
reset_n => data_out.ACLR
write_n => always2.IN1
writedata => data_dir.DATAIN
writedata => data_out.DATAIN
bidir_port <> bidir_port
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1
clk => d1_pio_sda_9557_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_sda_9557_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_sda_9557_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN4
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_sda_9557_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_sda_9557_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_sda_9557_s1.IN1
cpu_0_data_master_read => pio_sda_9557_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_sda_9557_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_sda_9557_s1.IN1
cpu_0_data_master_write => pio_sda_9557_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_sda_9557_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
pio_sda_9557_s1_readdata => pio_sda_9557_s1_readdata_from_sa.DATAIN
reset_n => pio_sda_9557_s1_reset_n.DATAIN
reset_n => d1_pio_sda_9557_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_sda_9557_s1 <= cpu_0_data_master_qualified_request_pio_sda_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_sda_9557_s1 <= cpu_0_data_master_qualified_request_pio_sda_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_sda_9557_s1 <= cpu_0_data_master_read_data_valid_pio_sda_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_sda_9557_s1 <= cpu_0_data_master_requests_pio_sda_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_sda_9557_s1_end_xfer <= d1_pio_sda_9557_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_sda_9557_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_sda_9557_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_sda_9557_s1_chipselect <= cpu_0_data_master_qualified_request_pio_sda_9557_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_sda_9557_s1_readdata_from_sa <= pio_sda_9557_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_sda_9557_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_sda_9557_s1_write_n <= pio_sda_9557_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_sda_9557_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_sda_9557:the_pio_sda_9557
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir.CLK
clk => data_out.CLK
clk => readdata~reg0.CLK
reset_n => readdata~reg0.ACLR
reset_n => data_dir.ACLR
reset_n => data_out.ACLR
write_n => always2.IN1
writedata => data_dir.DATAIN
writedata => data_out.DATAIN
bidir_port <> bidir_port
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_shoot_off_s1_arbitrator:the_pio_shoot_off_s1
clk => d1_pio_shoot_off_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_shoot_off_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_shoot_off_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN5
cpu_0_data_master_address_to_slave[6] => Equal0.IN4
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN2
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN16
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN9
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_pio_shoot_off_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_shoot_off_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_pio_shoot_off_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pio_shoot_off_s1.IN1
cpu_0_data_master_read => pio_shoot_off_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pio_shoot_off_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pio_shoot_off_s1.IN1
pio_shoot_off_s1_readdata => pio_shoot_off_s1_readdata_from_sa.DATAIN
reset_n => pio_shoot_off_s1_reset_n.DATAIN
reset_n => d1_pio_shoot_off_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_pio_shoot_off_s1 <= cpu_0_data_master_qualified_request_pio_shoot_off_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pio_shoot_off_s1 <= cpu_0_data_master_qualified_request_pio_shoot_off_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pio_shoot_off_s1 <= cpu_0_data_master_read_data_valid_pio_shoot_off_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pio_shoot_off_s1 <= cpu_0_data_master_requests_pio_shoot_off_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_shoot_off_s1_end_xfer <= d1_pio_shoot_off_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_shoot_off_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_shoot_off_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_shoot_off_s1_readdata_from_sa <= pio_shoot_off_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_shoot_off_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|pio_shoot_off:the_pio_shoot_off
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1
clk => clk.IN2
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[3] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[4] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[5] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[6] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[7] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[8] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[9] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[10] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[11] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[12] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[13] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[14] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[15] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[16] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[17] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[18] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[19] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[20] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[21] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[22] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[23] => Equal0.IN0
cpu_0_data_master_address_to_slave[24] => Equal0.IN1
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_sdram_0_s1.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_sdram_0_s1.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_sdram_0_s1.DATAA
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_sdram_0_s1.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => sdram_0_s1_address.DATAB
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sdram_0_s1.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sdram_0_s1.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => sdram_0_s1_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => sdram_0_s1_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => sdram_0_s1_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => sdram_0_s1_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => sdram_0_s1_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => sdram_0_s1_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => sdram_0_s1_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => sdram_0_s1_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => sdram_0_s1_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => sdram_0_s1_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => sdram_0_s1_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => sdram_0_s1_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => sdram_0_s1_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => sdram_0_s1_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => sdram_0_s1_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => sdram_0_s1_writedata[15].DATAIN
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_sdram_0_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_read => sdram_0_s1_in_a_read_cycle.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_sdram_0_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_write => in_a_write_cycle.IN0
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[12] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[13] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[14] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[15] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[16] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[17] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[18] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[19] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[20] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[21] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[22] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN0
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN1
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_latency_counter => LessThan1.IN2
cpu_0_instruction_master_latency_counter => cpu_0_instruction_master_qualified_request_sdram_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_sdram_0_s1.IN1
cpu_0_instruction_master_read => sdram_0_s1_in_a_read_cycle.IN0
reset_n => reset_n.IN2
sdram_0_s1_readdata[0] => sdram_0_s1_readdata_from_sa[0].DATAIN
sdram_0_s1_readdata[1] => sdram_0_s1_readdata_from_sa[1].DATAIN
sdram_0_s1_readdata[2] => sdram_0_s1_readdata_from_sa[2].DATAIN
sdram_0_s1_readdata[3] => sdram_0_s1_readdata_from_sa[3].DATAIN
sdram_0_s1_readdata[4] => sdram_0_s1_readdata_from_sa[4].DATAIN
sdram_0_s1_readdata[5] => sdram_0_s1_readdata_from_sa[5].DATAIN
sdram_0_s1_readdata[6] => sdram_0_s1_readdata_from_sa[6].DATAIN
sdram_0_s1_readdata[7] => sdram_0_s1_readdata_from_sa[7].DATAIN
sdram_0_s1_readdata[8] => sdram_0_s1_readdata_from_sa[8].DATAIN
sdram_0_s1_readdata[9] => sdram_0_s1_readdata_from_sa[9].DATAIN
sdram_0_s1_readdata[10] => sdram_0_s1_readdata_from_sa[10].DATAIN
sdram_0_s1_readdata[11] => sdram_0_s1_readdata_from_sa[11].DATAIN
sdram_0_s1_readdata[12] => sdram_0_s1_readdata_from_sa[12].DATAIN
sdram_0_s1_readdata[13] => sdram_0_s1_readdata_from_sa[13].DATAIN
sdram_0_s1_readdata[14] => sdram_0_s1_readdata_from_sa[14].DATAIN
sdram_0_s1_readdata[15] => sdram_0_s1_readdata_from_sa[15].DATAIN
sdram_0_s1_readdatavalid => sdram_0_s1_move_on_to_next_transaction.IN2
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_read.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_write.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waitrequest_from_sa.DATAIN
cpu_0_data_master_byteenable_sdram_0_s1[0] <= cpu_0_data_master_byteenable_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_sdram_0_s1[1] <= cpu_0_data_master_byteenable_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_sdram_0_s1 <= cpu_0_data_master_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sdram_0_s1 <= cpu_0_data_master_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1 <= cpu_0_data_master_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_data_master_requests_sdram_0_s1 <= cpu_0_data_master_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_sdram_0_s1 <= cpu_0_instruction_master_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_sdram_0_s1 <= cpu_0_instruction_master_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1 <= cpu_0_instruction_master_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_instruction_master_requests_sdram_0_s1 <= cpu_0_instruction_master_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sdram_0_s1_end_xfer <= d1_sdram_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[0] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[1] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[2] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[3] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[4] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[5] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[6] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[7] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[8] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[9] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[10] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[11] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[12] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[13] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[14] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[15] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[16] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[17] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[18] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[19] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[20] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[21] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[0] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[1] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_chipselect <= sdram_0_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_read_n <= sdram_0_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[0] <= sdram_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[1] <= sdram_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[2] <= sdram_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[3] <= sdram_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[4] <= sdram_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[5] <= sdram_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[6] <= sdram_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[7] <= sdram_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[8] <= sdram_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[9] <= sdram_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[10] <= sdram_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[11] <= sdram_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[12] <= sdram_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[13] <= sdram_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[14] <= sdram_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[15] <= sdram_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_waitrequest_from_sa <= sdram_0_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|shoot_timer_chip_avalon_slave_0_arbitrator:the_shoot_timer_chip_avalon_slave_0
clk => d1_shoot_timer_chip_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => Equal0.IN6
cpu_0_data_master_address_to_slave[3] => Equal0.IN5
cpu_0_data_master_address_to_slave[4] => Equal0.IN4
cpu_0_data_master_address_to_slave[5] => Equal0.IN22
cpu_0_data_master_address_to_slave[6] => Equal0.IN21
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN20
cpu_0_data_master_address_to_slave[9] => Equal0.IN2
cpu_0_data_master_address_to_slave[10] => Equal0.IN19
cpu_0_data_master_address_to_slave[11] => Equal0.IN18
cpu_0_data_master_address_to_slave[12] => Equal0.IN17
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN16
cpu_0_data_master_address_to_slave[15] => Equal0.IN15
cpu_0_data_master_address_to_slave[16] => Equal0.IN14
cpu_0_data_master_address_to_slave[17] => Equal0.IN13
cpu_0_data_master_address_to_slave[18] => Equal0.IN12
cpu_0_data_master_address_to_slave[19] => Equal0.IN11
cpu_0_data_master_address_to_slave[20] => Equal0.IN10
cpu_0_data_master_address_to_slave[21] => Equal0.IN9
cpu_0_data_master_address_to_slave[22] => Equal0.IN8
cpu_0_data_master_address_to_slave[23] => Equal0.IN7
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_shoot_timer_chip_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_shoot_timer_chip_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_shoot_timer_chip_avalon_slave_0.IN1
cpu_0_data_master_read => shoot_timer_chip_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_shoot_timer_chip_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_shoot_timer_chip_avalon_slave_0.IN1
cpu_0_data_master_write => shoot_timer_chip_avalon_slave_0_write_n.IN1
cpu_0_data_master_writedata[0] => shoot_timer_chip_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => shoot_timer_chip_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => shoot_timer_chip_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => shoot_timer_chip_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => shoot_timer_chip_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => shoot_timer_chip_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => shoot_timer_chip_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => shoot_timer_chip_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => shoot_timer_chip_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => shoot_timer_chip_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => shoot_timer_chip_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => shoot_timer_chip_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => shoot_timer_chip_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => shoot_timer_chip_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => shoot_timer_chip_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => shoot_timer_chip_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => shoot_timer_chip_avalon_slave_0_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => shoot_timer_chip_avalon_slave_0_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => shoot_timer_chip_avalon_slave_0_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => shoot_timer_chip_avalon_slave_0_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => shoot_timer_chip_avalon_slave_0_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => shoot_timer_chip_avalon_slave_0_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => shoot_timer_chip_avalon_slave_0_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => shoot_timer_chip_avalon_slave_0_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => shoot_timer_chip_avalon_slave_0_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => shoot_timer_chip_avalon_slave_0_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => shoot_timer_chip_avalon_slave_0_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => shoot_timer_chip_avalon_slave_0_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => shoot_timer_chip_avalon_slave_0_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => shoot_timer_chip_avalon_slave_0_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => shoot_timer_chip_avalon_slave_0_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => shoot_timer_chip_avalon_slave_0_writedata[31].DATAIN
reset_n => shoot_timer_chip_avalon_slave_0_reset_n.DATAIN
reset_n => d1_shoot_timer_chip_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
shoot_timer_chip_avalon_slave_0_readdata[0] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[0].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[1] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[1].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[2] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[2].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[3] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[3].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[4] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[4].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[5] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[5].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[6] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[6].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[7] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[7].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[8] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[8].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[9] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[9].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[10] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[10].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[11] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[11].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[12] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[12].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[13] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[13].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[14] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[14].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[15] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[15].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[16] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[16].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[17] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[17].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[18] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[18].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[19] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[19].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[20] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[20].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[21] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[21].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[22] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[22].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[23] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[23].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[24] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[24].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[25] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[25].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[26] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[26].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[27] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[27].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[28] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[28].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[29] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[29].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[30] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[30].DATAIN
shoot_timer_chip_avalon_slave_0_readdata[31] => shoot_timer_chip_avalon_slave_0_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_shoot_timer_chip_avalon_slave_0 <= cpu_0_data_master_qualified_request_shoot_timer_chip_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_shoot_timer_chip_avalon_slave_0 <= cpu_0_data_master_qualified_request_shoot_timer_chip_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_shoot_timer_chip_avalon_slave_0 <= cpu_0_data_master_read_data_valid_shoot_timer_chip_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_shoot_timer_chip_avalon_slave_0 <= cpu_0_data_master_requests_shoot_timer_chip_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_shoot_timer_chip_avalon_slave_0_end_xfer <= d1_shoot_timer_chip_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_read_n <= shoot_timer_chip_avalon_slave_0_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[0] <= shoot_timer_chip_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[1] <= shoot_timer_chip_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[2] <= shoot_timer_chip_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[3] <= shoot_timer_chip_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[4] <= shoot_timer_chip_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[5] <= shoot_timer_chip_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[6] <= shoot_timer_chip_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[7] <= shoot_timer_chip_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[8] <= shoot_timer_chip_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[9] <= shoot_timer_chip_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[10] <= shoot_timer_chip_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[11] <= shoot_timer_chip_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[12] <= shoot_timer_chip_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[13] <= shoot_timer_chip_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[14] <= shoot_timer_chip_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[15] <= shoot_timer_chip_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[16] <= shoot_timer_chip_avalon_slave_0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[17] <= shoot_timer_chip_avalon_slave_0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[18] <= shoot_timer_chip_avalon_slave_0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[19] <= shoot_timer_chip_avalon_slave_0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[20] <= shoot_timer_chip_avalon_slave_0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[21] <= shoot_timer_chip_avalon_slave_0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[22] <= shoot_timer_chip_avalon_slave_0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[23] <= shoot_timer_chip_avalon_slave_0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[24] <= shoot_timer_chip_avalon_slave_0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[25] <= shoot_timer_chip_avalon_slave_0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[26] <= shoot_timer_chip_avalon_slave_0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[27] <= shoot_timer_chip_avalon_slave_0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[28] <= shoot_timer_chip_avalon_slave_0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[29] <= shoot_timer_chip_avalon_slave_0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[30] <= shoot_timer_chip_avalon_slave_0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_readdata_from_sa[31] <= shoot_timer_chip_avalon_slave_0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_write_n <= shoot_timer_chip_avalon_slave_0_write_n.DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_chip_avalon_slave_0_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|shoot_timer_chip:the_shoot_timer_chip
clk => clk.IN1
reset => reset.IN1
wrdata[0] => wrdata[0].IN1
wrdata[1] => wrdata[1].IN1
wrdata[2] => wrdata[2].IN1
wrdata[3] => wrdata[3].IN1
wrdata[4] => wrdata[4].IN1
wrdata[5] => wrdata[5].IN1
wrdata[6] => wrdata[6].IN1
wrdata[7] => wrdata[7].IN1
wrdata[8] => wrdata[8].IN1
wrdata[9] => wrdata[9].IN1
wrdata[10] => wrdata[10].IN1
wrdata[11] => wrdata[11].IN1
wrdata[12] => wrdata[12].IN1
wrdata[13] => wrdata[13].IN1
wrdata[14] => wrdata[14].IN1
wrdata[15] => wrdata[15].IN1
wrdata[16] => wrdata[16].IN1
wrdata[17] => wrdata[17].IN1
wrdata[18] => wrdata[18].IN1
wrdata[19] => wrdata[19].IN1
wrdata[20] => wrdata[20].IN1
wrdata[21] => wrdata[21].IN1
wrdata[22] => wrdata[22].IN1
wrdata[23] => wrdata[23].IN1
wrdata[24] => wrdata[24].IN1
wrdata[25] => wrdata[25].IN1
wrdata[26] => wrdata[26].IN1
wrdata[27] => wrdata[27].IN1
wrdata[28] => wrdata[28].IN1
wrdata[29] => wrdata[29].IN1
wrdata[30] => wrdata[30].IN1
wrdata[31] => wrdata[31].IN1
wr_n => wr_n.IN1
rd_n => rd_n.IN1
rddata[0] <= shoot_timer:shoot_timer_chip.rddata
rddata[1] <= shoot_timer:shoot_timer_chip.rddata
rddata[2] <= shoot_timer:shoot_timer_chip.rddata
rddata[3] <= shoot_timer:shoot_timer_chip.rddata
rddata[4] <= shoot_timer:shoot_timer_chip.rddata
rddata[5] <= shoot_timer:shoot_timer_chip.rddata
rddata[6] <= shoot_timer:shoot_timer_chip.rddata
rddata[7] <= shoot_timer:shoot_timer_chip.rddata
rddata[8] <= shoot_timer:shoot_timer_chip.rddata
rddata[9] <= shoot_timer:shoot_timer_chip.rddata
rddata[10] <= shoot_timer:shoot_timer_chip.rddata
rddata[11] <= shoot_timer:shoot_timer_chip.rddata
rddata[12] <= shoot_timer:shoot_timer_chip.rddata
rddata[13] <= shoot_timer:shoot_timer_chip.rddata
rddata[14] <= shoot_timer:shoot_timer_chip.rddata
rddata[15] <= shoot_timer:shoot_timer_chip.rddata
rddata[16] <= shoot_timer:shoot_timer_chip.rddata
rddata[17] <= shoot_timer:shoot_timer_chip.rddata
rddata[18] <= shoot_timer:shoot_timer_chip.rddata
rddata[19] <= shoot_timer:shoot_timer_chip.rddata
rddata[20] <= shoot_timer:shoot_timer_chip.rddata
rddata[21] <= shoot_timer:shoot_timer_chip.rddata
rddata[22] <= shoot_timer:shoot_timer_chip.rddata
rddata[23] <= shoot_timer:shoot_timer_chip.rddata
rddata[24] <= shoot_timer:shoot_timer_chip.rddata
rddata[25] <= shoot_timer:shoot_timer_chip.rddata
rddata[26] <= shoot_timer:shoot_timer_chip.rddata
rddata[27] <= shoot_timer:shoot_timer_chip.rddata
rddata[28] <= shoot_timer:shoot_timer_chip.rddata
rddata[29] <= shoot_timer:shoot_timer_chip.rddata
rddata[30] <= shoot_timer:shoot_timer_chip.rddata
rddata[31] <= shoot_timer:shoot_timer_chip.rddata
Dout <= shoot_timer:shoot_timer_chip.Dout


|SMALL_V14|SMALL14_CPU:inst1|shoot_timer_chip:the_shoot_timer_chip|shoot_timer:shoot_timer_chip
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
wrdata[0] => counter.DATAB
wrdata[1] => counter.DATAB
wrdata[2] => counter.DATAB
wrdata[3] => counter.DATAB
wrdata[4] => counter.DATAB
wrdata[5] => counter.DATAB
wrdata[6] => counter.DATAB
wrdata[7] => counter.DATAB
wrdata[8] => counter.DATAB
wrdata[9] => counter.DATAB
wrdata[10] => counter.DATAB
wrdata[11] => counter.DATAB
wrdata[12] => counter.DATAB
wrdata[13] => counter.DATAB
wrdata[14] => counter.DATAB
wrdata[15] => counter.DATAB
wrdata[16] => counter.DATAB
wrdata[17] => counter.DATAB
wrdata[18] => counter.DATAB
wrdata[19] => counter.DATAB
wrdata[20] => counter.DATAB
wrdata[21] => counter.DATAB
wrdata[22] => counter.DATAB
wrdata[23] => counter.DATAB
wrdata[24] => counter.DATAB
wrdata[25] => counter.DATAB
wrdata[26] => counter.DATAB
wrdata[27] => counter.DATAB
wrdata[28] => counter.DATAB
wrdata[29] => counter.DATAB
wrdata[30] => counter.DATAB
wrdata[31] => counter.DATAB
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
rd_n => ~NO_FANOUT~
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
rddata[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= <GND>
rddata[2] <= <GND>
rddata[3] <= <GND>
rddata[4] <= <GND>
rddata[5] <= <GND>
rddata[6] <= <GND>
rddata[7] <= <GND>
rddata[8] <= <GND>
rddata[9] <= <GND>
rddata[10] <= <GND>
rddata[11] <= <GND>
rddata[12] <= <GND>
rddata[13] <= <GND>
rddata[14] <= <GND>
rddata[15] <= <GND>
rddata[16] <= <GND>
rddata[17] <= <GND>
rddata[18] <= <GND>
rddata[19] <= <GND>
rddata[20] <= <GND>
rddata[21] <= <GND>
rddata[22] <= <GND>
rddata[23] <= <GND>
rddata[24] <= <GND>
rddata[25] <= <GND>
rddata[26] <= <GND>
rddata[27] <= <GND>
rddata[28] <= <GND>
rddata[29] <= <GND>
rddata[30] <= <GND>
rddata[31] <= <GND>
Dout <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|shoot_timer_shoot_avalon_slave_0_arbitrator:the_shoot_timer_shoot_avalon_slave_0
clk => d1_shoot_timer_shoot_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => Equal0.IN22
cpu_0_data_master_address_to_slave[3] => Equal0.IN5
cpu_0_data_master_address_to_slave[4] => Equal0.IN4
cpu_0_data_master_address_to_slave[5] => Equal0.IN21
cpu_0_data_master_address_to_slave[6] => Equal0.IN20
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN2
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN16
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN9
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_shoot_timer_shoot_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_shoot_timer_shoot_avalon_slave_0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_shoot_timer_shoot_avalon_slave_0.IN1
cpu_0_data_master_read => shoot_timer_shoot_avalon_slave_0_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_shoot_timer_shoot_avalon_slave_0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_shoot_timer_shoot_avalon_slave_0.IN1
cpu_0_data_master_write => shoot_timer_shoot_avalon_slave_0_write_n.IN1
cpu_0_data_master_writedata[0] => shoot_timer_shoot_avalon_slave_0_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => shoot_timer_shoot_avalon_slave_0_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => shoot_timer_shoot_avalon_slave_0_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => shoot_timer_shoot_avalon_slave_0_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => shoot_timer_shoot_avalon_slave_0_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => shoot_timer_shoot_avalon_slave_0_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => shoot_timer_shoot_avalon_slave_0_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => shoot_timer_shoot_avalon_slave_0_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => shoot_timer_shoot_avalon_slave_0_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => shoot_timer_shoot_avalon_slave_0_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => shoot_timer_shoot_avalon_slave_0_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => shoot_timer_shoot_avalon_slave_0_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => shoot_timer_shoot_avalon_slave_0_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => shoot_timer_shoot_avalon_slave_0_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => shoot_timer_shoot_avalon_slave_0_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => shoot_timer_shoot_avalon_slave_0_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => shoot_timer_shoot_avalon_slave_0_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => shoot_timer_shoot_avalon_slave_0_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => shoot_timer_shoot_avalon_slave_0_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => shoot_timer_shoot_avalon_slave_0_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => shoot_timer_shoot_avalon_slave_0_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => shoot_timer_shoot_avalon_slave_0_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => shoot_timer_shoot_avalon_slave_0_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => shoot_timer_shoot_avalon_slave_0_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => shoot_timer_shoot_avalon_slave_0_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => shoot_timer_shoot_avalon_slave_0_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => shoot_timer_shoot_avalon_slave_0_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => shoot_timer_shoot_avalon_slave_0_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => shoot_timer_shoot_avalon_slave_0_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => shoot_timer_shoot_avalon_slave_0_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => shoot_timer_shoot_avalon_slave_0_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => shoot_timer_shoot_avalon_slave_0_writedata[31].DATAIN
reset_n => shoot_timer_shoot_avalon_slave_0_reset_n.DATAIN
reset_n => d1_shoot_timer_shoot_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
shoot_timer_shoot_avalon_slave_0_readdata[0] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[0].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[1] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[1].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[2] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[2].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[3] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[3].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[4] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[4].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[5] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[5].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[6] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[6].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[7] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[7].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[8] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[8].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[9] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[9].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[10] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[10].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[11] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[11].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[12] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[12].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[13] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[13].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[14] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[14].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[15] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[15].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[16] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[16].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[17] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[17].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[18] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[18].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[19] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[19].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[20] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[20].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[21] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[21].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[22] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[22].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[23] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[23].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[24] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[24].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[25] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[25].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[26] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[26].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[27] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[27].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[28] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[28].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[29] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[29].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[30] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[30].DATAIN
shoot_timer_shoot_avalon_slave_0_readdata[31] => shoot_timer_shoot_avalon_slave_0_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_shoot_timer_shoot_avalon_slave_0 <= cpu_0_data_master_qualified_request_shoot_timer_shoot_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_shoot_timer_shoot_avalon_slave_0 <= cpu_0_data_master_qualified_request_shoot_timer_shoot_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_shoot_timer_shoot_avalon_slave_0 <= cpu_0_data_master_read_data_valid_shoot_timer_shoot_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_shoot_timer_shoot_avalon_slave_0 <= cpu_0_data_master_requests_shoot_timer_shoot_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_shoot_timer_shoot_avalon_slave_0_end_xfer <= d1_shoot_timer_shoot_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_read_n <= shoot_timer_shoot_avalon_slave_0_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[0] <= shoot_timer_shoot_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[1] <= shoot_timer_shoot_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[2] <= shoot_timer_shoot_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[3] <= shoot_timer_shoot_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[4] <= shoot_timer_shoot_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[5] <= shoot_timer_shoot_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[6] <= shoot_timer_shoot_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[7] <= shoot_timer_shoot_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[8] <= shoot_timer_shoot_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[9] <= shoot_timer_shoot_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[10] <= shoot_timer_shoot_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[11] <= shoot_timer_shoot_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[12] <= shoot_timer_shoot_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[13] <= shoot_timer_shoot_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[14] <= shoot_timer_shoot_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[15] <= shoot_timer_shoot_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[16] <= shoot_timer_shoot_avalon_slave_0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[17] <= shoot_timer_shoot_avalon_slave_0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[18] <= shoot_timer_shoot_avalon_slave_0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[19] <= shoot_timer_shoot_avalon_slave_0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[20] <= shoot_timer_shoot_avalon_slave_0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[21] <= shoot_timer_shoot_avalon_slave_0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[22] <= shoot_timer_shoot_avalon_slave_0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[23] <= shoot_timer_shoot_avalon_slave_0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[24] <= shoot_timer_shoot_avalon_slave_0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[25] <= shoot_timer_shoot_avalon_slave_0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[26] <= shoot_timer_shoot_avalon_slave_0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[27] <= shoot_timer_shoot_avalon_slave_0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[28] <= shoot_timer_shoot_avalon_slave_0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[29] <= shoot_timer_shoot_avalon_slave_0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[30] <= shoot_timer_shoot_avalon_slave_0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_readdata_from_sa[31] <= shoot_timer_shoot_avalon_slave_0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_write_n <= shoot_timer_shoot_avalon_slave_0_write_n.DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
shoot_timer_shoot_avalon_slave_0_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot
clk => clk.IN1
reset => reset.IN1
wrdata[0] => wrdata[0].IN1
wrdata[1] => wrdata[1].IN1
wrdata[2] => wrdata[2].IN1
wrdata[3] => wrdata[3].IN1
wrdata[4] => wrdata[4].IN1
wrdata[5] => wrdata[5].IN1
wrdata[6] => wrdata[6].IN1
wrdata[7] => wrdata[7].IN1
wrdata[8] => wrdata[8].IN1
wrdata[9] => wrdata[9].IN1
wrdata[10] => wrdata[10].IN1
wrdata[11] => wrdata[11].IN1
wrdata[12] => wrdata[12].IN1
wrdata[13] => wrdata[13].IN1
wrdata[14] => wrdata[14].IN1
wrdata[15] => wrdata[15].IN1
wrdata[16] => wrdata[16].IN1
wrdata[17] => wrdata[17].IN1
wrdata[18] => wrdata[18].IN1
wrdata[19] => wrdata[19].IN1
wrdata[20] => wrdata[20].IN1
wrdata[21] => wrdata[21].IN1
wrdata[22] => wrdata[22].IN1
wrdata[23] => wrdata[23].IN1
wrdata[24] => wrdata[24].IN1
wrdata[25] => wrdata[25].IN1
wrdata[26] => wrdata[26].IN1
wrdata[27] => wrdata[27].IN1
wrdata[28] => wrdata[28].IN1
wrdata[29] => wrdata[29].IN1
wrdata[30] => wrdata[30].IN1
wrdata[31] => wrdata[31].IN1
wr_n => wr_n.IN1
rd_n => rd_n.IN1
rddata[0] <= shoot_timer:shoot_timer_shoot.rddata
rddata[1] <= shoot_timer:shoot_timer_shoot.rddata
rddata[2] <= shoot_timer:shoot_timer_shoot.rddata
rddata[3] <= shoot_timer:shoot_timer_shoot.rddata
rddata[4] <= shoot_timer:shoot_timer_shoot.rddata
rddata[5] <= shoot_timer:shoot_timer_shoot.rddata
rddata[6] <= shoot_timer:shoot_timer_shoot.rddata
rddata[7] <= shoot_timer:shoot_timer_shoot.rddata
rddata[8] <= shoot_timer:shoot_timer_shoot.rddata
rddata[9] <= shoot_timer:shoot_timer_shoot.rddata
rddata[10] <= shoot_timer:shoot_timer_shoot.rddata
rddata[11] <= shoot_timer:shoot_timer_shoot.rddata
rddata[12] <= shoot_timer:shoot_timer_shoot.rddata
rddata[13] <= shoot_timer:shoot_timer_shoot.rddata
rddata[14] <= shoot_timer:shoot_timer_shoot.rddata
rddata[15] <= shoot_timer:shoot_timer_shoot.rddata
rddata[16] <= shoot_timer:shoot_timer_shoot.rddata
rddata[17] <= shoot_timer:shoot_timer_shoot.rddata
rddata[18] <= shoot_timer:shoot_timer_shoot.rddata
rddata[19] <= shoot_timer:shoot_timer_shoot.rddata
rddata[20] <= shoot_timer:shoot_timer_shoot.rddata
rddata[21] <= shoot_timer:shoot_timer_shoot.rddata
rddata[22] <= shoot_timer:shoot_timer_shoot.rddata
rddata[23] <= shoot_timer:shoot_timer_shoot.rddata
rddata[24] <= shoot_timer:shoot_timer_shoot.rddata
rddata[25] <= shoot_timer:shoot_timer_shoot.rddata
rddata[26] <= shoot_timer:shoot_timer_shoot.rddata
rddata[27] <= shoot_timer:shoot_timer_shoot.rddata
rddata[28] <= shoot_timer:shoot_timer_shoot.rddata
rddata[29] <= shoot_timer:shoot_timer_shoot.rddata
rddata[30] <= shoot_timer:shoot_timer_shoot.rddata
rddata[31] <= shoot_timer:shoot_timer_shoot.rddata
Dout <= shoot_timer:shoot_timer_shoot.Dout


|SMALL_V14|SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
wrdata[0] => counter.DATAB
wrdata[1] => counter.DATAB
wrdata[2] => counter.DATAB
wrdata[3] => counter.DATAB
wrdata[4] => counter.DATAB
wrdata[5] => counter.DATAB
wrdata[6] => counter.DATAB
wrdata[7] => counter.DATAB
wrdata[8] => counter.DATAB
wrdata[9] => counter.DATAB
wrdata[10] => counter.DATAB
wrdata[11] => counter.DATAB
wrdata[12] => counter.DATAB
wrdata[13] => counter.DATAB
wrdata[14] => counter.DATAB
wrdata[15] => counter.DATAB
wrdata[16] => counter.DATAB
wrdata[17] => counter.DATAB
wrdata[18] => counter.DATAB
wrdata[19] => counter.DATAB
wrdata[20] => counter.DATAB
wrdata[21] => counter.DATAB
wrdata[22] => counter.DATAB
wrdata[23] => counter.DATAB
wrdata[24] => counter.DATAB
wrdata[25] => counter.DATAB
wrdata[26] => counter.DATAB
wrdata[27] => counter.DATAB
wrdata[28] => counter.DATAB
wrdata[29] => counter.DATAB
wrdata[30] => counter.DATAB
wrdata[31] => counter.DATAB
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
wr_n => counter.OUTPUTSELECT
rd_n => ~NO_FANOUT~
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
rddata[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= <GND>
rddata[2] <= <GND>
rddata[3] <= <GND>
rddata[4] <= <GND>
rddata[5] <= <GND>
rddata[6] <= <GND>
rddata[7] <= <GND>
rddata[8] <= <GND>
rddata[9] <= <GND>
rddata[10] <= <GND>
rddata[11] <= <GND>
rddata[12] <= <GND>
rddata[13] <= <GND>
rddata[14] <= <GND>
rddata[15] <= <GND>
rddata[16] <= <GND>
rddata[17] <= <GND>
rddata[18] <= <GND>
rddata[19] <= <GND>
rddata[20] <= <GND>
rddata[21] <= <GND>
rddata[22] <= <GND>
rddata[23] <= <GND>
rddata[24] <= <GND>
rddata[25] <= <GND>
rddata[26] <= <GND>
rddata[27] <= <GND>
rddata[28] <= <GND>
rddata[29] <= <GND>
rddata[30] <= <GND>
rddata[31] <= <GND>
Dout <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN4
cpu_0_data_master_address_to_slave[4] => Equal0.IN21
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN2
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_sysid_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_sysid_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_sysid_control_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_sysid_control_slave.IN1
cpu_0_data_master_read => sysid_control_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_sysid_control_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_sysid_control_slave.IN1
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_sysid_control_slave <= cpu_0_data_master_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sysid_control_slave <= cpu_0_data_master_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sysid_control_slave <= cpu_0_data_master_read_data_valid_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_sysid_control_slave <= cpu_0_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[28].DATAIN
address => readdata[25].DATAIN
address => readdata[16].DATAIN
address => readdata[10].DATAIN
address => readdata[9].DATAIN
address => readdata[7].DATAIN
address => readdata[6].DATAIN
address => readdata[4].DATAIN
address => readdata[3].DATAIN
address => readdata[2].DATAIN
readdata[0] <= <GND>
readdata[1] <= <VCC>
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= <VCC>
readdata[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= <GND>
readdata[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= <VCC>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <VCC>
readdata[15] <= <VCC>
readdata[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= <VCC>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <VCC>
readdata[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= <GND>
readdata[27] <= <VCC>
readdata[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= <GND>
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|SMALL_V14|SMALL14_CPU:inst1|timer_0_s1_arbitrator:the_timer_0_s1
clk => d1_timer_0_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => timer_0_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => timer_0_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => timer_0_s1_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN16
cpu_0_data_master_address_to_slave[9] => Equal0.IN15
cpu_0_data_master_address_to_slave[10] => Equal0.IN14
cpu_0_data_master_address_to_slave[11] => Equal0.IN13
cpu_0_data_master_address_to_slave[12] => Equal0.IN12
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN11
cpu_0_data_master_address_to_slave[15] => Equal0.IN10
cpu_0_data_master_address_to_slave[16] => Equal0.IN9
cpu_0_data_master_address_to_slave[17] => Equal0.IN8
cpu_0_data_master_address_to_slave[18] => Equal0.IN7
cpu_0_data_master_address_to_slave[19] => Equal0.IN6
cpu_0_data_master_address_to_slave[20] => Equal0.IN5
cpu_0_data_master_address_to_slave[21] => Equal0.IN4
cpu_0_data_master_address_to_slave[22] => Equal0.IN3
cpu_0_data_master_address_to_slave[23] => Equal0.IN2
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_timer_0_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_timer_0_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_timer_0_s1.IN1
cpu_0_data_master_read => timer_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_timer_0_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_timer_0_s1.IN1
cpu_0_data_master_write => timer_0_s1_write_n.IN1
cpu_0_data_master_writedata[0] => timer_0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => timer_0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => timer_0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => timer_0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => timer_0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => timer_0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => timer_0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => timer_0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => timer_0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => timer_0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => timer_0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => timer_0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => timer_0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => timer_0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => timer_0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => timer_0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => timer_0_s1_reset_n.DATAIN
reset_n => d1_timer_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
timer_0_s1_irq => timer_0_s1_irq_from_sa.DATAIN
timer_0_s1_readdata[0] => timer_0_s1_readdata_from_sa[0].DATAIN
timer_0_s1_readdata[1] => timer_0_s1_readdata_from_sa[1].DATAIN
timer_0_s1_readdata[2] => timer_0_s1_readdata_from_sa[2].DATAIN
timer_0_s1_readdata[3] => timer_0_s1_readdata_from_sa[3].DATAIN
timer_0_s1_readdata[4] => timer_0_s1_readdata_from_sa[4].DATAIN
timer_0_s1_readdata[5] => timer_0_s1_readdata_from_sa[5].DATAIN
timer_0_s1_readdata[6] => timer_0_s1_readdata_from_sa[6].DATAIN
timer_0_s1_readdata[7] => timer_0_s1_readdata_from_sa[7].DATAIN
timer_0_s1_readdata[8] => timer_0_s1_readdata_from_sa[8].DATAIN
timer_0_s1_readdata[9] => timer_0_s1_readdata_from_sa[9].DATAIN
timer_0_s1_readdata[10] => timer_0_s1_readdata_from_sa[10].DATAIN
timer_0_s1_readdata[11] => timer_0_s1_readdata_from_sa[11].DATAIN
timer_0_s1_readdata[12] => timer_0_s1_readdata_from_sa[12].DATAIN
timer_0_s1_readdata[13] => timer_0_s1_readdata_from_sa[13].DATAIN
timer_0_s1_readdata[14] => timer_0_s1_readdata_from_sa[14].DATAIN
timer_0_s1_readdata[15] => timer_0_s1_readdata_from_sa[15].DATAIN
cpu_0_data_master_granted_timer_0_s1 <= cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_timer_0_s1 <= cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_timer_0_s1 <= cpu_0_data_master_read_data_valid_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_timer_0_s1 <= cpu_0_data_master_requests_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_timer_0_s1_end_xfer <= d1_timer_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_chipselect <= cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_irq_from_sa <= timer_0_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[0] <= timer_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[1] <= timer_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[2] <= timer_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[3] <= timer_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[4] <= timer_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[5] <= timer_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[6] <= timer_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[7] <= timer_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[8] <= timer_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[9] <= timer_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[10] <= timer_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[11] <= timer_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[12] <= timer_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[13] <= timer_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[14] <= timer_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[15] <= timer_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_write_n <= timer_0_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|timer_0:the_timer_0
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[7].PRESET
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].PRESET
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].PRESET
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].PRESET
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].PRESET
reset_n => period_h_register[0].PRESET
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|timer_watchdog_s1_arbitrator:the_timer_watchdog_s1
clk => d1_timer_watchdog_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => timer_watchdog_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => timer_watchdog_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => timer_watchdog_s1_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN2
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN13
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN7
cpu_0_data_master_address_to_slave[20] => Equal0.IN6
cpu_0_data_master_address_to_slave[21] => Equal0.IN5
cpu_0_data_master_address_to_slave[22] => Equal0.IN4
cpu_0_data_master_address_to_slave[23] => Equal0.IN3
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_timer_watchdog_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_timer_watchdog_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_timer_watchdog_s1.IN1
cpu_0_data_master_read => timer_watchdog_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_timer_watchdog_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_timer_watchdog_s1.IN1
cpu_0_data_master_write => timer_watchdog_s1_write_n.IN1
cpu_0_data_master_writedata[0] => timer_watchdog_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => timer_watchdog_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => timer_watchdog_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => timer_watchdog_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => timer_watchdog_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => timer_watchdog_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => timer_watchdog_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => timer_watchdog_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => timer_watchdog_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => timer_watchdog_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => timer_watchdog_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => timer_watchdog_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => timer_watchdog_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => timer_watchdog_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => timer_watchdog_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => timer_watchdog_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => timer_watchdog_s1_reset_n.DATAIN
reset_n => d1_timer_watchdog_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
timer_watchdog_s1_irq => timer_watchdog_s1_irq_from_sa.DATAIN
timer_watchdog_s1_readdata[0] => timer_watchdog_s1_readdata_from_sa[0].DATAIN
timer_watchdog_s1_readdata[1] => timer_watchdog_s1_readdata_from_sa[1].DATAIN
timer_watchdog_s1_readdata[2] => timer_watchdog_s1_readdata_from_sa[2].DATAIN
timer_watchdog_s1_readdata[3] => timer_watchdog_s1_readdata_from_sa[3].DATAIN
timer_watchdog_s1_readdata[4] => timer_watchdog_s1_readdata_from_sa[4].DATAIN
timer_watchdog_s1_readdata[5] => timer_watchdog_s1_readdata_from_sa[5].DATAIN
timer_watchdog_s1_readdata[6] => timer_watchdog_s1_readdata_from_sa[6].DATAIN
timer_watchdog_s1_readdata[7] => timer_watchdog_s1_readdata_from_sa[7].DATAIN
timer_watchdog_s1_readdata[8] => timer_watchdog_s1_readdata_from_sa[8].DATAIN
timer_watchdog_s1_readdata[9] => timer_watchdog_s1_readdata_from_sa[9].DATAIN
timer_watchdog_s1_readdata[10] => timer_watchdog_s1_readdata_from_sa[10].DATAIN
timer_watchdog_s1_readdata[11] => timer_watchdog_s1_readdata_from_sa[11].DATAIN
timer_watchdog_s1_readdata[12] => timer_watchdog_s1_readdata_from_sa[12].DATAIN
timer_watchdog_s1_readdata[13] => timer_watchdog_s1_readdata_from_sa[13].DATAIN
timer_watchdog_s1_readdata[14] => timer_watchdog_s1_readdata_from_sa[14].DATAIN
timer_watchdog_s1_readdata[15] => timer_watchdog_s1_readdata_from_sa[15].DATAIN
timer_watchdog_s1_resetrequest => timer_watchdog_s1_resetrequest_from_sa.DATAIN
cpu_0_data_master_granted_timer_watchdog_s1 <= cpu_0_data_master_qualified_request_timer_watchdog_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_timer_watchdog_s1 <= cpu_0_data_master_qualified_request_timer_watchdog_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_timer_watchdog_s1 <= cpu_0_data_master_read_data_valid_timer_watchdog_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_timer_watchdog_s1 <= cpu_0_data_master_requests_timer_watchdog_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_timer_watchdog_s1_end_xfer <= d1_timer_watchdog_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_chipselect <= cpu_0_data_master_qualified_request_timer_watchdog_s1.DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_irq_from_sa <= timer_watchdog_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[0] <= timer_watchdog_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[1] <= timer_watchdog_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[2] <= timer_watchdog_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[3] <= timer_watchdog_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[4] <= timer_watchdog_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[5] <= timer_watchdog_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[6] <= timer_watchdog_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[7] <= timer_watchdog_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[8] <= timer_watchdog_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[9] <= timer_watchdog_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[10] <= timer_watchdog_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[11] <= timer_watchdog_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[12] <= timer_watchdog_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[13] <= timer_watchdog_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[14] <= timer_watchdog_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_readdata_from_sa[15] <= timer_watchdog_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_resetrequest_from_sa <= timer_watchdog_s1_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_write_n <= timer_watchdog_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_watchdog_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog
address[0] => Equal1.IN0
address[0] => Equal2.IN31
address[0] => Equal3.IN31
address[0] => Equal4.IN1
address[1] => Equal1.IN31
address[1] => Equal2.IN30
address[1] => Equal3.IN0
address[1] => Equal4.IN0
address[2] => Equal1.IN30
address[2] => Equal2.IN29
address[2] => Equal3.IN30
address[2] => Equal4.IN31
chipselect => status_wr_strobe.IN0
clk => control_register.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].PRESET
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].PRESET
reset_n => internal_counter[20].PRESET
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].PRESET
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => control_register.ACLR
write_n => status_wr_strobe.IN1
writedata[0] => control_register.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => start_strobe.IN1
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= timeout_occurred.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|SMALL14_CPU:inst1|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|altpll0:inst
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|SMALL_V14|altpll0:inst|altpll:altpll_component
inclk[0] => altpll_nfa2:auto_generated.inclk[0]
inclk[1] => altpll_nfa2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|SMALL_V14|altpll0:inst|altpll:altpll_component|altpll_nfa2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|SMALL_V14|motorcontrol:inst2
AT <= inst1.DB_MAX_OUTPUT_PORT_TYPE
clock_in => OpenOrCloseLoop:inst27.clk
clock_in => dataprocess:inst6.clk
clock_in => controlstate:inst5.clk
clock_in => timer_ver:inst7.clk
clock_in => SwitchData:inst20.clk
clock_in => meanfilter:inst26.clk
clock_in => code_mt:inst8.clk
clock_in => one_bit_filter:inst2.clk
clock_in => one_bit_filter:inst3.clk
clock_in => code:inst22.clk
clock_in => ADD_ver:inst10.clk
clock_in => delta_limit:inst.clk
clock_in => PI_ver:inst4.clk
clock_in => code_hold:inst11.clk
clock_in => 33035:inst12.clk
clock_in => code_hold:inst25.clk
clock_in => judgePorN:inst24.clk
clock_in => code_hold:inst23.clk
reset_n => OpenOrCloseLoop:inst27.rst_n
reset_n => dataprocess:inst6.rst_n
reset_n => controlstate:inst5.rst_n
reset_n => timer_ver:inst7.rst_n
reset_n => SwitchData:inst20.rst_n
reset_n => meanfilter:inst26.rst_n
reset_n => code_mt:inst8.rst_n
reset_n => one_bit_filter:inst2.rst_n
reset_n => one_bit_filter:inst3.rst_n
reset_n => code:inst22.rst_n
reset_n => ADD_ver:inst10.rst_n
reset_n => delta_limit:inst.rst_n
reset_n => PI_ver:inst4.rst_n
reset_n => code_hold:inst11.rst_n
reset_n => 33035:inst12.rst_n
reset_n => code_hold:inst25.rst_n
reset_n => judgePorN:inst24.rst_n
reset_n => code_hold:inst23.rst_n
OpenDir => OpenOrCloseLoop:inst27.Open_dec
SigA => one_bit_filter:inst2.bit_in
SigB => one_bit_filter:inst3.bit_in
A[0] => PI_ver:inst4.A[0]
A[1] => PI_ver:inst4.A[1]
A[2] => PI_ver:inst4.A[2]
A[3] => PI_ver:inst4.A[3]
A[4] => PI_ver:inst4.A[4]
A[5] => PI_ver:inst4.A[5]
A[6] => PI_ver:inst4.A[6]
A[7] => PI_ver:inst4.A[7]
A[8] => PI_ver:inst4.A[8]
A[9] => PI_ver:inst4.A[9]
A[10] => PI_ver:inst4.A[10]
A[11] => PI_ver:inst4.A[11]
A[12] => PI_ver:inst4.A[12]
A[13] => PI_ver:inst4.A[13]
A[14] => PI_ver:inst4.A[14]
A[15] => PI_ver:inst4.A[15]
A[16] => PI_ver:inst4.A[16]
A[17] => PI_ver:inst4.A[17]
A[18] => PI_ver:inst4.A[18]
A[19] => PI_ver:inst4.A[19]
A[20] => PI_ver:inst4.A[20]
A[21] => PI_ver:inst4.A[21]
A[22] => PI_ver:inst4.A[22]
A[23] => PI_ver:inst4.A[23]
A[24] => PI_ver:inst4.A[24]
A[25] => PI_ver:inst4.A[25]
A[26] => PI_ver:inst4.A[26]
A[27] => PI_ver:inst4.A[27]
A[28] => PI_ver:inst4.A[28]
A[29] => PI_ver:inst4.A[29]
A[30] => PI_ver:inst4.A[30]
A[31] => PI_ver:inst4.A[31]
B[0] => PI_ver:inst4.B[0]
B[1] => PI_ver:inst4.B[1]
B[2] => PI_ver:inst4.B[2]
B[3] => PI_ver:inst4.B[3]
B[4] => PI_ver:inst4.B[4]
B[5] => PI_ver:inst4.B[5]
B[6] => PI_ver:inst4.B[6]
B[7] => PI_ver:inst4.B[7]
B[8] => PI_ver:inst4.B[8]
B[9] => PI_ver:inst4.B[9]
B[10] => PI_ver:inst4.B[10]
B[11] => PI_ver:inst4.B[11]
B[12] => PI_ver:inst4.B[12]
B[13] => PI_ver:inst4.B[13]
B[14] => PI_ver:inst4.B[14]
B[15] => PI_ver:inst4.B[15]
B[16] => PI_ver:inst4.B[16]
B[17] => PI_ver:inst4.B[17]
B[18] => PI_ver:inst4.B[18]
B[19] => PI_ver:inst4.B[19]
B[20] => PI_ver:inst4.B[20]
B[21] => PI_ver:inst4.B[21]
B[22] => PI_ver:inst4.B[22]
B[23] => PI_ver:inst4.B[23]
B[24] => PI_ver:inst4.B[24]
B[25] => PI_ver:inst4.B[25]
B[26] => PI_ver:inst4.B[26]
B[27] => PI_ver:inst4.B[27]
B[28] => PI_ver:inst4.B[28]
B[29] => PI_ver:inst4.B[29]
B[30] => PI_ver:inst4.B[30]
B[31] => PI_ver:inst4.B[31]
set[0] => PI_ver:inst4.set[0]
set[0] => OpenOrCloseLoop:inst27.set_Open[0]
set[1] => PI_ver:inst4.set[1]
set[1] => OpenOrCloseLoop:inst27.set_Open[1]
set[2] => PI_ver:inst4.set[2]
set[2] => OpenOrCloseLoop:inst27.set_Open[2]
set[3] => PI_ver:inst4.set[3]
set[3] => OpenOrCloseLoop:inst27.set_Open[3]
set[4] => PI_ver:inst4.set[4]
set[4] => OpenOrCloseLoop:inst27.set_Open[4]
set[5] => PI_ver:inst4.set[5]
set[5] => OpenOrCloseLoop:inst27.set_Open[5]
set[6] => PI_ver:inst4.set[6]
set[6] => OpenOrCloseLoop:inst27.set_Open[6]
set[7] => PI_ver:inst4.set[7]
set[7] => OpenOrCloseLoop:inst27.set_Open[7]
set[8] => PI_ver:inst4.set[8]
set[8] => OpenOrCloseLoop:inst27.set_Open[8]
set[9] => PI_ver:inst4.set[9]
set[9] => OpenOrCloseLoop:inst27.set_Open[9]
set[10] => PI_ver:inst4.set[10]
set[10] => OpenOrCloseLoop:inst27.set_Open[10]
set[11] => PI_ver:inst4.set[11]
set[11] => OpenOrCloseLoop:inst27.set_Open[11]
set[12] => PI_ver:inst4.set[12]
set[12] => OpenOrCloseLoop:inst27.set_Open[12]
set[13] => PI_ver:inst4.set[13]
set[13] => OpenOrCloseLoop:inst27.set_Open[13]
set[14] => PI_ver:inst4.set[14]
set[14] => OpenOrCloseLoop:inst27.set_Open[14]
set[15] => PI_ver:inst4.set[15]
set[15] => OpenOrCloseLoop:inst27.set_Open[15]
set[16] => PI_ver:inst4.set[16]
set[16] => OpenOrCloseLoop:inst27.set_Open[16]
set[17] => PI_ver:inst4.set[17]
set[17] => OpenOrCloseLoop:inst27.set_Open[17]
set[18] => PI_ver:inst4.set[18]
set[18] => OpenOrCloseLoop:inst27.set_Open[18]
set[19] => PI_ver:inst4.set[19]
set[19] => OpenOrCloseLoop:inst27.set_Open[19]
set[20] => PI_ver:inst4.set[20]
set[20] => OpenOrCloseLoop:inst27.set_Open[20]
set[21] => PI_ver:inst4.set[21]
set[21] => OpenOrCloseLoop:inst27.set_Open[21]
set[22] => PI_ver:inst4.set[22]
set[22] => OpenOrCloseLoop:inst27.set_Open[22]
set[23] => PI_ver:inst4.set[23]
set[23] => OpenOrCloseLoop:inst27.set_Open[23]
set[24] => PI_ver:inst4.set[24]
set[24] => OpenOrCloseLoop:inst27.set_Open[24]
set[25] => PI_ver:inst4.set[25]
set[25] => OpenOrCloseLoop:inst27.set_Open[25]
set[26] => PI_ver:inst4.set[26]
set[26] => OpenOrCloseLoop:inst27.set_Open[26]
set[27] => PI_ver:inst4.set[27]
set[27] => OpenOrCloseLoop:inst27.set_Open[27]
set[28] => PI_ver:inst4.set[28]
set[28] => OpenOrCloseLoop:inst27.set_Open[28]
set[29] => PI_ver:inst4.set[29]
set[29] => OpenOrCloseLoop:inst27.set_Open[29]
set[30] => PI_ver:inst4.set[30]
set[30] => OpenOrCloseLoop:inst27.set_Open[30]
set[31] => PI_ver:inst4.set[31]
set[31] => OpenOrCloseLoop:inst27.set_Open[31]
SA_in => inst28.IN0
Is_Brushless => inst32.IN0
Is_Brushless => inst30.IN0
Is_Brushless => inst31.IN0
SB_in => inst30.IN1
SC_in => inst31.IN1
overcurrent => 33035:inst12.overcurrent
BT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CT <= inst15.DB_MAX_OUTPUT_PORT_TYPE
AB <= inst17.DB_MAX_OUTPUT_PORT_TYPE
BB <= inst18.DB_MAX_OUTPUT_PORT_TYPE
CB <= inst19.DB_MAX_OUTPUT_PORT_TYPE
hull_fault <= 33035:inst12.oc
cdmt[0] <= code_hold:inst11.dataout[0]
cdmt[1] <= code_hold:inst11.dataout[1]
cdmt[2] <= code_hold:inst11.dataout[2]
cdmt[3] <= code_hold:inst11.dataout[3]
cdmt[4] <= code_hold:inst11.dataout[4]
cdmt[5] <= code_hold:inst11.dataout[5]
cdmt[6] <= code_hold:inst11.dataout[6]
cdmt[7] <= code_hold:inst11.dataout[7]
cdmt[8] <= code_hold:inst11.dataout[8]
cdmt[9] <= code_hold:inst11.dataout[9]
cdmt[10] <= code_hold:inst11.dataout[10]
cdmt[11] <= code_hold:inst11.dataout[11]
cdmt[12] <= code_hold:inst11.dataout[12]
cdmt[13] <= code_hold:inst11.dataout[13]
cdmt[14] <= code_hold:inst11.dataout[14]
cdmt[15] <= code_hold:inst11.dataout[15]
cdmt[16] <= code_hold:inst11.dataout[16]
cdmt[17] <= code_hold:inst11.dataout[17]
cdmt[18] <= code_hold:inst11.dataout[18]
cdmt[19] <= code_hold:inst11.dataout[19]
cdmt[20] <= code_hold:inst11.dataout[20]
cdmt[21] <= code_hold:inst11.dataout[21]
cdmt[22] <= code_hold:inst11.dataout[22]
cdmt[23] <= code_hold:inst11.dataout[23]
cdmt[24] <= code_hold:inst11.dataout[24]
cdmt[25] <= code_hold:inst11.dataout[25]
cdmt[26] <= code_hold:inst11.dataout[26]
cdmt[27] <= code_hold:inst11.dataout[27]
cdmt[28] <= code_hold:inst11.dataout[28]
cdmt[29] <= code_hold:inst11.dataout[29]
cdmt[30] <= code_hold:inst11.dataout[30]
cdmt[31] <= code_hold:inst11.dataout[31]
cdmt_m[0] <= code_hold:inst25.dataout[0]
cdmt_m[1] <= code_hold:inst25.dataout[1]
cdmt_m[2] <= code_hold:inst25.dataout[2]
cdmt_m[3] <= code_hold:inst25.dataout[3]
cdmt_m[4] <= code_hold:inst25.dataout[4]
cdmt_m[5] <= code_hold:inst25.dataout[5]
cdmt_m[6] <= code_hold:inst25.dataout[6]
cdmt_m[7] <= code_hold:inst25.dataout[7]
cdmt_m[8] <= code_hold:inst25.dataout[8]
cdmt_m[9] <= code_hold:inst25.dataout[9]
cdmt_m[10] <= code_hold:inst25.dataout[10]
cdmt_m[11] <= code_hold:inst25.dataout[11]
cdmt_m[12] <= code_hold:inst25.dataout[12]
cdmt_m[13] <= code_hold:inst25.dataout[13]
cdmt_m[14] <= code_hold:inst25.dataout[14]
cdmt_m[15] <= code_hold:inst25.dataout[15]
cdmt_m[16] <= code_hold:inst25.dataout[16]
cdmt_m[17] <= code_hold:inst25.dataout[17]
cdmt_m[18] <= code_hold:inst25.dataout[18]
cdmt_m[19] <= code_hold:inst25.dataout[19]
cdmt_m[20] <= code_hold:inst25.dataout[20]
cdmt_m[21] <= code_hold:inst25.dataout[21]
cdmt_m[22] <= code_hold:inst25.dataout[22]
cdmt_m[23] <= code_hold:inst25.dataout[23]
cdmt_m[24] <= code_hold:inst25.dataout[24]
cdmt_m[25] <= code_hold:inst25.dataout[25]
cdmt_m[26] <= code_hold:inst25.dataout[26]
cdmt_m[27] <= code_hold:inst25.dataout[27]
cdmt_m[28] <= code_hold:inst25.dataout[28]
cdmt_m[29] <= code_hold:inst25.dataout[29]
cdmt_m[30] <= code_hold:inst25.dataout[30]
cdmt_m[31] <= code_hold:inst25.dataout[31]
codef[0] <= meanfilter:inst26.dataout[0]
codef[1] <= meanfilter:inst26.dataout[1]
codef[2] <= meanfilter:inst26.dataout[2]
codef[3] <= meanfilter:inst26.dataout[3]
codef[4] <= meanfilter:inst26.dataout[4]
codef[5] <= meanfilter:inst26.dataout[5]
codef[6] <= meanfilter:inst26.dataout[6]
codef[7] <= meanfilter:inst26.dataout[7]
codef[8] <= meanfilter:inst26.dataout[8]
codef[9] <= meanfilter:inst26.dataout[9]
codef[10] <= meanfilter:inst26.dataout[10]
codef[11] <= meanfilter:inst26.dataout[11]
codef[12] <= meanfilter:inst26.dataout[12]
codef[13] <= meanfilter:inst26.dataout[13]
codef[14] <= meanfilter:inst26.dataout[14]
codef[15] <= meanfilter:inst26.dataout[15]
codef[16] <= meanfilter:inst26.dataout[16]
codef[17] <= meanfilter:inst26.dataout[17]
codef[18] <= meanfilter:inst26.dataout[18]
codef[19] <= meanfilter:inst26.dataout[19]
codef[20] <= meanfilter:inst26.dataout[20]
codef[21] <= meanfilter:inst26.dataout[21]
codef[22] <= meanfilter:inst26.dataout[22]
codef[23] <= meanfilter:inst26.dataout[23]
codef[24] <= meanfilter:inst26.dataout[24]
codef[25] <= meanfilter:inst26.dataout[25]
codef[26] <= meanfilter:inst26.dataout[26]
codef[27] <= meanfilter:inst26.dataout[27]
codef[28] <= meanfilter:inst26.dataout[28]
codef[29] <= meanfilter:inst26.dataout[29]
codef[30] <= meanfilter:inst26.dataout[30]
codef[31] <= meanfilter:inst26.dataout[31]
duty[0] <= judgePorN:inst24.dataout[0]
duty[1] <= judgePorN:inst24.dataout[1]
duty[2] <= judgePorN:inst24.dataout[2]
duty[3] <= judgePorN:inst24.dataout[3]
duty[4] <= judgePorN:inst24.dataout[4]
duty[5] <= judgePorN:inst24.dataout[5]
duty[6] <= judgePorN:inst24.dataout[6]
duty[7] <= judgePorN:inst24.dataout[7]
duty[8] <= judgePorN:inst24.dataout[8]
duty[9] <= judgePorN:inst24.dataout[9]
duty[10] <= judgePorN:inst24.dataout[10]
duty[11] <= judgePorN:inst24.dataout[11]
duty[12] <= judgePorN:inst24.dataout[12]
duty[13] <= judgePorN:inst24.dataout[13]
duty[14] <= judgePorN:inst24.dataout[14]
duty[15] <= judgePorN:inst24.dataout[15]
duty[16] <= judgePorN:inst24.dataout[16]
duty[17] <= judgePorN:inst24.dataout[17]
duty[18] <= judgePorN:inst24.dataout[18]
duty[19] <= judgePorN:inst24.dataout[19]
duty[20] <= judgePorN:inst24.dataout[20]
duty[21] <= judgePorN:inst24.dataout[21]
duty[22] <= judgePorN:inst24.dataout[22]
duty[23] <= judgePorN:inst24.dataout[23]
duty[24] <= judgePorN:inst24.dataout[24]
duty[25] <= judgePorN:inst24.dataout[25]
duty[26] <= judgePorN:inst24.dataout[26]
duty[27] <= judgePorN:inst24.dataout[27]
duty[28] <= judgePorN:inst24.dataout[28]
duty[29] <= judgePorN:inst24.dataout[29]
duty[30] <= judgePorN:inst24.dataout[30]
duty[31] <= judgePorN:inst24.dataout[31]


|SMALL_V14|motorcontrol:inst2|33035:inst12
AT <= inst13.DB_MAX_OUTPUT_PORT_TYPE
clk => pwm_counter:inst12.clk
clk => I2t:inst7.clk
clk => one_bit_filter:inst1.clk
clk => MC33035_ver_62:inst2.clk
clk => HULL_CHECK:inst10.clk
clk => hallfilter:inst.clk
rst_n => pwm_counter:inst12.rst_n
rst_n => I2t:inst7.rst_n
rst_n => one_bit_filter:inst1.rst_n
rst_n => MC33035_ver_62:inst2.rst_n
rst_n => HULL_CHECK:inst10.reset
rst_n => hallfilter:inst.rst_n
enable => pwm_counter:inst12.enable
enable => inst8.IN1
duty[0] => pwm_counter:inst12.duty[0]
duty[1] => pwm_counter:inst12.duty[1]
duty[2] => pwm_counter:inst12.duty[2]
duty[3] => pwm_counter:inst12.duty[3]
duty[4] => pwm_counter:inst12.duty[4]
duty[5] => pwm_counter:inst12.duty[5]
duty[6] => pwm_counter:inst12.duty[6]
duty[7] => pwm_counter:inst12.duty[7]
duty[8] => pwm_counter:inst12.duty[8]
duty[9] => pwm_counter:inst12.duty[9]
duty[10] => pwm_counter:inst12.duty[10]
duty[11] => pwm_counter:inst12.duty[11]
duty[12] => pwm_counter:inst12.duty[12]
duty[13] => pwm_counter:inst12.duty[13]
duty[14] => pwm_counter:inst12.duty[14]
duty[15] => pwm_counter:inst12.duty[15]
duty[16] => pwm_counter:inst12.duty[16]
duty[17] => pwm_counter:inst12.duty[17]
duty[18] => pwm_counter:inst12.duty[18]
duty[19] => pwm_counter:inst12.duty[19]
duty[20] => pwm_counter:inst12.duty[20]
duty[21] => pwm_counter:inst12.duty[21]
duty[22] => pwm_counter:inst12.duty[22]
duty[23] => pwm_counter:inst12.duty[23]
duty[24] => pwm_counter:inst12.duty[24]
duty[25] => pwm_counter:inst12.duty[25]
duty[26] => pwm_counter:inst12.duty[26]
duty[27] => pwm_counter:inst12.duty[27]
duty[28] => pwm_counter:inst12.duty[28]
duty[29] => pwm_counter:inst12.duty[29]
duty[30] => pwm_counter:inst12.duty[30]
duty[31] => pwm_counter:inst12.duty[31]
overcurrent => one_bit_filter:inst1.bit_in
dir => HULL_CHECK:inst10.dir
dir => MC33035_ver_62:inst2.dir
SA_in => hallfilter:inst.SA_in
SB_in => hallfilter:inst.SB_in
SC_in => hallfilter:inst.SC_in
BT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CT <= inst15.DB_MAX_OUTPUT_PORT_TYPE
AB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
BB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CB <= inst5.DB_MAX_OUTPUT_PORT_TYPE
oc <= HULL_CHECK:inst10.fault
overcurentout <= I2t:inst7.act


|SMALL_V14|motorcontrol:inst2|33035:inst12|pwm_counter:inst12
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => pwm~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => pwm~reg0.ACLR
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => pwm.OUTPUTSELECT
duty[0] => LessThan1.IN32
duty[1] => LessThan1.IN31
duty[2] => LessThan1.IN30
duty[3] => LessThan1.IN29
duty[4] => LessThan1.IN28
duty[5] => LessThan1.IN27
duty[6] => LessThan1.IN26
duty[7] => LessThan1.IN25
duty[8] => LessThan1.IN24
duty[9] => LessThan1.IN23
duty[10] => LessThan1.IN22
duty[11] => LessThan1.IN21
duty[12] => LessThan1.IN20
duty[13] => LessThan1.IN19
duty[14] => LessThan1.IN18
duty[15] => LessThan1.IN17
duty[16] => LessThan1.IN16
duty[17] => LessThan1.IN15
duty[18] => LessThan1.IN14
duty[19] => LessThan1.IN13
duty[20] => LessThan1.IN12
duty[21] => LessThan1.IN11
duty[22] => LessThan1.IN10
duty[23] => LessThan1.IN9
duty[24] => LessThan1.IN8
duty[25] => LessThan1.IN7
duty[26] => LessThan1.IN6
duty[27] => LessThan1.IN5
duty[28] => LessThan1.IN4
duty[29] => LessThan1.IN3
duty[30] => LessThan1.IN2
duty[31] => LessThan1.IN1
pwm <= pwm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|33035:inst12|I2t:inst7
clk => act~reg0.CLK
clk => flag[0].CLK
clk => flag[1].CLK
clk => flag[2].CLK
clk => flag[3].CLK
clk => flag[4].CLK
clk => flag[5].CLK
clk => flag[6].CLK
clk => flag[7].CLK
clk => flag[8].CLK
clk => flag[9].CLK
clk => flag[10].CLK
clk => flag[11].CLK
clk => flag[12].CLK
clk => flag[13].CLK
clk => flag[14].CLK
clk => flag[15].CLK
clk => flag[16].CLK
clk => flag[17].CLK
clk => flag[18].CLK
clk => flag[19].CLK
clk => flag[20].CLK
clk => flag[21].CLK
clk => flag[22].CLK
clk => flag[23].CLK
clk => flag[24].CLK
clk => flag[25].CLK
clk => flag[26].CLK
clk => flag[27].CLK
clk => flag[28].CLK
clk => flag[29].CLK
clk => flag[30].CLK
clk => flag[31].CLK
rst_n => act~reg0.PRESET
rst_n => flag[0].ACLR
rst_n => flag[1].PRESET
rst_n => flag[2].ACLR
rst_n => flag[3].ACLR
rst_n => flag[4].ACLR
rst_n => flag[5].ACLR
rst_n => flag[6].ACLR
rst_n => flag[7].ACLR
rst_n => flag[8].ACLR
rst_n => flag[9].ACLR
rst_n => flag[10].ACLR
rst_n => flag[11].ACLR
rst_n => flag[12].ACLR
rst_n => flag[13].ACLR
rst_n => flag[14].ACLR
rst_n => flag[15].ACLR
rst_n => flag[16].ACLR
rst_n => flag[17].ACLR
rst_n => flag[18].ACLR
rst_n => flag[19].ACLR
rst_n => flag[20].ACLR
rst_n => flag[21].ACLR
rst_n => flag[22].ACLR
rst_n => flag[23].ACLR
rst_n => flag[24].ACLR
rst_n => flag[25].ACLR
rst_n => flag[26].ACLR
rst_n => flag[27].ACLR
rst_n => flag[28].ACLR
rst_n => flag[29].ACLR
rst_n => flag[30].ACLR
rst_n => flag[31].ACLR
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => act.OUTPUTSELECT
act <= act~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|33035:inst12|one_bit_filter:inst1
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|33035:inst12|MC33035_ver_62:inst2
clk => fault~reg0.CLK
clk => CB~reg0.CLK
clk => BB~reg0.CLK
clk => AB~reg0.CLK
clk => CT~reg0.CLK
clk => BT~reg0.CLK
clk => AT~reg0.CLK
rst_n => fault~reg0.PRESET
rst_n => CB~reg0.ACLR
rst_n => BB~reg0.ACLR
rst_n => AB~reg0.ACLR
rst_n => CT~reg0.PRESET
rst_n => BT~reg0.PRESET
rst_n => AT~reg0.PRESET
enable => fault.OUTPUTSELECT
enable => AT.OUTPUTSELECT
enable => BT.OUTPUTSELECT
enable => CT.OUTPUTSELECT
enable => AB.OUTPUTSELECT
enable => BB.OUTPUTSELECT
enable => CB.OUTPUTSELECT
dir => Mux0.IN4
dir => Mux3.IN4
dir => Mux1.IN4
dir => Mux4.IN4
dir => Mux1.IN5
dir => Mux4.IN5
dir => Mux2.IN4
dir => Mux5.IN4
dir => Mux2.IN5
dir => Mux5.IN5
dir => Mux0.IN5
dir => Mux3.IN5
dir => Mux0.IN2
dir => Mux3.IN2
dir => Mux0.IN3
dir => Mux3.IN3
dir => Mux1.IN2
dir => Mux4.IN2
dir => Mux1.IN3
dir => Mux4.IN3
dir => Mux2.IN2
dir => Mux5.IN2
dir => Mux2.IN3
dir => Mux5.IN3
SA => Decoder0.IN0
SA => Mux0.IN6
SA => Mux1.IN6
SA => Mux2.IN6
SA => Mux3.IN6
SA => Mux4.IN6
SA => Mux5.IN6
SB => Decoder0.IN1
SB => Mux0.IN7
SB => Mux1.IN7
SB => Mux2.IN7
SB => Mux3.IN7
SB => Mux4.IN7
SB => Mux5.IN7
SC => Decoder0.IN2
SC => Mux0.IN8
SC => Mux1.IN8
SC => Mux2.IN8
SC => Mux3.IN8
SC => Mux4.IN8
SC => Mux5.IN8
AT <= AT~reg0.DB_MAX_OUTPUT_PORT_TYPE
BT <= BT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CT <= CT~reg0.DB_MAX_OUTPUT_PORT_TYPE
AB <= AB~reg0.DB_MAX_OUTPUT_PORT_TYPE
BB <= BB~reg0.DB_MAX_OUTPUT_PORT_TYPE
CB <= CB~reg0.DB_MAX_OUTPUT_PORT_TYPE
fault <= fault~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm => ~NO_FANOUT~


|SMALL_V14|motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10
clk => default_counter[0].CLK
clk => default_counter[1].CLK
clk => default_counter[2].CLK
clk => fault_counter[0].CLK
clk => fault_counter[1].CLK
clk => clk_reg[0].CLK
clk => clk_reg[1].CLK
clk => clk_reg[2].CLK
clk => clk_reg[3].CLK
clk => clk_reg[4].CLK
clk => clk_reg[5].CLK
clk => clk_reg[6].CLK
clk => clk_reg[7].CLK
clk => clk_reg[8].CLK
clk => clk_reg[9].CLK
clk => clk_reg[10].CLK
clk => clk_reg[11].CLK
clk => clk_reg[12].CLK
clk => clk_reg[13].CLK
clk => clk_reg[14].CLK
clk => clk_reg[15].CLK
clk => clk_reg[16].CLK
clk => clk_counter[0].CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
clk => clk_counter[12].CLK
clk => clk_counter[13].CLK
clk => clk_counter[14].CLK
clk => clk_counter[15].CLK
clk => clk_counter[16].CLK
clk => SC_out.CLK
clk => SB_out.CLK
clk => SA_out.CLK
clk => fault~reg0.CLK
clk => arbt.CLK
reset => default_counter[0].ACLR
reset => default_counter[1].ACLR
reset => default_counter[2].ACLR
reset => fault_counter[0].ACLR
reset => fault_counter[1].ACLR
reset => clk_reg[0].ACLR
reset => clk_reg[1].ACLR
reset => clk_reg[2].ACLR
reset => clk_reg[3].ACLR
reset => clk_reg[4].ACLR
reset => clk_reg[5].ACLR
reset => clk_reg[6].ACLR
reset => clk_reg[7].ACLR
reset => clk_reg[8].ACLR
reset => clk_reg[9].ACLR
reset => clk_reg[10].ACLR
reset => clk_reg[11].ACLR
reset => clk_reg[12].ACLR
reset => clk_reg[13].ACLR
reset => clk_reg[14].ACLR
reset => clk_reg[15].ACLR
reset => clk_reg[16].ACLR
reset => clk_counter[0].ACLR
reset => clk_counter[1].ACLR
reset => clk_counter[2].ACLR
reset => clk_counter[3].ACLR
reset => clk_counter[4].ACLR
reset => clk_counter[5].ACLR
reset => clk_counter[6].ACLR
reset => clk_counter[7].ACLR
reset => clk_counter[8].ACLR
reset => clk_counter[9].ACLR
reset => clk_counter[10].ACLR
reset => clk_counter[11].ACLR
reset => clk_counter[12].ACLR
reset => clk_counter[13].ACLR
reset => clk_counter[14].ACLR
reset => clk_counter[15].ACLR
reset => clk_counter[16].ACLR
reset => SC_out.ALOAD
reset => SB_out.ALOAD
reset => SA_out.ALOAD
reset => fault~reg0.PRESET
reset => arbt.ENA
dir => ~NO_FANOUT~
SA_in => Equal0.IN0
SA_in => Decoder0.IN0
SA_in => Mux0.IN6
SA_in => SA_out.ADATA
SA_in => SA_out.DATAIN
SB_in => Equal0.IN1
SB_in => Decoder0.IN1
SB_in => Mux0.IN7
SB_in => SB_out.ADATA
SB_in => SB_out.DATAIN
SC_in => Equal0.IN2
SC_in => Decoder0.IN2
SC_in => Mux0.IN8
SC_in => SC_out.ADATA
SC_in => SC_out.DATAIN
fault <= fault~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|33035:inst12|hallfilter:inst
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => SC_out~reg0.CLK
clk => SB_out~reg0.CLK
clk => SA_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer[0].ACLR
rst_n => buffer[1].ACLR
rst_n => buffer[2].ACLR
rst_n => SC_out~reg0.ACLR
rst_n => SB_out~reg0.ACLR
rst_n => SA_out~reg0.ACLR
SA_in => Equal0.IN0
SA_in => SA_out.DATAB
SA_in => buffer[2].DATAIN
SB_in => Equal0.IN1
SB_in => SB_out.DATAB
SB_in => buffer[1].DATAIN
SC_in => Equal0.IN2
SC_in => SC_out.DATAB
SC_in => buffer[0].DATAIN
SA_out <= SA_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SB_out <= SB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SC_out <= SC_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|OpenOrCloseLoop:inst27
clk => dir_out~reg0.CLK
clk => set[0]~reg0.CLK
clk => set[1]~reg0.CLK
clk => set[2]~reg0.CLK
clk => set[3]~reg0.CLK
clk => set[4]~reg0.CLK
clk => set[5]~reg0.CLK
clk => set[6]~reg0.CLK
clk => set[7]~reg0.CLK
clk => set[8]~reg0.CLK
clk => set[9]~reg0.CLK
clk => set[10]~reg0.CLK
clk => set[11]~reg0.CLK
clk => set[12]~reg0.CLK
clk => set[13]~reg0.CLK
clk => set[14]~reg0.CLK
clk => set[15]~reg0.CLK
clk => set[16]~reg0.CLK
clk => set[17]~reg0.CLK
clk => set[18]~reg0.CLK
clk => set[19]~reg0.CLK
clk => set[20]~reg0.CLK
clk => set[21]~reg0.CLK
clk => set[22]~reg0.CLK
clk => set[23]~reg0.CLK
clk => set[24]~reg0.CLK
clk => set[25]~reg0.CLK
clk => set[26]~reg0.CLK
clk => set[27]~reg0.CLK
clk => set[28]~reg0.CLK
clk => set[29]~reg0.CLK
clk => set[30]~reg0.CLK
clk => set[31]~reg0.CLK
rst_n => dir_out~reg0.ACLR
rst_n => set[0]~reg0.ACLR
rst_n => set[1]~reg0.ACLR
rst_n => set[2]~reg0.ACLR
rst_n => set[3]~reg0.ACLR
rst_n => set[4]~reg0.ACLR
rst_n => set[5]~reg0.ACLR
rst_n => set[6]~reg0.ACLR
rst_n => set[7]~reg0.ACLR
rst_n => set[8]~reg0.ACLR
rst_n => set[9]~reg0.ACLR
rst_n => set[10]~reg0.ACLR
rst_n => set[11]~reg0.ACLR
rst_n => set[12]~reg0.ACLR
rst_n => set[13]~reg0.ACLR
rst_n => set[14]~reg0.ACLR
rst_n => set[15]~reg0.ACLR
rst_n => set[16]~reg0.ACLR
rst_n => set[17]~reg0.ACLR
rst_n => set[18]~reg0.ACLR
rst_n => set[19]~reg0.ACLR
rst_n => set[20]~reg0.ACLR
rst_n => set[21]~reg0.ACLR
rst_n => set[22]~reg0.ACLR
rst_n => set[23]~reg0.ACLR
rst_n => set[24]~reg0.ACLR
rst_n => set[25]~reg0.ACLR
rst_n => set[26]~reg0.ACLR
rst_n => set[27]~reg0.ACLR
rst_n => set[28]~reg0.ACLR
rst_n => set[29]~reg0.ACLR
rst_n => set[30]~reg0.ACLR
rst_n => set[31]~reg0.ACLR
set[0] <= set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[1] <= set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[2] <= set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[3] <= set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[4] <= set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[5] <= set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[6] <= set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[7] <= set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[8] <= set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[9] <= set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[10] <= set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[11] <= set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[12] <= set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[13] <= set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[14] <= set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[15] <= set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[16] <= set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[17] <= set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[18] <= set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[19] <= set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[20] <= set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[21] <= set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[22] <= set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[23] <= set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[24] <= set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[25] <= set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[26] <= set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[27] <= set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[28] <= set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[29] <= set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[30] <= set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[31] <= set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => dir_out.OUTPUTSELECT
dir_in => dir_out.DATAA
set_Open[0] => set.DATAB
set_Open[0] => Equal0.IN31
set_Open[0] => Add0.IN64
set_Open[1] => set.DATAB
set_Open[1] => Equal0.IN30
set_Open[1] => Add0.IN63
set_Open[2] => set.DATAB
set_Open[2] => Equal0.IN29
set_Open[2] => Add0.IN62
set_Open[3] => set.DATAB
set_Open[3] => Equal0.IN28
set_Open[3] => Add0.IN61
set_Open[4] => set.DATAB
set_Open[4] => Equal0.IN27
set_Open[4] => Add0.IN60
set_Open[5] => set.DATAB
set_Open[5] => Equal0.IN26
set_Open[5] => Add0.IN59
set_Open[6] => set.DATAB
set_Open[6] => Equal0.IN25
set_Open[6] => Add0.IN58
set_Open[7] => set.DATAB
set_Open[7] => Equal0.IN24
set_Open[7] => Add0.IN57
set_Open[8] => set.DATAB
set_Open[8] => Equal0.IN23
set_Open[8] => Add0.IN56
set_Open[9] => set.DATAB
set_Open[9] => Equal0.IN22
set_Open[9] => Add0.IN55
set_Open[10] => set.DATAB
set_Open[10] => Equal0.IN21
set_Open[10] => Add0.IN54
set_Open[11] => set.DATAB
set_Open[11] => Equal0.IN20
set_Open[11] => Add0.IN53
set_Open[12] => set.DATAB
set_Open[12] => Equal0.IN19
set_Open[12] => Add0.IN52
set_Open[13] => set.DATAB
set_Open[13] => Equal0.IN18
set_Open[13] => Add0.IN51
set_Open[14] => set.DATAB
set_Open[14] => Equal0.IN17
set_Open[14] => Add0.IN50
set_Open[15] => set.DATAB
set_Open[15] => Equal0.IN16
set_Open[15] => Add0.IN49
set_Open[16] => set.DATAB
set_Open[16] => Equal0.IN15
set_Open[16] => Add0.IN48
set_Open[17] => set.DATAB
set_Open[17] => Equal0.IN14
set_Open[17] => Add0.IN47
set_Open[18] => set.DATAB
set_Open[18] => Equal0.IN13
set_Open[18] => Add0.IN46
set_Open[19] => set.DATAB
set_Open[19] => Equal0.IN12
set_Open[19] => Add0.IN45
set_Open[20] => set.DATAB
set_Open[20] => Equal0.IN11
set_Open[20] => Add0.IN44
set_Open[21] => set.DATAB
set_Open[21] => Equal0.IN10
set_Open[21] => Add0.IN43
set_Open[22] => set.DATAB
set_Open[22] => Equal0.IN9
set_Open[22] => Add0.IN42
set_Open[23] => set.DATAB
set_Open[23] => Equal0.IN8
set_Open[23] => Add0.IN41
set_Open[24] => set.DATAB
set_Open[24] => Equal0.IN7
set_Open[24] => Add0.IN40
set_Open[25] => set.DATAB
set_Open[25] => Equal0.IN6
set_Open[25] => Add0.IN39
set_Open[26] => set.DATAB
set_Open[26] => Equal0.IN5
set_Open[26] => Add0.IN38
set_Open[27] => set.DATAB
set_Open[27] => Equal0.IN4
set_Open[27] => Add0.IN37
set_Open[28] => set.DATAB
set_Open[28] => Equal0.IN3
set_Open[28] => Add0.IN36
set_Open[29] => set.DATAB
set_Open[29] => Equal0.IN2
set_Open[29] => Add0.IN35
set_Open[30] => set.DATAB
set_Open[30] => Equal0.IN1
set_Open[30] => Add0.IN34
set_Open[31] => set.DATAB
set_Open[31] => Add0.IN33
set_Open[31] => always0.IN1
set_Close[0] => set.DATAA
set_Close[1] => set.DATAA
set_Close[2] => set.DATAA
set_Close[3] => set.DATAA
set_Close[4] => set.DATAA
set_Close[5] => set.DATAA
set_Close[6] => set.DATAA
set_Close[7] => set.DATAA
set_Close[8] => set.DATAA
set_Close[9] => set.DATAA
set_Close[10] => set.DATAA
set_Close[11] => set.DATAA
set_Close[12] => set.DATAA
set_Close[13] => set.DATAA
set_Close[14] => set.DATAA
set_Close[15] => set.DATAA
set_Close[16] => set.DATAA
set_Close[17] => set.DATAA
set_Close[18] => set.DATAA
set_Close[19] => set.DATAA
set_Close[20] => set.DATAA
set_Close[21] => set.DATAA
set_Close[22] => set.DATAA
set_Close[23] => set.DATAA
set_Close[24] => set.DATAA
set_Close[25] => set.DATAA
set_Close[26] => set.DATAA
set_Close[27] => set.DATAA
set_Close[28] => set.DATAA
set_Close[29] => set.DATAA
set_Close[30] => set.DATAA
set_Close[31] => set.DATAA
dir_out <= dir_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|dataprocess:inst6
clk => dir~reg0.CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
rst_n => dir~reg0.ACLR
rst_n => buffer[12].ACLR
rst_n => buffer[13].ACLR
rst_n => buffer[14].ACLR
rst_n => buffer[15].ACLR
rst_n => buffer[16].ACLR
rst_n => buffer[17].ACLR
rst_n => buffer[18].ACLR
rst_n => buffer[19].ACLR
rst_n => buffer[20].ACLR
rst_n => buffer[21].ACLR
rst_n => buffer[22].ACLR
rst_n => buffer[23].ACLR
rst_n => buffer[24].ACLR
rst_n => buffer[25].ACLR
rst_n => buffer[26].ACLR
rst_n => buffer[27].ACLR
rst_n => buffer[28].ACLR
rst_n => buffer[29].ACLR
rst_n => buffer[30].ACLR
rst_n => buffer[31].ACLR
enable => buffer[31].ENA
enable => buffer[30].ENA
enable => buffer[29].ENA
enable => buffer[28].ENA
enable => buffer[27].ENA
enable => buffer[26].ENA
enable => buffer[25].ENA
enable => buffer[24].ENA
enable => buffer[23].ENA
enable => buffer[22].ENA
enable => buffer[21].ENA
enable => buffer[20].ENA
enable => buffer[19].ENA
enable => buffer[18].ENA
enable => buffer[17].ENA
enable => buffer[16].ENA
enable => buffer[15].ENA
enable => buffer[14].ENA
enable => buffer[13].ENA
enable => buffer[12].ENA
enable => dir~reg0.ENA
datain[0] => Add0.IN64
datain[1] => Add0.IN63
datain[2] => Add0.IN62
datain[3] => Add0.IN61
datain[4] => Add0.IN60
datain[5] => Add0.IN59
datain[6] => Add0.IN58
datain[7] => Add0.IN57
datain[8] => Add0.IN56
datain[9] => Add0.IN55
datain[10] => Add0.IN54
datain[11] => Add0.IN53
datain[12] => buffer.DATAB
datain[12] => Add0.IN52
datain[13] => buffer.DATAB
datain[13] => Add0.IN51
datain[14] => buffer.DATAB
datain[14] => Add0.IN50
datain[15] => buffer.DATAB
datain[15] => Add0.IN49
datain[16] => buffer.DATAB
datain[16] => Add0.IN48
datain[17] => buffer.DATAB
datain[17] => Add0.IN47
datain[18] => buffer.DATAB
datain[18] => Add0.IN46
datain[19] => buffer.DATAB
datain[19] => Add0.IN45
datain[20] => buffer.DATAB
datain[20] => Add0.IN44
datain[21] => buffer.DATAB
datain[21] => Add0.IN43
datain[22] => buffer.DATAB
datain[22] => Add0.IN42
datain[23] => buffer.DATAB
datain[23] => Add0.IN41
datain[24] => buffer.DATAB
datain[24] => Add0.IN40
datain[25] => buffer.DATAB
datain[25] => Add0.IN39
datain[26] => buffer.DATAB
datain[26] => Add0.IN38
datain[27] => buffer.DATAB
datain[27] => Add0.IN37
datain[28] => buffer.DATAB
datain[28] => Add0.IN36
datain[29] => buffer.DATAB
datain[29] => Add0.IN35
datain[30] => buffer.DATAB
datain[30] => Add0.IN34
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => Add0.IN33
datain[31] => dir~reg0.DATAIN
dataout[0] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= <GND>
dataout[21] <= <GND>
dataout[22] <= <GND>
dataout[23] <= <GND>
dataout[24] <= <GND>
dataout[25] <= <GND>
dataout[26] <= <GND>
dataout[27] <= <GND>
dataout[28] <= <GND>
dataout[29] <= <GND>
dataout[30] <= <GND>
dataout[31] <= <GND>
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[0] => ~NO_FANOUT~
feedback[1] => ~NO_FANOUT~
feedback[2] => ~NO_FANOUT~
feedback[3] => ~NO_FANOUT~
feedback[4] => ~NO_FANOUT~
feedback[5] => ~NO_FANOUT~
feedback[6] => ~NO_FANOUT~
feedback[7] => ~NO_FANOUT~
feedback[8] => ~NO_FANOUT~
feedback[9] => ~NO_FANOUT~
feedback[10] => ~NO_FANOUT~
feedback[11] => ~NO_FANOUT~
feedback[12] => ~NO_FANOUT~
feedback[13] => ~NO_FANOUT~
feedback[14] => ~NO_FANOUT~
feedback[15] => ~NO_FANOUT~
feedback[16] => ~NO_FANOUT~
feedback[17] => ~NO_FANOUT~
feedback[18] => ~NO_FANOUT~
feedback[19] => ~NO_FANOUT~
feedback[20] => ~NO_FANOUT~
feedback[21] => ~NO_FANOUT~
feedback[22] => ~NO_FANOUT~
feedback[23] => ~NO_FANOUT~
feedback[24] => ~NO_FANOUT~
feedback[25] => ~NO_FANOUT~
feedback[26] => ~NO_FANOUT~
feedback[27] => ~NO_FANOUT~
feedback[28] => ~NO_FANOUT~
feedback[29] => ~NO_FANOUT~
feedback[30] => ~NO_FANOUT~
feedback[31] => ~NO_FANOUT~


|SMALL_V14|motorcontrol:inst2|controlstate:inst5
clk => ADD_en~reg0.CLK
clk => mc_en~reg0.CLK
clk => dp_en~reg0.CLK
clk => dl_en~reg0.CLK
clk => PI_en~reg0.CLK
clk => filter_en~reg0.CLK
clk => cod_clr~reg0.CLK
clk => cod_start~reg0.CLK
clk => state~11.DATAIN
rst_n => ADD_en~reg0.ACLR
rst_n => mc_en~reg0.ACLR
rst_n => dp_en~reg0.ACLR
rst_n => dl_en~reg0.ACLR
rst_n => PI_en~reg0.ACLR
rst_n => filter_en~reg0.ACLR
rst_n => cod_clr~reg0.ACLR
rst_n => cod_start~reg0.ACLR
rst_n => state~13.DATAIN
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
cod_start <= cod_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
cod_clr <= cod_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
PI_en <= PI_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dl_en <= dl_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_en <= ADD_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_en <= dp_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
mc_en <= mc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_en <= filter_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT


|SMALL_V14|motorcontrol:inst2|timer_ver:inst7
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => en_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => en_out~reg0.ACLR
en_out <= en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|SwitchData:inst20
datainm[0] => LessThan0.IN32
datainm[0] => LessThan1.IN32
datainm[0] => dataout.DATAA
datainm[1] => LessThan0.IN31
datainm[1] => LessThan1.IN31
datainm[1] => dataout.DATAA
datainm[2] => LessThan0.IN30
datainm[2] => LessThan1.IN30
datainm[2] => dataout.DATAA
datainm[3] => LessThan0.IN29
datainm[3] => LessThan1.IN29
datainm[3] => dataout.DATAA
datainm[4] => LessThan0.IN28
datainm[4] => LessThan1.IN28
datainm[4] => dataout.DATAA
datainm[5] => LessThan0.IN27
datainm[5] => LessThan1.IN27
datainm[5] => dataout.DATAA
datainm[6] => LessThan0.IN26
datainm[6] => LessThan1.IN26
datainm[6] => dataout.DATAA
datainm[7] => LessThan0.IN25
datainm[7] => LessThan1.IN25
datainm[7] => dataout.DATAA
datainm[8] => Add0.IN48
datainm[8] => Add1.IN48
datainm[8] => dataout.DATAA
datainm[9] => Add0.IN47
datainm[9] => Add1.IN47
datainm[9] => dataout.DATAA
datainm[10] => Add0.IN46
datainm[10] => Add1.IN46
datainm[10] => dataout.DATAA
datainm[11] => Add0.IN45
datainm[11] => Add1.IN45
datainm[11] => dataout.DATAA
datainm[12] => Add0.IN44
datainm[12] => Add1.IN44
datainm[12] => dataout.DATAA
datainm[13] => Add0.IN43
datainm[13] => Add1.IN43
datainm[13] => dataout.DATAA
datainm[14] => Add0.IN42
datainm[14] => Add1.IN42
datainm[14] => dataout.DATAA
datainm[15] => Add0.IN41
datainm[15] => Add1.IN41
datainm[15] => dataout.DATAA
datainm[16] => Add0.IN40
datainm[16] => Add1.IN40
datainm[16] => dataout.DATAA
datainm[17] => Add0.IN39
datainm[17] => Add1.IN39
datainm[17] => dataout.DATAA
datainm[18] => Add0.IN38
datainm[18] => Add1.IN38
datainm[18] => dataout.DATAA
datainm[19] => Add0.IN37
datainm[19] => Add1.IN37
datainm[19] => dataout.DATAA
datainm[20] => Add0.IN36
datainm[20] => Add1.IN36
datainm[20] => dataout.DATAA
datainm[21] => Add0.IN35
datainm[21] => Add1.IN35
datainm[21] => dataout.DATAA
datainm[22] => Add0.IN34
datainm[22] => Add1.IN34
datainm[22] => dataout.DATAA
datainm[23] => Add0.IN33
datainm[23] => Add1.IN33
datainm[23] => dataout.DATAA
datainm[24] => Add0.IN32
datainm[24] => Add1.IN32
datainm[24] => dataout.DATAA
datainm[25] => Add0.IN31
datainm[25] => Add1.IN31
datainm[25] => dataout.DATAA
datainm[26] => Add0.IN30
datainm[26] => Add1.IN30
datainm[26] => dataout.DATAA
datainm[27] => Add0.IN29
datainm[27] => Add1.IN29
datainm[27] => dataout.DATAA
datainm[28] => Add0.IN28
datainm[28] => Add1.IN28
datainm[28] => dataout.DATAA
datainm[29] => Add0.IN27
datainm[29] => Add1.IN27
datainm[29] => dataout.DATAA
datainm[30] => Add0.IN26
datainm[30] => Add1.IN26
datainm[30] => dataout.DATAA
datainm[31] => Add0.IN25
datainm[31] => Add1.IN25
datainm[31] => dataout.DATAA
datainf[0] => LessThan0.IN64
datainf[0] => LessThan1.IN64
datainf[0] => dataout.DATAB
datainf[1] => LessThan0.IN63
datainf[1] => LessThan1.IN63
datainf[1] => dataout.DATAB
datainf[2] => LessThan0.IN62
datainf[2] => LessThan1.IN62
datainf[2] => dataout.DATAB
datainf[3] => LessThan0.IN61
datainf[3] => LessThan1.IN61
datainf[3] => dataout.DATAB
datainf[4] => LessThan0.IN60
datainf[4] => LessThan1.IN60
datainf[4] => dataout.DATAB
datainf[5] => LessThan0.IN59
datainf[5] => LessThan1.IN59
datainf[5] => dataout.DATAB
datainf[6] => LessThan0.IN58
datainf[6] => LessThan1.IN58
datainf[6] => dataout.DATAB
datainf[7] => LessThan0.IN57
datainf[7] => LessThan1.IN57
datainf[7] => dataout.DATAB
datainf[8] => LessThan0.IN56
datainf[8] => LessThan1.IN56
datainf[8] => dataout.DATAB
datainf[9] => LessThan0.IN55
datainf[9] => LessThan1.IN55
datainf[9] => dataout.DATAB
datainf[10] => LessThan0.IN54
datainf[10] => LessThan1.IN54
datainf[10] => dataout.DATAB
datainf[11] => LessThan0.IN53
datainf[11] => LessThan1.IN53
datainf[11] => dataout.DATAB
datainf[12] => LessThan0.IN52
datainf[12] => LessThan1.IN52
datainf[12] => dataout.DATAB
datainf[13] => LessThan0.IN51
datainf[13] => LessThan1.IN51
datainf[13] => dataout.DATAB
datainf[14] => LessThan0.IN50
datainf[14] => LessThan1.IN50
datainf[14] => dataout.DATAB
datainf[15] => LessThan0.IN49
datainf[15] => LessThan1.IN49
datainf[15] => dataout.DATAB
datainf[16] => LessThan0.IN48
datainf[16] => LessThan1.IN48
datainf[16] => dataout.DATAB
datainf[17] => LessThan0.IN47
datainf[17] => LessThan1.IN47
datainf[17] => dataout.DATAB
datainf[18] => LessThan0.IN46
datainf[18] => LessThan1.IN46
datainf[18] => dataout.DATAB
datainf[19] => LessThan0.IN45
datainf[19] => LessThan1.IN45
datainf[19] => dataout.DATAB
datainf[20] => LessThan0.IN44
datainf[20] => LessThan1.IN44
datainf[20] => dataout.DATAB
datainf[21] => LessThan0.IN43
datainf[21] => LessThan1.IN43
datainf[21] => dataout.DATAB
datainf[22] => LessThan0.IN42
datainf[22] => LessThan1.IN42
datainf[22] => dataout.DATAB
datainf[23] => LessThan0.IN41
datainf[23] => LessThan1.IN41
datainf[23] => dataout.DATAB
datainf[24] => LessThan0.IN40
datainf[24] => LessThan1.IN40
datainf[24] => dataout.DATAB
datainf[25] => LessThan0.IN39
datainf[25] => LessThan1.IN39
datainf[25] => dataout.DATAB
datainf[26] => LessThan0.IN38
datainf[26] => LessThan1.IN38
datainf[26] => dataout.DATAB
datainf[27] => LessThan0.IN37
datainf[27] => LessThan1.IN37
datainf[27] => dataout.DATAB
datainf[28] => LessThan0.IN36
datainf[28] => LessThan1.IN36
datainf[28] => dataout.DATAB
datainf[29] => LessThan0.IN35
datainf[29] => LessThan1.IN35
datainf[29] => dataout.DATAB
datainf[30] => LessThan0.IN34
datainf[30] => LessThan1.IN34
datainf[30] => dataout.DATAB
datainf[31] => LessThan0.IN33
datainf[31] => LessThan1.IN33
datainf[31] => dataout.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => overout~reg0.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
rst_n => overout~reg0.ENA
over => overout~reg0.DATAIN
over => dataout[31]~reg0.ENA
over => dataout[30]~reg0.ENA
over => dataout[29]~reg0.ENA
over => dataout[28]~reg0.ENA
over => dataout[27]~reg0.ENA
over => dataout[26]~reg0.ENA
over => dataout[25]~reg0.ENA
over => dataout[24]~reg0.ENA
over => dataout[23]~reg0.ENA
over => dataout[22]~reg0.ENA
over => dataout[21]~reg0.ENA
over => dataout[20]~reg0.ENA
over => dataout[19]~reg0.ENA
over => dataout[18]~reg0.ENA
over => dataout[17]~reg0.ENA
over => dataout[16]~reg0.ENA
over => dataout[15]~reg0.ENA
over => dataout[14]~reg0.ENA
over => dataout[13]~reg0.ENA
over => dataout[12]~reg0.ENA
over => dataout[11]~reg0.ENA
over => dataout[10]~reg0.ENA
over => dataout[9]~reg0.ENA
over => dataout[8]~reg0.ENA
over => dataout[7]~reg0.ENA
over => dataout[6]~reg0.ENA
over => dataout[5]~reg0.ENA
over => dataout[4]~reg0.ENA
over => dataout[3]~reg0.ENA
over => dataout[2]~reg0.ENA
over => dataout[1]~reg0.ENA
over => dataout[0]~reg0.ENA
overout <= overout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|meanfilter:inst26
datain[0] => data1[0].DATAIN
datain[1] => data1[1].DATAIN
datain[2] => data1[2].DATAIN
datain[3] => data1[3].DATAIN
datain[4] => data1[4].DATAIN
datain[5] => data1[5].DATAIN
datain[6] => data1[6].DATAIN
datain[7] => data1[7].DATAIN
datain[8] => data1[8].DATAIN
datain[9] => data1[9].DATAIN
datain[10] => data1[10].DATAIN
datain[11] => data1[11].DATAIN
datain[12] => data1[12].DATAIN
datain[13] => data1[13].DATAIN
datain[14] => data1[14].DATAIN
datain[15] => data1[15].DATAIN
datain[16] => data1[16].DATAIN
datain[17] => data1[17].DATAIN
datain[18] => data1[18].DATAIN
datain[19] => data1[19].DATAIN
datain[20] => data1[20].DATAIN
datain[21] => data1[21].DATAIN
datain[22] => data1[22].DATAIN
datain[23] => data1[23].DATAIN
datain[24] => data1[24].DATAIN
datain[25] => data1[25].DATAIN
datain[26] => data1[26].DATAIN
datain[27] => data1[27].DATAIN
datain[28] => data1[28].DATAIN
datain[29] => data1[29].DATAIN
datain[30] => data1[30].DATAIN
datain[31] => data1[31].DATAIN
enable => always0.IN1
enable => over.OUTPUTSELECT
rst_n => data8[0].ACLR
rst_n => data8[1].ACLR
rst_n => data8[2].ACLR
rst_n => data8[3].ACLR
rst_n => data8[4].ACLR
rst_n => data8[5].ACLR
rst_n => data8[6].ACLR
rst_n => data8[7].ACLR
rst_n => data8[8].ACLR
rst_n => data8[9].ACLR
rst_n => data8[10].ACLR
rst_n => data8[11].ACLR
rst_n => data8[12].ACLR
rst_n => data8[13].ACLR
rst_n => data8[14].ACLR
rst_n => data8[15].ACLR
rst_n => data8[16].ACLR
rst_n => data8[17].ACLR
rst_n => data8[18].ACLR
rst_n => data8[19].ACLR
rst_n => data8[20].ACLR
rst_n => data8[21].ACLR
rst_n => data8[22].ACLR
rst_n => data8[23].ACLR
rst_n => data8[24].ACLR
rst_n => data8[25].ACLR
rst_n => data8[26].ACLR
rst_n => data8[27].ACLR
rst_n => data8[28].ACLR
rst_n => data8[29].ACLR
rst_n => data8[30].ACLR
rst_n => data8[31].ACLR
rst_n => data7[0].ACLR
rst_n => data7[1].ACLR
rst_n => data7[2].ACLR
rst_n => data7[3].ACLR
rst_n => data7[4].ACLR
rst_n => data7[5].ACLR
rst_n => data7[6].ACLR
rst_n => data7[7].ACLR
rst_n => data7[8].ACLR
rst_n => data7[9].ACLR
rst_n => data7[10].ACLR
rst_n => data7[11].ACLR
rst_n => data7[12].ACLR
rst_n => data7[13].ACLR
rst_n => data7[14].ACLR
rst_n => data7[15].ACLR
rst_n => data7[16].ACLR
rst_n => data7[17].ACLR
rst_n => data7[18].ACLR
rst_n => data7[19].ACLR
rst_n => data7[20].ACLR
rst_n => data7[21].ACLR
rst_n => data7[22].ACLR
rst_n => data7[23].ACLR
rst_n => data7[24].ACLR
rst_n => data7[25].ACLR
rst_n => data7[26].ACLR
rst_n => data7[27].ACLR
rst_n => data7[28].ACLR
rst_n => data7[29].ACLR
rst_n => data7[30].ACLR
rst_n => data7[31].ACLR
rst_n => data6[0].ACLR
rst_n => data6[1].ACLR
rst_n => data6[2].ACLR
rst_n => data6[3].ACLR
rst_n => data6[4].ACLR
rst_n => data6[5].ACLR
rst_n => data6[6].ACLR
rst_n => data6[7].ACLR
rst_n => data6[8].ACLR
rst_n => data6[9].ACLR
rst_n => data6[10].ACLR
rst_n => data6[11].ACLR
rst_n => data6[12].ACLR
rst_n => data6[13].ACLR
rst_n => data6[14].ACLR
rst_n => data6[15].ACLR
rst_n => data6[16].ACLR
rst_n => data6[17].ACLR
rst_n => data6[18].ACLR
rst_n => data6[19].ACLR
rst_n => data6[20].ACLR
rst_n => data6[21].ACLR
rst_n => data6[22].ACLR
rst_n => data6[23].ACLR
rst_n => data6[24].ACLR
rst_n => data6[25].ACLR
rst_n => data6[26].ACLR
rst_n => data6[27].ACLR
rst_n => data6[28].ACLR
rst_n => data6[29].ACLR
rst_n => data6[30].ACLR
rst_n => data6[31].ACLR
rst_n => data5[0].ACLR
rst_n => data5[1].ACLR
rst_n => data5[2].ACLR
rst_n => data5[3].ACLR
rst_n => data5[4].ACLR
rst_n => data5[5].ACLR
rst_n => data5[6].ACLR
rst_n => data5[7].ACLR
rst_n => data5[8].ACLR
rst_n => data5[9].ACLR
rst_n => data5[10].ACLR
rst_n => data5[11].ACLR
rst_n => data5[12].ACLR
rst_n => data5[13].ACLR
rst_n => data5[14].ACLR
rst_n => data5[15].ACLR
rst_n => data5[16].ACLR
rst_n => data5[17].ACLR
rst_n => data5[18].ACLR
rst_n => data5[19].ACLR
rst_n => data5[20].ACLR
rst_n => data5[21].ACLR
rst_n => data5[22].ACLR
rst_n => data5[23].ACLR
rst_n => data5[24].ACLR
rst_n => data5[25].ACLR
rst_n => data5[26].ACLR
rst_n => data5[27].ACLR
rst_n => data5[28].ACLR
rst_n => data5[29].ACLR
rst_n => data5[30].ACLR
rst_n => data5[31].ACLR
rst_n => data4[0].ACLR
rst_n => data4[1].ACLR
rst_n => data4[2].ACLR
rst_n => data4[3].ACLR
rst_n => data4[4].ACLR
rst_n => data4[5].ACLR
rst_n => data4[6].ACLR
rst_n => data4[7].ACLR
rst_n => data4[8].ACLR
rst_n => data4[9].ACLR
rst_n => data4[10].ACLR
rst_n => data4[11].ACLR
rst_n => data4[12].ACLR
rst_n => data4[13].ACLR
rst_n => data4[14].ACLR
rst_n => data4[15].ACLR
rst_n => data4[16].ACLR
rst_n => data4[17].ACLR
rst_n => data4[18].ACLR
rst_n => data4[19].ACLR
rst_n => data4[20].ACLR
rst_n => data4[21].ACLR
rst_n => data4[22].ACLR
rst_n => data4[23].ACLR
rst_n => data4[24].ACLR
rst_n => data4[25].ACLR
rst_n => data4[26].ACLR
rst_n => data4[27].ACLR
rst_n => data4[28].ACLR
rst_n => data4[29].ACLR
rst_n => data4[30].ACLR
rst_n => data4[31].ACLR
rst_n => data3[0].ACLR
rst_n => data3[1].ACLR
rst_n => data3[2].ACLR
rst_n => data3[3].ACLR
rst_n => data3[4].ACLR
rst_n => data3[5].ACLR
rst_n => data3[6].ACLR
rst_n => data3[7].ACLR
rst_n => data3[8].ACLR
rst_n => data3[9].ACLR
rst_n => data3[10].ACLR
rst_n => data3[11].ACLR
rst_n => data3[12].ACLR
rst_n => data3[13].ACLR
rst_n => data3[14].ACLR
rst_n => data3[15].ACLR
rst_n => data3[16].ACLR
rst_n => data3[17].ACLR
rst_n => data3[18].ACLR
rst_n => data3[19].ACLR
rst_n => data3[20].ACLR
rst_n => data3[21].ACLR
rst_n => data3[22].ACLR
rst_n => data3[23].ACLR
rst_n => data3[24].ACLR
rst_n => data3[25].ACLR
rst_n => data3[26].ACLR
rst_n => data3[27].ACLR
rst_n => data3[28].ACLR
rst_n => data3[29].ACLR
rst_n => data3[30].ACLR
rst_n => data3[31].ACLR
rst_n => data2[0].ACLR
rst_n => data2[1].ACLR
rst_n => data2[2].ACLR
rst_n => data2[3].ACLR
rst_n => data2[4].ACLR
rst_n => data2[5].ACLR
rst_n => data2[6].ACLR
rst_n => data2[7].ACLR
rst_n => data2[8].ACLR
rst_n => data2[9].ACLR
rst_n => data2[10].ACLR
rst_n => data2[11].ACLR
rst_n => data2[12].ACLR
rst_n => data2[13].ACLR
rst_n => data2[14].ACLR
rst_n => data2[15].ACLR
rst_n => data2[16].ACLR
rst_n => data2[17].ACLR
rst_n => data2[18].ACLR
rst_n => data2[19].ACLR
rst_n => data2[20].ACLR
rst_n => data2[21].ACLR
rst_n => data2[22].ACLR
rst_n => data2[23].ACLR
rst_n => data2[24].ACLR
rst_n => data2[25].ACLR
rst_n => data2[26].ACLR
rst_n => data2[27].ACLR
rst_n => data2[28].ACLR
rst_n => data2[29].ACLR
rst_n => data2[30].ACLR
rst_n => data2[31].ACLR
rst_n => data1[0].ACLR
rst_n => data1[1].ACLR
rst_n => data1[2].ACLR
rst_n => data1[3].ACLR
rst_n => data1[4].ACLR
rst_n => data1[5].ACLR
rst_n => data1[6].ACLR
rst_n => data1[7].ACLR
rst_n => data1[8].ACLR
rst_n => data1[9].ACLR
rst_n => data1[10].ACLR
rst_n => data1[11].ACLR
rst_n => data1[12].ACLR
rst_n => data1[13].ACLR
rst_n => data1[14].ACLR
rst_n => data1[15].ACLR
rst_n => data1[16].ACLR
rst_n => data1[17].ACLR
rst_n => data1[18].ACLR
rst_n => data1[19].ACLR
rst_n => data1[20].ACLR
rst_n => data1[21].ACLR
rst_n => data1[22].ACLR
rst_n => data1[23].ACLR
rst_n => data1[24].ACLR
rst_n => data1[25].ACLR
rst_n => data1[26].ACLR
rst_n => data1[27].ACLR
rst_n => data1[28].ACLR
rst_n => data1[29].ACLR
rst_n => data1[30].ACLR
rst_n => data1[31].ACLR
rst_n => over~reg0.ENA
clk => over~reg0.CLK
clk => data8[0].CLK
clk => data8[1].CLK
clk => data8[2].CLK
clk => data8[3].CLK
clk => data8[4].CLK
clk => data8[5].CLK
clk => data8[6].CLK
clk => data8[7].CLK
clk => data8[8].CLK
clk => data8[9].CLK
clk => data8[10].CLK
clk => data8[11].CLK
clk => data8[12].CLK
clk => data8[13].CLK
clk => data8[14].CLK
clk => data8[15].CLK
clk => data8[16].CLK
clk => data8[17].CLK
clk => data8[18].CLK
clk => data8[19].CLK
clk => data8[20].CLK
clk => data8[21].CLK
clk => data8[22].CLK
clk => data8[23].CLK
clk => data8[24].CLK
clk => data8[25].CLK
clk => data8[26].CLK
clk => data8[27].CLK
clk => data8[28].CLK
clk => data8[29].CLK
clk => data8[30].CLK
clk => data8[31].CLK
clk => data7[0].CLK
clk => data7[1].CLK
clk => data7[2].CLK
clk => data7[3].CLK
clk => data7[4].CLK
clk => data7[5].CLK
clk => data7[6].CLK
clk => data7[7].CLK
clk => data7[8].CLK
clk => data7[9].CLK
clk => data7[10].CLK
clk => data7[11].CLK
clk => data7[12].CLK
clk => data7[13].CLK
clk => data7[14].CLK
clk => data7[15].CLK
clk => data7[16].CLK
clk => data7[17].CLK
clk => data7[18].CLK
clk => data7[19].CLK
clk => data7[20].CLK
clk => data7[21].CLK
clk => data7[22].CLK
clk => data7[23].CLK
clk => data7[24].CLK
clk => data7[25].CLK
clk => data7[26].CLK
clk => data7[27].CLK
clk => data7[28].CLK
clk => data7[29].CLK
clk => data7[30].CLK
clk => data7[31].CLK
clk => data6[0].CLK
clk => data6[1].CLK
clk => data6[2].CLK
clk => data6[3].CLK
clk => data6[4].CLK
clk => data6[5].CLK
clk => data6[6].CLK
clk => data6[7].CLK
clk => data6[8].CLK
clk => data6[9].CLK
clk => data6[10].CLK
clk => data6[11].CLK
clk => data6[12].CLK
clk => data6[13].CLK
clk => data6[14].CLK
clk => data6[15].CLK
clk => data6[16].CLK
clk => data6[17].CLK
clk => data6[18].CLK
clk => data6[19].CLK
clk => data6[20].CLK
clk => data6[21].CLK
clk => data6[22].CLK
clk => data6[23].CLK
clk => data6[24].CLK
clk => data6[25].CLK
clk => data6[26].CLK
clk => data6[27].CLK
clk => data6[28].CLK
clk => data6[29].CLK
clk => data6[30].CLK
clk => data6[31].CLK
clk => data5[0].CLK
clk => data5[1].CLK
clk => data5[2].CLK
clk => data5[3].CLK
clk => data5[4].CLK
clk => data5[5].CLK
clk => data5[6].CLK
clk => data5[7].CLK
clk => data5[8].CLK
clk => data5[9].CLK
clk => data5[10].CLK
clk => data5[11].CLK
clk => data5[12].CLK
clk => data5[13].CLK
clk => data5[14].CLK
clk => data5[15].CLK
clk => data5[16].CLK
clk => data5[17].CLK
clk => data5[18].CLK
clk => data5[19].CLK
clk => data5[20].CLK
clk => data5[21].CLK
clk => data5[22].CLK
clk => data5[23].CLK
clk => data5[24].CLK
clk => data5[25].CLK
clk => data5[26].CLK
clk => data5[27].CLK
clk => data5[28].CLK
clk => data5[29].CLK
clk => data5[30].CLK
clk => data5[31].CLK
clk => data4[0].CLK
clk => data4[1].CLK
clk => data4[2].CLK
clk => data4[3].CLK
clk => data4[4].CLK
clk => data4[5].CLK
clk => data4[6].CLK
clk => data4[7].CLK
clk => data4[8].CLK
clk => data4[9].CLK
clk => data4[10].CLK
clk => data4[11].CLK
clk => data4[12].CLK
clk => data4[13].CLK
clk => data4[14].CLK
clk => data4[15].CLK
clk => data4[16].CLK
clk => data4[17].CLK
clk => data4[18].CLK
clk => data4[19].CLK
clk => data4[20].CLK
clk => data4[21].CLK
clk => data4[22].CLK
clk => data4[23].CLK
clk => data4[24].CLK
clk => data4[25].CLK
clk => data4[26].CLK
clk => data4[27].CLK
clk => data4[28].CLK
clk => data4[29].CLK
clk => data4[30].CLK
clk => data4[31].CLK
clk => data3[0].CLK
clk => data3[1].CLK
clk => data3[2].CLK
clk => data3[3].CLK
clk => data3[4].CLK
clk => data3[5].CLK
clk => data3[6].CLK
clk => data3[7].CLK
clk => data3[8].CLK
clk => data3[9].CLK
clk => data3[10].CLK
clk => data3[11].CLK
clk => data3[12].CLK
clk => data3[13].CLK
clk => data3[14].CLK
clk => data3[15].CLK
clk => data3[16].CLK
clk => data3[17].CLK
clk => data3[18].CLK
clk => data3[19].CLK
clk => data3[20].CLK
clk => data3[21].CLK
clk => data3[22].CLK
clk => data3[23].CLK
clk => data3[24].CLK
clk => data3[25].CLK
clk => data3[26].CLK
clk => data3[27].CLK
clk => data3[28].CLK
clk => data3[29].CLK
clk => data3[30].CLK
clk => data3[31].CLK
clk => data2[0].CLK
clk => data2[1].CLK
clk => data2[2].CLK
clk => data2[3].CLK
clk => data2[4].CLK
clk => data2[5].CLK
clk => data2[6].CLK
clk => data2[7].CLK
clk => data2[8].CLK
clk => data2[9].CLK
clk => data2[10].CLK
clk => data2[11].CLK
clk => data2[12].CLK
clk => data2[13].CLK
clk => data2[14].CLK
clk => data2[15].CLK
clk => data2[16].CLK
clk => data2[17].CLK
clk => data2[18].CLK
clk => data2[19].CLK
clk => data2[20].CLK
clk => data2[21].CLK
clk => data2[22].CLK
clk => data2[23].CLK
clk => data2[24].CLK
clk => data2[25].CLK
clk => data2[26].CLK
clk => data2[27].CLK
clk => data2[28].CLK
clk => data2[29].CLK
clk => data2[30].CLK
clk => data2[31].CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
dataout[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
over <= over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|code_mt:inst8
clk => DoutM[0]~reg0.CLK
clk => DoutM[1]~reg0.CLK
clk => DoutM[2]~reg0.CLK
clk => DoutM[3]~reg0.CLK
clk => DoutM[4]~reg0.CLK
clk => DoutM[5]~reg0.CLK
clk => DoutM[6]~reg0.CLK
clk => DoutM[7]~reg0.CLK
clk => DoutM[8]~reg0.CLK
clk => DoutM[9]~reg0.CLK
clk => DoutM[10]~reg0.CLK
clk => DoutM[11]~reg0.CLK
clk => DoutM[12]~reg0.CLK
clk => DoutM[13]~reg0.CLK
clk => DoutM[14]~reg0.CLK
clk => DoutM[15]~reg0.CLK
clk => DoutM[16]~reg0.CLK
clk => DoutM[17]~reg0.CLK
clk => DoutM[18]~reg0.CLK
clk => DoutM[19]~reg0.CLK
clk => DoutM[20]~reg0.CLK
clk => DoutM[21]~reg0.CLK
clk => DoutM[22]~reg0.CLK
clk => DoutM[23]~reg0.CLK
clk => DoutM[24]~reg0.CLK
clk => DoutM[25]~reg0.CLK
clk => DoutM[26]~reg0.CLK
clk => DoutM[27]~reg0.CLK
clk => DoutM[28]~reg0.CLK
clk => DoutM[29]~reg0.CLK
clk => DoutM[30]~reg0.CLK
clk => DoutM[31]~reg0.CLK
clk => countreg1[0].CLK
clk => countreg1[1].CLK
clk => countreg1[2].CLK
clk => countreg1[3].CLK
clk => countreg1[4].CLK
clk => countreg1[5].CLK
clk => countreg1[6].CLK
clk => countreg1[7].CLK
clk => countreg1[8].CLK
clk => countreg1[9].CLK
clk => countreg1[10].CLK
clk => countreg1[11].CLK
clk => countreg1[12].CLK
clk => countreg1[13].CLK
clk => countreg1[14].CLK
clk => countreg1[15].CLK
clk => countreg1[16].CLK
clk => countreg1[17].CLK
clk => countreg1[18].CLK
clk => countreg1[19].CLK
clk => countreg1[20].CLK
clk => countreg1[21].CLK
clk => countreg1[22].CLK
clk => countreg1[23].CLK
clk => countreg1[24].CLK
clk => countreg1[25].CLK
clk => countreg1[26].CLK
clk => countreg1[27].CLK
clk => countreg1[28].CLK
clk => countreg1[29].CLK
clk => countreg1[30].CLK
clk => countreg1[31].CLK
clk => Dout1[0].CLK
clk => Dout1[1].CLK
clk => Dout1[2].CLK
clk => Dout1[3].CLK
clk => Dout1[4].CLK
clk => Dout1[5].CLK
clk => Dout1[6].CLK
clk => Dout1[7].CLK
clk => Dout1[8].CLK
clk => Dout1[9].CLK
clk => Dout1[10].CLK
clk => Dout1[11].CLK
clk => Dout1[12].CLK
clk => Dout1[13].CLK
clk => Dout1[14].CLK
clk => Dout1[15].CLK
clk => Dout1[16].CLK
clk => Dout1[17].CLK
clk => Dout1[18].CLK
clk => Dout1[19].CLK
clk => Dout1[20].CLK
clk => Dout1[21].CLK
clk => Dout1[22].CLK
clk => Dout1[23].CLK
clk => Dout1[24].CLK
clk => Dout1[25].CLK
clk => Dout1[26].CLK
clk => Dout1[27].CLK
clk => Dout1[28].CLK
clk => Dout1[29].CLK
clk => Dout1[30].CLK
clk => Dout1[31].CLK
clk => countreg[0].CLK
clk => countreg[1].CLK
clk => countreg[2].CLK
clk => countreg[3].CLK
clk => countreg[4].CLK
clk => countreg[5].CLK
clk => countreg[6].CLK
clk => countreg[7].CLK
clk => countreg[8].CLK
clk => countreg[9].CLK
clk => countreg[10].CLK
clk => countreg[11].CLK
clk => countreg[12].CLK
clk => countreg[13].CLK
clk => countreg[14].CLK
clk => countreg[15].CLK
clk => countreg[16].CLK
clk => countreg[17].CLK
clk => countreg[18].CLK
clk => countreg[19].CLK
clk => countreg[20].CLK
clk => countreg[21].CLK
clk => countreg[22].CLK
clk => countreg[23].CLK
clk => countreg[24].CLK
clk => countreg[25].CLK
clk => countreg[26].CLK
clk => countreg[27].CLK
clk => countreg[28].CLK
clk => countreg[29].CLK
clk => countreg[30].CLK
clk => countreg[31].CLK
clk => count1[0].CLK
clk => count1[1].CLK
clk => count1[2].CLK
clk => count1[3].CLK
clk => count1[4].CLK
clk => count1[5].CLK
clk => count1[6].CLK
clk => count1[7].CLK
clk => count1[8].CLK
clk => count1[9].CLK
clk => count1[10].CLK
clk => count1[11].CLK
clk => count1[12].CLK
clk => count1[13].CLK
clk => count1[14].CLK
clk => count1[15].CLK
clk => count1[16].CLK
clk => count1[17].CLK
clk => count1[18].CLK
clk => count1[19].CLK
clk => count1[20].CLK
clk => count1[21].CLK
clk => count1[22].CLK
clk => count1[23].CLK
clk => count1[24].CLK
clk => count1[25].CLK
clk => count1[26].CLK
clk => count1[27].CLK
clk => count1[28].CLK
clk => count1[29].CLK
clk => count1[30].CLK
clk => count1[31].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
clk => Dout[16]~reg0.CLK
clk => Dout[17]~reg0.CLK
clk => Dout[18]~reg0.CLK
clk => Dout[19]~reg0.CLK
clk => Dout[20]~reg0.CLK
clk => Dout[21]~reg0.CLK
clk => Dout[22]~reg0.CLK
clk => Dout[23]~reg0.CLK
clk => Dout[24]~reg0.CLK
clk => Dout[25]~reg0.CLK
clk => Dout[26]~reg0.CLK
clk => Dout[27]~reg0.CLK
clk => Dout[28]~reg0.CLK
clk => Dout[29]~reg0.CLK
clk => Dout[30]~reg0.CLK
clk => Dout[31]~reg0.CLK
clk => LastSigB.CLK
clk => LastSigA.CLK
clk => ClkOut.CLK
clk => DirOut.CLK
rst_n => DirOut.OUTPUTSELECT
rst_n => LastSigB.ENA
rst_n => LastSigA.ENA
rst_n => ClkOut.ENA
SigA => always0.IN1
SigA => always0.IN1
SigA => LastSigA.DATAIN
SigB => always0.IN1
SigB => always0.IN1
SigB => DirOut.DATAB
SigB => LastSigB.DATAIN
Start => always1.IN1
Clr => countreg1[0].ACLR
Clr => countreg1[1].ACLR
Clr => countreg1[2].ACLR
Clr => countreg1[3].ACLR
Clr => countreg1[4].ACLR
Clr => countreg1[5].ACLR
Clr => countreg1[6].ACLR
Clr => countreg1[7].ACLR
Clr => countreg1[8].ACLR
Clr => countreg1[9].ACLR
Clr => countreg1[10].ACLR
Clr => countreg1[11].ACLR
Clr => countreg1[12].ACLR
Clr => countreg1[13].ACLR
Clr => countreg1[14].ACLR
Clr => countreg1[15].ACLR
Clr => countreg1[16].ACLR
Clr => countreg1[17].ACLR
Clr => countreg1[18].ACLR
Clr => countreg1[19].ACLR
Clr => countreg1[20].ACLR
Clr => countreg1[21].ACLR
Clr => countreg1[22].ACLR
Clr => countreg1[23].ACLR
Clr => countreg1[24].ACLR
Clr => countreg1[25].ACLR
Clr => countreg1[26].ACLR
Clr => countreg1[27].ACLR
Clr => countreg1[28].ACLR
Clr => countreg1[29].ACLR
Clr => countreg1[30].ACLR
Clr => countreg1[31].ACLR
Clr => Dout1[0].ACLR
Clr => Dout1[1].ACLR
Clr => Dout1[2].ACLR
Clr => Dout1[3].ACLR
Clr => Dout1[4].ACLR
Clr => Dout1[5].ACLR
Clr => Dout1[6].ACLR
Clr => Dout1[7].ACLR
Clr => Dout1[8].ACLR
Clr => Dout1[9].ACLR
Clr => Dout1[10].ACLR
Clr => Dout1[11].ACLR
Clr => Dout1[12].ACLR
Clr => Dout1[13].ACLR
Clr => Dout1[14].ACLR
Clr => Dout1[15].ACLR
Clr => Dout1[16].ACLR
Clr => Dout1[17].ACLR
Clr => Dout1[18].ACLR
Clr => Dout1[19].ACLR
Clr => Dout1[20].ACLR
Clr => Dout1[21].ACLR
Clr => Dout1[22].ACLR
Clr => Dout1[23].ACLR
Clr => Dout1[24].ACLR
Clr => Dout1[25].ACLR
Clr => Dout1[26].ACLR
Clr => Dout1[27].ACLR
Clr => Dout1[28].ACLR
Clr => Dout1[29].ACLR
Clr => Dout1[30].ACLR
Clr => Dout1[31].ACLR
Clr => count1[0].ACLR
Clr => count1[1].ACLR
Clr => count1[2].ACLR
Clr => count1[3].ACLR
Clr => count1[4].ACLR
Clr => count1[5].ACLR
Clr => count1[6].ACLR
Clr => count1[7].ACLR
Clr => count1[8].ACLR
Clr => count1[9].ACLR
Clr => count1[10].ACLR
Clr => count1[11].ACLR
Clr => count1[12].ACLR
Clr => count1[13].ACLR
Clr => count1[14].ACLR
Clr => count1[15].ACLR
Clr => count1[16].ACLR
Clr => count1[17].ACLR
Clr => count1[18].ACLR
Clr => count1[19].ACLR
Clr => count1[20].ACLR
Clr => count1[21].ACLR
Clr => count1[22].ACLR
Clr => count1[23].ACLR
Clr => count1[24].ACLR
Clr => count1[25].ACLR
Clr => count1[26].ACLR
Clr => count1[27].ACLR
Clr => count1[28].ACLR
Clr => count1[29].ACLR
Clr => count1[30].ACLR
Clr => count1[31].ACLR
Clr => Dout[0]~reg0.ACLR
Clr => Dout[1]~reg0.ACLR
Clr => Dout[2]~reg0.ACLR
Clr => Dout[3]~reg0.ACLR
Clr => Dout[4]~reg0.ACLR
Clr => Dout[5]~reg0.ACLR
Clr => Dout[6]~reg0.ACLR
Clr => Dout[7]~reg0.ACLR
Clr => Dout[8]~reg0.ACLR
Clr => Dout[9]~reg0.ACLR
Clr => Dout[10]~reg0.ACLR
Clr => Dout[11]~reg0.ACLR
Clr => Dout[12]~reg0.ACLR
Clr => Dout[13]~reg0.ACLR
Clr => Dout[14]~reg0.ACLR
Clr => Dout[15]~reg0.ACLR
Clr => Dout[16]~reg0.ACLR
Clr => Dout[17]~reg0.ACLR
Clr => Dout[18]~reg0.ACLR
Clr => Dout[19]~reg0.ACLR
Clr => Dout[20]~reg0.ACLR
Clr => Dout[21]~reg0.ACLR
Clr => Dout[22]~reg0.ACLR
Clr => Dout[23]~reg0.ACLR
Clr => Dout[24]~reg0.ACLR
Clr => Dout[25]~reg0.ACLR
Clr => Dout[26]~reg0.ACLR
Clr => Dout[27]~reg0.ACLR
Clr => Dout[28]~reg0.ACLR
Clr => Dout[29]~reg0.ACLR
Clr => Dout[30]~reg0.ACLR
Clr => Dout[31]~reg0.ACLR
Clr => DoutM[0]~reg0.ENA
Clr => count[31].ENA
Clr => count[30].ENA
Clr => count[29].ENA
Clr => count[28].ENA
Clr => count[27].ENA
Clr => count[26].ENA
Clr => count[25].ENA
Clr => count[24].ENA
Clr => count[23].ENA
Clr => count[22].ENA
Clr => count[21].ENA
Clr => count[20].ENA
Clr => count[19].ENA
Clr => count[18].ENA
Clr => count[17].ENA
Clr => count[16].ENA
Clr => count[15].ENA
Clr => count[14].ENA
Clr => count[13].ENA
Clr => count[12].ENA
Clr => count[11].ENA
Clr => count[10].ENA
Clr => count[9].ENA
Clr => count[8].ENA
Clr => count[7].ENA
Clr => count[6].ENA
Clr => count[5].ENA
Clr => count[4].ENA
Clr => count[3].ENA
Clr => count[2].ENA
Clr => count[1].ENA
Clr => count[0].ENA
Clr => countreg[31].ENA
Clr => countreg[30].ENA
Clr => countreg[29].ENA
Clr => countreg[28].ENA
Clr => countreg[27].ENA
Clr => countreg[26].ENA
Clr => countreg[25].ENA
Clr => countreg[24].ENA
Clr => countreg[23].ENA
Clr => countreg[22].ENA
Clr => countreg[21].ENA
Clr => countreg[20].ENA
Clr => countreg[19].ENA
Clr => countreg[18].ENA
Clr => countreg[17].ENA
Clr => countreg[16].ENA
Clr => countreg[15].ENA
Clr => countreg[14].ENA
Clr => countreg[13].ENA
Clr => countreg[12].ENA
Clr => countreg[11].ENA
Clr => countreg[10].ENA
Clr => countreg[9].ENA
Clr => countreg[8].ENA
Clr => countreg[7].ENA
Clr => countreg[6].ENA
Clr => countreg[5].ENA
Clr => countreg[4].ENA
Clr => countreg[3].ENA
Clr => countreg[2].ENA
Clr => countreg[1].ENA
Clr => countreg[0].ENA
Clr => DoutM[31]~reg0.ENA
Clr => DoutM[30]~reg0.ENA
Clr => DoutM[29]~reg0.ENA
Clr => DoutM[28]~reg0.ENA
Clr => DoutM[27]~reg0.ENA
Clr => DoutM[26]~reg0.ENA
Clr => DoutM[25]~reg0.ENA
Clr => DoutM[24]~reg0.ENA
Clr => DoutM[23]~reg0.ENA
Clr => DoutM[22]~reg0.ENA
Clr => DoutM[21]~reg0.ENA
Clr => DoutM[20]~reg0.ENA
Clr => DoutM[19]~reg0.ENA
Clr => DoutM[18]~reg0.ENA
Clr => DoutM[17]~reg0.ENA
Clr => DoutM[16]~reg0.ENA
Clr => DoutM[15]~reg0.ENA
Clr => DoutM[14]~reg0.ENA
Clr => DoutM[13]~reg0.ENA
Clr => DoutM[12]~reg0.ENA
Clr => DoutM[11]~reg0.ENA
Clr => DoutM[10]~reg0.ENA
Clr => DoutM[9]~reg0.ENA
Clr => DoutM[8]~reg0.ENA
Clr => DoutM[7]~reg0.ENA
Clr => DoutM[6]~reg0.ENA
Clr => DoutM[5]~reg0.ENA
Clr => DoutM[4]~reg0.ENA
Clr => DoutM[3]~reg0.ENA
Clr => DoutM[2]~reg0.ENA
Clr => DoutM[1]~reg0.ENA
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[0] <= DoutM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[1] <= DoutM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[2] <= DoutM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[3] <= DoutM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[4] <= DoutM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[5] <= DoutM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[6] <= DoutM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[7] <= DoutM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[8] <= DoutM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[9] <= DoutM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[10] <= DoutM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[11] <= DoutM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[12] <= DoutM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[13] <= DoutM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[14] <= DoutM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[15] <= DoutM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[16] <= DoutM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[17] <= DoutM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[18] <= DoutM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[19] <= DoutM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[20] <= DoutM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[21] <= DoutM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[22] <= DoutM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[23] <= DoutM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[24] <= DoutM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[25] <= DoutM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[26] <= DoutM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[27] <= DoutM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[28] <= DoutM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[29] <= DoutM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[30] <= DoutM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[31] <= DoutM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|one_bit_filter:inst2
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|one_bit_filter:inst3
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|code:inst22
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
clk => Dout[16]~reg0.CLK
clk => Dout[17]~reg0.CLK
clk => Dout[18]~reg0.CLK
clk => Dout[19]~reg0.CLK
clk => Dout[20]~reg0.CLK
clk => Dout[21]~reg0.CLK
clk => Dout[22]~reg0.CLK
clk => Dout[23]~reg0.CLK
clk => Dout[24]~reg0.CLK
clk => Dout[25]~reg0.CLK
clk => Dout[26]~reg0.CLK
clk => Dout[27]~reg0.CLK
clk => Dout[28]~reg0.CLK
clk => Dout[29]~reg0.CLK
clk => Dout[30]~reg0.CLK
clk => Dout[31]~reg0.CLK
clk => DoutTemp[0].CLK
clk => DoutTemp[1].CLK
clk => DoutTemp[2].CLK
clk => DoutTemp[3].CLK
clk => DoutTemp[4].CLK
clk => DoutTemp[5].CLK
clk => DoutTemp[6].CLK
clk => DoutTemp[7].CLK
clk => DoutTemp[8].CLK
clk => DoutTemp[9].CLK
clk => DoutTemp[10].CLK
clk => DoutTemp[11].CLK
clk => DoutTemp[12].CLK
clk => DoutTemp[13].CLK
clk => DoutTemp[14].CLK
clk => DoutTemp[15].CLK
clk => DoutTemp[16].CLK
clk => DoutTemp[17].CLK
clk => DoutTemp[18].CLK
clk => DoutTemp[19].CLK
clk => DoutTemp[20].CLK
clk => DoutTemp[21].CLK
clk => DoutTemp[22].CLK
clk => DoutTemp[23].CLK
clk => DoutTemp[24].CLK
clk => DoutTemp[25].CLK
clk => DoutTemp[26].CLK
clk => DoutTemp[27].CLK
clk => DoutTemp[28].CLK
clk => DoutTemp[29].CLK
clk => DoutTemp[30].CLK
clk => DoutTemp[31].CLK
clk => LastSigB.CLK
clk => LastSigA.CLK
clk => ClkOut.CLK
clk => DirOut.CLK
rst_n => DirOut.OUTPUTSELECT
rst_n => LastSigB.ENA
rst_n => LastSigA.ENA
rst_n => ClkOut.ENA
SigA => always0.IN1
SigA => always0.IN1
SigA => LastSigA.DATAIN
SigB => always0.IN1
SigB => always0.IN1
SigB => DirOut.DATAB
SigB => LastSigB.DATAIN
Start => always1.IN1
Clr => DoutTemp[0].ACLR
Clr => DoutTemp[1].ACLR
Clr => DoutTemp[2].ACLR
Clr => DoutTemp[3].ACLR
Clr => DoutTemp[4].ACLR
Clr => DoutTemp[5].ACLR
Clr => DoutTemp[6].ACLR
Clr => DoutTemp[7].ACLR
Clr => DoutTemp[8].ACLR
Clr => DoutTemp[9].ACLR
Clr => DoutTemp[10].ACLR
Clr => DoutTemp[11].ACLR
Clr => DoutTemp[12].ACLR
Clr => DoutTemp[13].ACLR
Clr => DoutTemp[14].ACLR
Clr => DoutTemp[15].ACLR
Clr => DoutTemp[16].ACLR
Clr => DoutTemp[17].ACLR
Clr => DoutTemp[18].ACLR
Clr => DoutTemp[19].ACLR
Clr => DoutTemp[20].ACLR
Clr => DoutTemp[21].ACLR
Clr => DoutTemp[22].ACLR
Clr => DoutTemp[23].ACLR
Clr => DoutTemp[24].ACLR
Clr => DoutTemp[25].ACLR
Clr => DoutTemp[26].ACLR
Clr => DoutTemp[27].ACLR
Clr => DoutTemp[28].ACLR
Clr => DoutTemp[29].ACLR
Clr => DoutTemp[30].ACLR
Clr => DoutTemp[31].ACLR
Clr => Dout[0]~reg0.ENA
Clr => Dout[31]~reg0.ENA
Clr => Dout[30]~reg0.ENA
Clr => Dout[29]~reg0.ENA
Clr => Dout[28]~reg0.ENA
Clr => Dout[27]~reg0.ENA
Clr => Dout[26]~reg0.ENA
Clr => Dout[25]~reg0.ENA
Clr => Dout[24]~reg0.ENA
Clr => Dout[23]~reg0.ENA
Clr => Dout[22]~reg0.ENA
Clr => Dout[21]~reg0.ENA
Clr => Dout[20]~reg0.ENA
Clr => Dout[19]~reg0.ENA
Clr => Dout[18]~reg0.ENA
Clr => Dout[17]~reg0.ENA
Clr => Dout[16]~reg0.ENA
Clr => Dout[15]~reg0.ENA
Clr => Dout[14]~reg0.ENA
Clr => Dout[13]~reg0.ENA
Clr => Dout[12]~reg0.ENA
Clr => Dout[11]~reg0.ENA
Clr => Dout[10]~reg0.ENA
Clr => Dout[9]~reg0.ENA
Clr => Dout[8]~reg0.ENA
Clr => Dout[7]~reg0.ENA
Clr => Dout[6]~reg0.ENA
Clr => Dout[5]~reg0.ENA
Clr => Dout[4]~reg0.ENA
Clr => Dout[3]~reg0.ENA
Clr => Dout[2]~reg0.ENA
Clr => Dout[1]~reg0.ENA
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|ADD_ver:inst10
clk => result1[0].CLK
clk => result1[1].CLK
clk => result1[2].CLK
clk => result1[3].CLK
clk => result1[4].CLK
clk => result1[5].CLK
clk => result1[6].CLK
clk => result1[7].CLK
clk => result1[8].CLK
clk => result1[9].CLK
clk => result1[10].CLK
clk => result1[11].CLK
clk => result1[12].CLK
clk => result1[13].CLK
clk => result1[14].CLK
clk => result1[15].CLK
clk => result1[16].CLK
clk => result1[17].CLK
clk => result1[18].CLK
clk => result1[19].CLK
clk => result1[20].CLK
clk => result1[21].CLK
clk => result1[22].CLK
clk => result1[23].CLK
clk => result1[24].CLK
clk => result1[25].CLK
clk => result1[26].CLK
clk => result1[27].CLK
clk => result1[28].CLK
clk => result1[29].CLK
clk => result1[30].CLK
clk => result1[31].CLK
rst_n => result1[0].ACLR
rst_n => result1[1].ACLR
rst_n => result1[2].ACLR
rst_n => result1[3].ACLR
rst_n => result1[4].ACLR
rst_n => result1[5].ACLR
rst_n => result1[6].ACLR
rst_n => result1[7].ACLR
rst_n => result1[8].ACLR
rst_n => result1[9].ACLR
rst_n => result1[10].ACLR
rst_n => result1[11].ACLR
rst_n => result1[12].ACLR
rst_n => result1[13].ACLR
rst_n => result1[14].ACLR
rst_n => result1[15].ACLR
rst_n => result1[16].ACLR
rst_n => result1[17].ACLR
rst_n => result1[18].ACLR
rst_n => result1[19].ACLR
rst_n => result1[20].ACLR
rst_n => result1[21].ACLR
rst_n => result1[22].ACLR
rst_n => result1[23].ACLR
rst_n => result1[24].ACLR
rst_n => result1[25].ACLR
rst_n => result1[26].ACLR
rst_n => result1[27].ACLR
rst_n => result1[28].ACLR
rst_n => result1[29].ACLR
rst_n => result1[30].ACLR
rst_n => result1[31].ACLR
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
delta[0] => Add0.IN32
delta[1] => Add0.IN31
delta[2] => Add0.IN30
delta[3] => Add0.IN29
delta[4] => Add0.IN28
delta[5] => Add0.IN27
delta[6] => Add0.IN26
delta[7] => Add0.IN25
delta[8] => Add0.IN24
delta[9] => Add0.IN23
delta[10] => Add0.IN22
delta[11] => Add0.IN21
delta[12] => Add0.IN20
delta[13] => Add0.IN19
delta[14] => Add0.IN18
delta[15] => Add0.IN17
delta[16] => Add0.IN16
delta[17] => Add0.IN15
delta[18] => Add0.IN14
delta[19] => Add0.IN13
delta[20] => Add0.IN12
delta[21] => Add0.IN11
delta[22] => Add0.IN10
delta[23] => Add0.IN9
delta[24] => Add0.IN8
delta[25] => Add0.IN7
delta[26] => Add0.IN6
delta[27] => Add0.IN5
delta[28] => Add0.IN4
delta[29] => Add0.IN3
delta[30] => Add0.IN2
delta[31] => Add0.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|delta_limit:inst
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => LessThan0.IN32
datain[0] => dataout.DATAA
datain[0] => LessThan1.IN32
datain[0] => dataout.DATAA
datain[0] => dataout.DATAA
datain[1] => LessThan0.IN31
datain[1] => dataout.DATAA
datain[1] => LessThan1.IN31
datain[1] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => LessThan0.IN30
datain[2] => dataout.DATAA
datain[2] => LessThan1.IN30
datain[2] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => LessThan0.IN29
datain[3] => dataout.DATAA
datain[3] => LessThan1.IN29
datain[3] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => LessThan0.IN28
datain[4] => dataout.DATAA
datain[4] => LessThan1.IN28
datain[4] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => LessThan0.IN27
datain[5] => dataout.DATAA
datain[5] => LessThan1.IN27
datain[5] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => LessThan0.IN26
datain[6] => dataout.DATAA
datain[6] => LessThan1.IN26
datain[6] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => LessThan0.IN25
datain[7] => dataout.DATAA
datain[7] => LessThan1.IN25
datain[7] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => LessThan0.IN24
datain[8] => dataout.DATAA
datain[8] => LessThan1.IN24
datain[8] => dataout.DATAA
datain[8] => dataout.DATAA
datain[9] => LessThan0.IN23
datain[9] => dataout.DATAA
datain[9] => LessThan1.IN23
datain[9] => dataout.DATAA
datain[9] => dataout.DATAA
datain[10] => LessThan0.IN22
datain[10] => dataout.DATAA
datain[10] => LessThan1.IN22
datain[10] => dataout.DATAA
datain[10] => dataout.DATAA
datain[11] => LessThan0.IN21
datain[11] => dataout.DATAA
datain[11] => LessThan1.IN21
datain[11] => dataout.DATAA
datain[11] => dataout.DATAA
datain[12] => LessThan0.IN20
datain[12] => dataout.DATAA
datain[12] => LessThan1.IN20
datain[12] => dataout.DATAA
datain[12] => dataout.DATAA
datain[13] => LessThan0.IN19
datain[13] => dataout.DATAA
datain[13] => LessThan1.IN19
datain[13] => dataout.DATAA
datain[13] => dataout.DATAA
datain[14] => LessThan0.IN18
datain[14] => dataout.DATAA
datain[14] => LessThan1.IN18
datain[14] => dataout.DATAA
datain[14] => dataout.DATAA
datain[15] => LessThan0.IN17
datain[15] => dataout.DATAA
datain[15] => LessThan1.IN17
datain[15] => dataout.DATAA
datain[15] => dataout.DATAA
datain[16] => LessThan0.IN16
datain[16] => dataout.DATAA
datain[16] => LessThan1.IN16
datain[16] => dataout.DATAA
datain[16] => dataout.DATAA
datain[17] => LessThan0.IN15
datain[17] => dataout.DATAA
datain[17] => LessThan1.IN15
datain[17] => dataout.DATAA
datain[17] => dataout.DATAA
datain[18] => LessThan0.IN14
datain[18] => dataout.DATAA
datain[18] => LessThan1.IN14
datain[18] => dataout.DATAA
datain[18] => dataout.DATAA
datain[19] => LessThan0.IN13
datain[19] => dataout.DATAA
datain[19] => LessThan1.IN13
datain[19] => dataout.DATAA
datain[19] => dataout.DATAA
datain[20] => LessThan0.IN12
datain[20] => dataout.DATAA
datain[20] => LessThan1.IN12
datain[20] => dataout.DATAA
datain[20] => dataout.DATAA
datain[21] => LessThan0.IN11
datain[21] => dataout.DATAA
datain[21] => LessThan1.IN11
datain[21] => dataout.DATAA
datain[21] => dataout.DATAA
datain[22] => LessThan0.IN10
datain[22] => dataout.DATAA
datain[22] => LessThan1.IN10
datain[22] => dataout.DATAA
datain[22] => dataout.DATAA
datain[23] => LessThan0.IN9
datain[23] => dataout.DATAA
datain[23] => LessThan1.IN9
datain[23] => dataout.DATAA
datain[23] => dataout.DATAA
datain[24] => LessThan0.IN8
datain[24] => dataout.DATAA
datain[24] => LessThan1.IN8
datain[24] => dataout.DATAA
datain[24] => dataout.DATAA
datain[25] => LessThan0.IN7
datain[25] => dataout.DATAA
datain[25] => LessThan1.IN7
datain[25] => dataout.DATAA
datain[25] => dataout.DATAA
datain[26] => LessThan0.IN6
datain[26] => dataout.DATAA
datain[26] => LessThan1.IN6
datain[26] => dataout.DATAA
datain[26] => dataout.DATAA
datain[27] => LessThan0.IN5
datain[27] => dataout.DATAA
datain[27] => LessThan1.IN5
datain[27] => dataout.DATAA
datain[27] => dataout.DATAA
datain[28] => LessThan0.IN4
datain[28] => dataout.DATAA
datain[28] => LessThan1.IN4
datain[28] => dataout.DATAA
datain[28] => dataout.DATAA
datain[29] => LessThan0.IN3
datain[29] => dataout.DATAA
datain[29] => LessThan1.IN3
datain[29] => dataout.DATAA
datain[29] => dataout.DATAA
datain[30] => LessThan0.IN2
datain[30] => dataout.DATAA
datain[30] => LessThan1.IN2
datain[30] => dataout.DATAA
datain[30] => dataout.DATAA
datain[31] => LessThan0.IN1
datain[31] => dataout.DATAA
datain[31] => LessThan1.IN1
datain[31] => dataout.DATAA
datain[31] => dataout.DATAA
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|PI_ver:inst4
clk => preError[0].CLK
clk => preError[1].CLK
clk => preError[2].CLK
clk => preError[3].CLK
clk => preError[4].CLK
clk => preError[5].CLK
clk => preError[6].CLK
clk => preError[7].CLK
clk => preError[8].CLK
clk => preError[9].CLK
clk => preError[10].CLK
clk => preError[11].CLK
clk => preError[12].CLK
clk => preError[13].CLK
clk => preError[14].CLK
clk => preError[15].CLK
clk => preError[16].CLK
clk => preError[17].CLK
clk => preError[18].CLK
clk => preError[19].CLK
clk => preError[20].CLK
clk => preError[21].CLK
clk => preError[22].CLK
clk => preError[23].CLK
clk => preError[24].CLK
clk => preError[25].CLK
clk => preError[26].CLK
clk => preError[27].CLK
clk => preError[28].CLK
clk => preError[29].CLK
clk => preError[30].CLK
clk => preError[31].CLK
clk => Error[0].CLK
clk => Error[1].CLK
clk => Error[2].CLK
clk => Error[3].CLK
clk => Error[4].CLK
clk => Error[5].CLK
clk => Error[6].CLK
clk => Error[7].CLK
clk => Error[8].CLK
clk => Error[9].CLK
clk => Error[10].CLK
clk => Error[11].CLK
clk => Error[12].CLK
clk => Error[13].CLK
clk => Error[14].CLK
clk => Error[15].CLK
clk => Error[16].CLK
clk => Error[17].CLK
clk => Error[18].CLK
clk => Error[19].CLK
clk => Error[20].CLK
clk => Error[21].CLK
clk => Error[22].CLK
clk => Error[23].CLK
clk => Error[24].CLK
clk => Error[25].CLK
clk => Error[26].CLK
clk => Error[27].CLK
clk => Error[28].CLK
clk => Error[29].CLK
clk => Error[30].CLK
clk => Error[31].CLK
clk => B_t[0].CLK
clk => B_t[1].CLK
clk => B_t[2].CLK
clk => B_t[3].CLK
clk => B_t[4].CLK
clk => B_t[5].CLK
clk => B_t[6].CLK
clk => B_t[7].CLK
clk => B_t[8].CLK
clk => B_t[9].CLK
clk => B_t[10].CLK
clk => B_t[11].CLK
clk => B_t[12].CLK
clk => B_t[13].CLK
clk => B_t[14].CLK
clk => B_t[15].CLK
clk => B_t[16].CLK
clk => B_t[17].CLK
clk => B_t[18].CLK
clk => B_t[19].CLK
clk => B_t[20].CLK
clk => B_t[21].CLK
clk => B_t[22].CLK
clk => B_t[23].CLK
clk => B_t[24].CLK
clk => B_t[25].CLK
clk => B_t[26].CLK
clk => B_t[27].CLK
clk => B_t[28].CLK
clk => B_t[29].CLK
clk => B_t[30].CLK
clk => B_t[31].CLK
clk => A_t[0].CLK
clk => A_t[1].CLK
clk => A_t[2].CLK
clk => A_t[3].CLK
clk => A_t[4].CLK
clk => A_t[5].CLK
clk => A_t[6].CLK
clk => A_t[7].CLK
clk => A_t[8].CLK
clk => A_t[9].CLK
clk => A_t[10].CLK
clk => A_t[11].CLK
clk => A_t[12].CLK
clk => A_t[13].CLK
clk => A_t[14].CLK
clk => A_t[15].CLK
clk => A_t[16].CLK
clk => A_t[17].CLK
clk => A_t[18].CLK
clk => A_t[19].CLK
clk => A_t[20].CLK
clk => A_t[21].CLK
clk => A_t[22].CLK
clk => A_t[23].CLK
clk => A_t[24].CLK
clk => A_t[25].CLK
clk => A_t[26].CLK
clk => A_t[27].CLK
clk => A_t[28].CLK
clk => A_t[29].CLK
clk => A_t[30].CLK
clk => A_t[31].CLK
rst_n => preError[0].ACLR
rst_n => preError[1].ACLR
rst_n => preError[2].ACLR
rst_n => preError[3].ACLR
rst_n => preError[4].ACLR
rst_n => preError[5].ACLR
rst_n => preError[6].ACLR
rst_n => preError[7].ACLR
rst_n => preError[8].ACLR
rst_n => preError[9].ACLR
rst_n => preError[10].ACLR
rst_n => preError[11].ACLR
rst_n => preError[12].ACLR
rst_n => preError[13].ACLR
rst_n => preError[14].ACLR
rst_n => preError[15].ACLR
rst_n => preError[16].ACLR
rst_n => preError[17].ACLR
rst_n => preError[18].ACLR
rst_n => preError[19].ACLR
rst_n => preError[20].ACLR
rst_n => preError[21].ACLR
rst_n => preError[22].ACLR
rst_n => preError[23].ACLR
rst_n => preError[24].ACLR
rst_n => preError[25].ACLR
rst_n => preError[26].ACLR
rst_n => preError[27].ACLR
rst_n => preError[28].ACLR
rst_n => preError[29].ACLR
rst_n => preError[30].ACLR
rst_n => preError[31].ACLR
rst_n => Error[0].ACLR
rst_n => Error[1].ACLR
rst_n => Error[2].ACLR
rst_n => Error[3].ACLR
rst_n => Error[4].ACLR
rst_n => Error[5].ACLR
rst_n => Error[6].ACLR
rst_n => Error[7].ACLR
rst_n => Error[8].ACLR
rst_n => Error[9].ACLR
rst_n => Error[10].ACLR
rst_n => Error[11].ACLR
rst_n => Error[12].ACLR
rst_n => Error[13].ACLR
rst_n => Error[14].ACLR
rst_n => Error[15].ACLR
rst_n => Error[16].ACLR
rst_n => Error[17].ACLR
rst_n => Error[18].ACLR
rst_n => Error[19].ACLR
rst_n => Error[20].ACLR
rst_n => Error[21].ACLR
rst_n => Error[22].ACLR
rst_n => Error[23].ACLR
rst_n => Error[24].ACLR
rst_n => Error[25].ACLR
rst_n => Error[26].ACLR
rst_n => Error[27].ACLR
rst_n => Error[28].ACLR
rst_n => Error[29].ACLR
rst_n => Error[30].ACLR
rst_n => Error[31].ACLR
rst_n => B_t[0].ACLR
rst_n => B_t[1].PRESET
rst_n => B_t[2].ACLR
rst_n => B_t[3].ACLR
rst_n => B_t[4].PRESET
rst_n => B_t[5].ACLR
rst_n => B_t[6].PRESET
rst_n => B_t[7].PRESET
rst_n => B_t[8].ACLR
rst_n => B_t[9].ACLR
rst_n => B_t[10].ACLR
rst_n => B_t[11].ACLR
rst_n => B_t[12].ACLR
rst_n => B_t[13].ACLR
rst_n => B_t[14].ACLR
rst_n => B_t[15].ACLR
rst_n => B_t[16].ACLR
rst_n => B_t[17].ACLR
rst_n => B_t[18].ACLR
rst_n => B_t[19].ACLR
rst_n => B_t[20].ACLR
rst_n => B_t[21].ACLR
rst_n => B_t[22].ACLR
rst_n => B_t[23].ACLR
rst_n => B_t[24].ACLR
rst_n => B_t[25].ACLR
rst_n => B_t[26].ACLR
rst_n => B_t[27].ACLR
rst_n => B_t[28].ACLR
rst_n => B_t[29].ACLR
rst_n => B_t[30].ACLR
rst_n => B_t[31].ACLR
rst_n => A_t[0].ACLR
rst_n => A_t[1].ACLR
rst_n => A_t[2].ACLR
rst_n => A_t[3].PRESET
rst_n => A_t[4].ACLR
rst_n => A_t[5].PRESET
rst_n => A_t[6].PRESET
rst_n => A_t[7].ACLR
rst_n => A_t[8].PRESET
rst_n => A_t[9].ACLR
rst_n => A_t[10].ACLR
rst_n => A_t[11].ACLR
rst_n => A_t[12].ACLR
rst_n => A_t[13].ACLR
rst_n => A_t[14].ACLR
rst_n => A_t[15].ACLR
rst_n => A_t[16].ACLR
rst_n => A_t[17].ACLR
rst_n => A_t[18].ACLR
rst_n => A_t[19].ACLR
rst_n => A_t[20].ACLR
rst_n => A_t[21].ACLR
rst_n => A_t[22].ACLR
rst_n => A_t[23].ACLR
rst_n => A_t[24].ACLR
rst_n => A_t[25].ACLR
rst_n => A_t[26].ACLR
rst_n => A_t[27].ACLR
rst_n => A_t[28].ACLR
rst_n => A_t[29].ACLR
rst_n => A_t[30].ACLR
rst_n => A_t[31].ACLR
enable => preError[0].ENA
enable => Error[31].ENA
enable => Error[30].ENA
enable => Error[29].ENA
enable => Error[28].ENA
enable => Error[27].ENA
enable => Error[26].ENA
enable => Error[25].ENA
enable => Error[24].ENA
enable => Error[23].ENA
enable => Error[22].ENA
enable => Error[21].ENA
enable => Error[20].ENA
enable => Error[19].ENA
enable => Error[18].ENA
enable => Error[17].ENA
enable => Error[16].ENA
enable => Error[15].ENA
enable => Error[14].ENA
enable => Error[13].ENA
enable => Error[12].ENA
enable => Error[11].ENA
enable => Error[10].ENA
enable => Error[9].ENA
enable => Error[8].ENA
enable => Error[7].ENA
enable => Error[6].ENA
enable => Error[5].ENA
enable => Error[4].ENA
enable => Error[3].ENA
enable => Error[2].ENA
enable => Error[1].ENA
enable => Error[0].ENA
enable => preError[31].ENA
enable => preError[30].ENA
enable => preError[29].ENA
enable => preError[28].ENA
enable => preError[27].ENA
enable => preError[26].ENA
enable => preError[25].ENA
enable => preError[24].ENA
enable => preError[23].ENA
enable => preError[22].ENA
enable => preError[21].ENA
enable => preError[20].ENA
enable => preError[19].ENA
enable => preError[18].ENA
enable => preError[17].ENA
enable => preError[16].ENA
enable => preError[15].ENA
enable => preError[14].ENA
enable => preError[13].ENA
enable => preError[12].ENA
enable => preError[11].ENA
enable => preError[10].ENA
enable => preError[9].ENA
enable => preError[8].ENA
enable => preError[7].ENA
enable => preError[6].ENA
enable => preError[5].ENA
enable => preError[4].ENA
enable => preError[3].ENA
enable => preError[2].ENA
enable => preError[1].ENA
set[0] => Add0.IN64
set[1] => Add0.IN63
set[2] => Add0.IN62
set[3] => Add0.IN61
set[4] => Add0.IN60
set[5] => Add0.IN59
set[6] => Add0.IN58
set[7] => Add0.IN57
set[8] => Add0.IN56
set[9] => Add0.IN55
set[10] => Add0.IN54
set[11] => Add0.IN53
set[12] => Add0.IN52
set[13] => Add0.IN51
set[14] => Add0.IN50
set[15] => Add0.IN49
set[16] => Add0.IN48
set[17] => Add0.IN47
set[18] => Add0.IN46
set[19] => Add0.IN45
set[20] => Add0.IN44
set[21] => Add0.IN43
set[22] => Add0.IN42
set[23] => Add0.IN41
set[24] => Add0.IN40
set[25] => ~NO_FANOUT~
set[26] => ~NO_FANOUT~
set[27] => ~NO_FANOUT~
set[28] => ~NO_FANOUT~
set[29] => ~NO_FANOUT~
set[30] => ~NO_FANOUT~
set[31] => ~NO_FANOUT~
feedback[0] => Add0.IN39
feedback[1] => Add0.IN38
feedback[2] => Add0.IN37
feedback[3] => Add0.IN36
feedback[4] => Add0.IN35
feedback[5] => Add0.IN34
feedback[6] => Add0.IN33
feedback[7] => Add0.IN32
feedback[8] => Add0.IN31
feedback[9] => Add0.IN30
feedback[10] => Add0.IN29
feedback[11] => Add0.IN28
feedback[12] => Add0.IN27
feedback[13] => Add0.IN26
feedback[14] => Add0.IN25
feedback[15] => Add0.IN24
feedback[16] => Add0.IN23
feedback[17] => Add0.IN22
feedback[18] => Add0.IN21
feedback[19] => Add0.IN20
feedback[20] => Add0.IN19
feedback[21] => Add0.IN18
feedback[22] => Add0.IN17
feedback[23] => Add0.IN16
feedback[24] => Add0.IN15
feedback[25] => Add0.IN14
feedback[26] => Add0.IN13
feedback[27] => Add0.IN12
feedback[28] => Add0.IN11
feedback[29] => Add0.IN10
feedback[30] => Add0.IN9
feedback[31] => Add0.IN8
A[0] => A_t[0].DATAIN
A[1] => A_t[1].DATAIN
A[2] => A_t[2].DATAIN
A[3] => A_t[3].DATAIN
A[4] => A_t[4].DATAIN
A[5] => A_t[5].DATAIN
A[6] => A_t[6].DATAIN
A[7] => A_t[7].DATAIN
A[8] => A_t[8].DATAIN
A[9] => A_t[9].DATAIN
A[10] => A_t[10].DATAIN
A[11] => A_t[11].DATAIN
A[12] => A_t[12].DATAIN
A[13] => A_t[13].DATAIN
A[14] => A_t[14].DATAIN
A[15] => A_t[15].DATAIN
A[16] => A_t[16].DATAIN
A[17] => A_t[17].DATAIN
A[18] => A_t[18].DATAIN
A[19] => A_t[19].DATAIN
A[20] => A_t[20].DATAIN
A[21] => A_t[21].DATAIN
A[22] => A_t[22].DATAIN
A[23] => A_t[23].DATAIN
A[24] => A_t[24].DATAIN
A[25] => A_t[25].DATAIN
A[26] => A_t[26].DATAIN
A[27] => A_t[27].DATAIN
A[28] => A_t[28].DATAIN
A[29] => A_t[29].DATAIN
A[30] => A_t[30].DATAIN
A[31] => A_t[31].DATAIN
B[0] => B_t[0].DATAIN
B[1] => B_t[1].DATAIN
B[2] => B_t[2].DATAIN
B[3] => B_t[3].DATAIN
B[4] => B_t[4].DATAIN
B[5] => B_t[5].DATAIN
B[6] => B_t[6].DATAIN
B[7] => B_t[7].DATAIN
B[8] => B_t[8].DATAIN
B[9] => B_t[9].DATAIN
B[10] => B_t[10].DATAIN
B[11] => B_t[11].DATAIN
B[12] => B_t[12].DATAIN
B[13] => B_t[13].DATAIN
B[14] => B_t[14].DATAIN
B[15] => B_t[15].DATAIN
B[16] => B_t[16].DATAIN
B[17] => B_t[17].DATAIN
B[18] => B_t[18].DATAIN
B[19] => B_t[19].DATAIN
B[20] => B_t[20].DATAIN
B[21] => B_t[21].DATAIN
B[22] => B_t[22].DATAIN
B[23] => B_t[23].DATAIN
B[24] => B_t[24].DATAIN
B[25] => B_t[25].DATAIN
B[26] => B_t[26].DATAIN
B[27] => B_t[27].DATAIN
B[28] => B_t[28].DATAIN
B[29] => B_t[29].DATAIN
B[30] => B_t[30].DATAIN
B[31] => B_t[31].DATAIN
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|code_hold:inst11
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|code_hold:inst25
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst2|judgePorN:inst24
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
datain[0] => dataout.DATAA
datain[0] => Add0.IN64
datain[1] => dataout.DATAA
datain[1] => Add0.IN63
datain[2] => dataout.DATAA
datain[2] => Add0.IN62
datain[3] => dataout.DATAA
datain[3] => Add0.IN61
datain[4] => dataout.DATAA
datain[4] => Add0.IN60
datain[5] => dataout.DATAA
datain[5] => Add0.IN59
datain[6] => dataout.DATAA
datain[6] => Add0.IN58
datain[7] => dataout.DATAA
datain[7] => Add0.IN57
datain[8] => dataout.DATAA
datain[8] => Add0.IN56
datain[9] => dataout.DATAA
datain[9] => Add0.IN55
datain[10] => dataout.DATAA
datain[10] => Add0.IN54
datain[11] => dataout.DATAA
datain[11] => Add0.IN53
datain[12] => dataout.DATAA
datain[12] => Add0.IN52
datain[13] => dataout.DATAA
datain[13] => Add0.IN51
datain[14] => dataout.DATAA
datain[14] => Add0.IN50
datain[15] => dataout.DATAA
datain[15] => Add0.IN49
datain[16] => dataout.DATAA
datain[16] => Add0.IN48
datain[17] => dataout.DATAA
datain[17] => Add0.IN47
datain[18] => dataout.DATAA
datain[18] => Add0.IN46
datain[19] => dataout.DATAA
datain[19] => Add0.IN45
datain[20] => dataout.DATAA
datain[20] => Add0.IN44
datain[21] => dataout.DATAA
datain[21] => Add0.IN43
datain[22] => dataout.DATAA
datain[22] => Add0.IN42
datain[23] => dataout.DATAA
datain[23] => Add0.IN41
datain[24] => dataout.DATAA
datain[24] => Add0.IN40
datain[25] => dataout.DATAA
datain[25] => Add0.IN39
datain[26] => dataout.DATAA
datain[26] => Add0.IN38
datain[27] => dataout.DATAA
datain[27] => Add0.IN37
datain[28] => dataout.DATAA
datain[28] => Add0.IN36
datain[29] => dataout.DATAA
datain[29] => Add0.IN35
datain[30] => dataout.DATAA
datain[30] => Add0.IN34
datain[31] => dataout.DATAA
datain[31] => Add0.IN33
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT


|SMALL_V14|motorcontrol:inst2|code_hold:inst23
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3
AT <= inst1.DB_MAX_OUTPUT_PORT_TYPE
clock_in => OpenOrCloseLoop:inst27.clk
clock_in => dataprocess:inst6.clk
clock_in => controlstate:inst5.clk
clock_in => timer_ver:inst7.clk
clock_in => SwitchData:inst20.clk
clock_in => meanfilter:inst26.clk
clock_in => code_mt:inst8.clk
clock_in => one_bit_filter:inst2.clk
clock_in => one_bit_filter:inst3.clk
clock_in => code:inst22.clk
clock_in => ADD_ver:inst10.clk
clock_in => delta_limit:inst.clk
clock_in => PI_ver:inst4.clk
clock_in => code_hold:inst11.clk
clock_in => 33035:inst12.clk
clock_in => code_hold:inst25.clk
clock_in => judgePorN:inst24.clk
clock_in => code_hold:inst23.clk
reset_n => OpenOrCloseLoop:inst27.rst_n
reset_n => dataprocess:inst6.rst_n
reset_n => controlstate:inst5.rst_n
reset_n => timer_ver:inst7.rst_n
reset_n => SwitchData:inst20.rst_n
reset_n => meanfilter:inst26.rst_n
reset_n => code_mt:inst8.rst_n
reset_n => one_bit_filter:inst2.rst_n
reset_n => one_bit_filter:inst3.rst_n
reset_n => code:inst22.rst_n
reset_n => ADD_ver:inst10.rst_n
reset_n => delta_limit:inst.rst_n
reset_n => PI_ver:inst4.rst_n
reset_n => code_hold:inst11.rst_n
reset_n => 33035:inst12.rst_n
reset_n => code_hold:inst25.rst_n
reset_n => judgePorN:inst24.rst_n
reset_n => code_hold:inst23.rst_n
OpenDir => OpenOrCloseLoop:inst27.Open_dec
SigA => one_bit_filter:inst2.bit_in
SigB => one_bit_filter:inst3.bit_in
A[0] => PI_ver:inst4.A[0]
A[1] => PI_ver:inst4.A[1]
A[2] => PI_ver:inst4.A[2]
A[3] => PI_ver:inst4.A[3]
A[4] => PI_ver:inst4.A[4]
A[5] => PI_ver:inst4.A[5]
A[6] => PI_ver:inst4.A[6]
A[7] => PI_ver:inst4.A[7]
A[8] => PI_ver:inst4.A[8]
A[9] => PI_ver:inst4.A[9]
A[10] => PI_ver:inst4.A[10]
A[11] => PI_ver:inst4.A[11]
A[12] => PI_ver:inst4.A[12]
A[13] => PI_ver:inst4.A[13]
A[14] => PI_ver:inst4.A[14]
A[15] => PI_ver:inst4.A[15]
A[16] => PI_ver:inst4.A[16]
A[17] => PI_ver:inst4.A[17]
A[18] => PI_ver:inst4.A[18]
A[19] => PI_ver:inst4.A[19]
A[20] => PI_ver:inst4.A[20]
A[21] => PI_ver:inst4.A[21]
A[22] => PI_ver:inst4.A[22]
A[23] => PI_ver:inst4.A[23]
A[24] => PI_ver:inst4.A[24]
A[25] => PI_ver:inst4.A[25]
A[26] => PI_ver:inst4.A[26]
A[27] => PI_ver:inst4.A[27]
A[28] => PI_ver:inst4.A[28]
A[29] => PI_ver:inst4.A[29]
A[30] => PI_ver:inst4.A[30]
A[31] => PI_ver:inst4.A[31]
B[0] => PI_ver:inst4.B[0]
B[1] => PI_ver:inst4.B[1]
B[2] => PI_ver:inst4.B[2]
B[3] => PI_ver:inst4.B[3]
B[4] => PI_ver:inst4.B[4]
B[5] => PI_ver:inst4.B[5]
B[6] => PI_ver:inst4.B[6]
B[7] => PI_ver:inst4.B[7]
B[8] => PI_ver:inst4.B[8]
B[9] => PI_ver:inst4.B[9]
B[10] => PI_ver:inst4.B[10]
B[11] => PI_ver:inst4.B[11]
B[12] => PI_ver:inst4.B[12]
B[13] => PI_ver:inst4.B[13]
B[14] => PI_ver:inst4.B[14]
B[15] => PI_ver:inst4.B[15]
B[16] => PI_ver:inst4.B[16]
B[17] => PI_ver:inst4.B[17]
B[18] => PI_ver:inst4.B[18]
B[19] => PI_ver:inst4.B[19]
B[20] => PI_ver:inst4.B[20]
B[21] => PI_ver:inst4.B[21]
B[22] => PI_ver:inst4.B[22]
B[23] => PI_ver:inst4.B[23]
B[24] => PI_ver:inst4.B[24]
B[25] => PI_ver:inst4.B[25]
B[26] => PI_ver:inst4.B[26]
B[27] => PI_ver:inst4.B[27]
B[28] => PI_ver:inst4.B[28]
B[29] => PI_ver:inst4.B[29]
B[30] => PI_ver:inst4.B[30]
B[31] => PI_ver:inst4.B[31]
set[0] => PI_ver:inst4.set[0]
set[0] => OpenOrCloseLoop:inst27.set_Open[0]
set[1] => PI_ver:inst4.set[1]
set[1] => OpenOrCloseLoop:inst27.set_Open[1]
set[2] => PI_ver:inst4.set[2]
set[2] => OpenOrCloseLoop:inst27.set_Open[2]
set[3] => PI_ver:inst4.set[3]
set[3] => OpenOrCloseLoop:inst27.set_Open[3]
set[4] => PI_ver:inst4.set[4]
set[4] => OpenOrCloseLoop:inst27.set_Open[4]
set[5] => PI_ver:inst4.set[5]
set[5] => OpenOrCloseLoop:inst27.set_Open[5]
set[6] => PI_ver:inst4.set[6]
set[6] => OpenOrCloseLoop:inst27.set_Open[6]
set[7] => PI_ver:inst4.set[7]
set[7] => OpenOrCloseLoop:inst27.set_Open[7]
set[8] => PI_ver:inst4.set[8]
set[8] => OpenOrCloseLoop:inst27.set_Open[8]
set[9] => PI_ver:inst4.set[9]
set[9] => OpenOrCloseLoop:inst27.set_Open[9]
set[10] => PI_ver:inst4.set[10]
set[10] => OpenOrCloseLoop:inst27.set_Open[10]
set[11] => PI_ver:inst4.set[11]
set[11] => OpenOrCloseLoop:inst27.set_Open[11]
set[12] => PI_ver:inst4.set[12]
set[12] => OpenOrCloseLoop:inst27.set_Open[12]
set[13] => PI_ver:inst4.set[13]
set[13] => OpenOrCloseLoop:inst27.set_Open[13]
set[14] => PI_ver:inst4.set[14]
set[14] => OpenOrCloseLoop:inst27.set_Open[14]
set[15] => PI_ver:inst4.set[15]
set[15] => OpenOrCloseLoop:inst27.set_Open[15]
set[16] => PI_ver:inst4.set[16]
set[16] => OpenOrCloseLoop:inst27.set_Open[16]
set[17] => PI_ver:inst4.set[17]
set[17] => OpenOrCloseLoop:inst27.set_Open[17]
set[18] => PI_ver:inst4.set[18]
set[18] => OpenOrCloseLoop:inst27.set_Open[18]
set[19] => PI_ver:inst4.set[19]
set[19] => OpenOrCloseLoop:inst27.set_Open[19]
set[20] => PI_ver:inst4.set[20]
set[20] => OpenOrCloseLoop:inst27.set_Open[20]
set[21] => PI_ver:inst4.set[21]
set[21] => OpenOrCloseLoop:inst27.set_Open[21]
set[22] => PI_ver:inst4.set[22]
set[22] => OpenOrCloseLoop:inst27.set_Open[22]
set[23] => PI_ver:inst4.set[23]
set[23] => OpenOrCloseLoop:inst27.set_Open[23]
set[24] => PI_ver:inst4.set[24]
set[24] => OpenOrCloseLoop:inst27.set_Open[24]
set[25] => PI_ver:inst4.set[25]
set[25] => OpenOrCloseLoop:inst27.set_Open[25]
set[26] => PI_ver:inst4.set[26]
set[26] => OpenOrCloseLoop:inst27.set_Open[26]
set[27] => PI_ver:inst4.set[27]
set[27] => OpenOrCloseLoop:inst27.set_Open[27]
set[28] => PI_ver:inst4.set[28]
set[28] => OpenOrCloseLoop:inst27.set_Open[28]
set[29] => PI_ver:inst4.set[29]
set[29] => OpenOrCloseLoop:inst27.set_Open[29]
set[30] => PI_ver:inst4.set[30]
set[30] => OpenOrCloseLoop:inst27.set_Open[30]
set[31] => PI_ver:inst4.set[31]
set[31] => OpenOrCloseLoop:inst27.set_Open[31]
SA_in => inst28.IN0
Is_Brushless => inst32.IN0
Is_Brushless => inst30.IN0
Is_Brushless => inst31.IN0
SB_in => inst30.IN1
SC_in => inst31.IN1
overcurrent => 33035:inst12.overcurrent
BT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CT <= inst15.DB_MAX_OUTPUT_PORT_TYPE
AB <= inst17.DB_MAX_OUTPUT_PORT_TYPE
BB <= inst18.DB_MAX_OUTPUT_PORT_TYPE
CB <= inst19.DB_MAX_OUTPUT_PORT_TYPE
hull_fault <= 33035:inst12.oc
cdmt[0] <= code_hold:inst11.dataout[0]
cdmt[1] <= code_hold:inst11.dataout[1]
cdmt[2] <= code_hold:inst11.dataout[2]
cdmt[3] <= code_hold:inst11.dataout[3]
cdmt[4] <= code_hold:inst11.dataout[4]
cdmt[5] <= code_hold:inst11.dataout[5]
cdmt[6] <= code_hold:inst11.dataout[6]
cdmt[7] <= code_hold:inst11.dataout[7]
cdmt[8] <= code_hold:inst11.dataout[8]
cdmt[9] <= code_hold:inst11.dataout[9]
cdmt[10] <= code_hold:inst11.dataout[10]
cdmt[11] <= code_hold:inst11.dataout[11]
cdmt[12] <= code_hold:inst11.dataout[12]
cdmt[13] <= code_hold:inst11.dataout[13]
cdmt[14] <= code_hold:inst11.dataout[14]
cdmt[15] <= code_hold:inst11.dataout[15]
cdmt[16] <= code_hold:inst11.dataout[16]
cdmt[17] <= code_hold:inst11.dataout[17]
cdmt[18] <= code_hold:inst11.dataout[18]
cdmt[19] <= code_hold:inst11.dataout[19]
cdmt[20] <= code_hold:inst11.dataout[20]
cdmt[21] <= code_hold:inst11.dataout[21]
cdmt[22] <= code_hold:inst11.dataout[22]
cdmt[23] <= code_hold:inst11.dataout[23]
cdmt[24] <= code_hold:inst11.dataout[24]
cdmt[25] <= code_hold:inst11.dataout[25]
cdmt[26] <= code_hold:inst11.dataout[26]
cdmt[27] <= code_hold:inst11.dataout[27]
cdmt[28] <= code_hold:inst11.dataout[28]
cdmt[29] <= code_hold:inst11.dataout[29]
cdmt[30] <= code_hold:inst11.dataout[30]
cdmt[31] <= code_hold:inst11.dataout[31]
cdmt_m[0] <= code_hold:inst25.dataout[0]
cdmt_m[1] <= code_hold:inst25.dataout[1]
cdmt_m[2] <= code_hold:inst25.dataout[2]
cdmt_m[3] <= code_hold:inst25.dataout[3]
cdmt_m[4] <= code_hold:inst25.dataout[4]
cdmt_m[5] <= code_hold:inst25.dataout[5]
cdmt_m[6] <= code_hold:inst25.dataout[6]
cdmt_m[7] <= code_hold:inst25.dataout[7]
cdmt_m[8] <= code_hold:inst25.dataout[8]
cdmt_m[9] <= code_hold:inst25.dataout[9]
cdmt_m[10] <= code_hold:inst25.dataout[10]
cdmt_m[11] <= code_hold:inst25.dataout[11]
cdmt_m[12] <= code_hold:inst25.dataout[12]
cdmt_m[13] <= code_hold:inst25.dataout[13]
cdmt_m[14] <= code_hold:inst25.dataout[14]
cdmt_m[15] <= code_hold:inst25.dataout[15]
cdmt_m[16] <= code_hold:inst25.dataout[16]
cdmt_m[17] <= code_hold:inst25.dataout[17]
cdmt_m[18] <= code_hold:inst25.dataout[18]
cdmt_m[19] <= code_hold:inst25.dataout[19]
cdmt_m[20] <= code_hold:inst25.dataout[20]
cdmt_m[21] <= code_hold:inst25.dataout[21]
cdmt_m[22] <= code_hold:inst25.dataout[22]
cdmt_m[23] <= code_hold:inst25.dataout[23]
cdmt_m[24] <= code_hold:inst25.dataout[24]
cdmt_m[25] <= code_hold:inst25.dataout[25]
cdmt_m[26] <= code_hold:inst25.dataout[26]
cdmt_m[27] <= code_hold:inst25.dataout[27]
cdmt_m[28] <= code_hold:inst25.dataout[28]
cdmt_m[29] <= code_hold:inst25.dataout[29]
cdmt_m[30] <= code_hold:inst25.dataout[30]
cdmt_m[31] <= code_hold:inst25.dataout[31]
codef[0] <= meanfilter:inst26.dataout[0]
codef[1] <= meanfilter:inst26.dataout[1]
codef[2] <= meanfilter:inst26.dataout[2]
codef[3] <= meanfilter:inst26.dataout[3]
codef[4] <= meanfilter:inst26.dataout[4]
codef[5] <= meanfilter:inst26.dataout[5]
codef[6] <= meanfilter:inst26.dataout[6]
codef[7] <= meanfilter:inst26.dataout[7]
codef[8] <= meanfilter:inst26.dataout[8]
codef[9] <= meanfilter:inst26.dataout[9]
codef[10] <= meanfilter:inst26.dataout[10]
codef[11] <= meanfilter:inst26.dataout[11]
codef[12] <= meanfilter:inst26.dataout[12]
codef[13] <= meanfilter:inst26.dataout[13]
codef[14] <= meanfilter:inst26.dataout[14]
codef[15] <= meanfilter:inst26.dataout[15]
codef[16] <= meanfilter:inst26.dataout[16]
codef[17] <= meanfilter:inst26.dataout[17]
codef[18] <= meanfilter:inst26.dataout[18]
codef[19] <= meanfilter:inst26.dataout[19]
codef[20] <= meanfilter:inst26.dataout[20]
codef[21] <= meanfilter:inst26.dataout[21]
codef[22] <= meanfilter:inst26.dataout[22]
codef[23] <= meanfilter:inst26.dataout[23]
codef[24] <= meanfilter:inst26.dataout[24]
codef[25] <= meanfilter:inst26.dataout[25]
codef[26] <= meanfilter:inst26.dataout[26]
codef[27] <= meanfilter:inst26.dataout[27]
codef[28] <= meanfilter:inst26.dataout[28]
codef[29] <= meanfilter:inst26.dataout[29]
codef[30] <= meanfilter:inst26.dataout[30]
codef[31] <= meanfilter:inst26.dataout[31]
duty[0] <= judgePorN:inst24.dataout[0]
duty[1] <= judgePorN:inst24.dataout[1]
duty[2] <= judgePorN:inst24.dataout[2]
duty[3] <= judgePorN:inst24.dataout[3]
duty[4] <= judgePorN:inst24.dataout[4]
duty[5] <= judgePorN:inst24.dataout[5]
duty[6] <= judgePorN:inst24.dataout[6]
duty[7] <= judgePorN:inst24.dataout[7]
duty[8] <= judgePorN:inst24.dataout[8]
duty[9] <= judgePorN:inst24.dataout[9]
duty[10] <= judgePorN:inst24.dataout[10]
duty[11] <= judgePorN:inst24.dataout[11]
duty[12] <= judgePorN:inst24.dataout[12]
duty[13] <= judgePorN:inst24.dataout[13]
duty[14] <= judgePorN:inst24.dataout[14]
duty[15] <= judgePorN:inst24.dataout[15]
duty[16] <= judgePorN:inst24.dataout[16]
duty[17] <= judgePorN:inst24.dataout[17]
duty[18] <= judgePorN:inst24.dataout[18]
duty[19] <= judgePorN:inst24.dataout[19]
duty[20] <= judgePorN:inst24.dataout[20]
duty[21] <= judgePorN:inst24.dataout[21]
duty[22] <= judgePorN:inst24.dataout[22]
duty[23] <= judgePorN:inst24.dataout[23]
duty[24] <= judgePorN:inst24.dataout[24]
duty[25] <= judgePorN:inst24.dataout[25]
duty[26] <= judgePorN:inst24.dataout[26]
duty[27] <= judgePorN:inst24.dataout[27]
duty[28] <= judgePorN:inst24.dataout[28]
duty[29] <= judgePorN:inst24.dataout[29]
duty[30] <= judgePorN:inst24.dataout[30]
duty[31] <= judgePorN:inst24.dataout[31]


|SMALL_V14|motorcontrol:inst3|33035:inst12
AT <= inst13.DB_MAX_OUTPUT_PORT_TYPE
clk => pwm_counter:inst12.clk
clk => I2t:inst7.clk
clk => one_bit_filter:inst1.clk
clk => MC33035_ver_62:inst2.clk
clk => HULL_CHECK:inst10.clk
clk => hallfilter:inst.clk
rst_n => pwm_counter:inst12.rst_n
rst_n => I2t:inst7.rst_n
rst_n => one_bit_filter:inst1.rst_n
rst_n => MC33035_ver_62:inst2.rst_n
rst_n => HULL_CHECK:inst10.reset
rst_n => hallfilter:inst.rst_n
enable => pwm_counter:inst12.enable
enable => inst8.IN1
duty[0] => pwm_counter:inst12.duty[0]
duty[1] => pwm_counter:inst12.duty[1]
duty[2] => pwm_counter:inst12.duty[2]
duty[3] => pwm_counter:inst12.duty[3]
duty[4] => pwm_counter:inst12.duty[4]
duty[5] => pwm_counter:inst12.duty[5]
duty[6] => pwm_counter:inst12.duty[6]
duty[7] => pwm_counter:inst12.duty[7]
duty[8] => pwm_counter:inst12.duty[8]
duty[9] => pwm_counter:inst12.duty[9]
duty[10] => pwm_counter:inst12.duty[10]
duty[11] => pwm_counter:inst12.duty[11]
duty[12] => pwm_counter:inst12.duty[12]
duty[13] => pwm_counter:inst12.duty[13]
duty[14] => pwm_counter:inst12.duty[14]
duty[15] => pwm_counter:inst12.duty[15]
duty[16] => pwm_counter:inst12.duty[16]
duty[17] => pwm_counter:inst12.duty[17]
duty[18] => pwm_counter:inst12.duty[18]
duty[19] => pwm_counter:inst12.duty[19]
duty[20] => pwm_counter:inst12.duty[20]
duty[21] => pwm_counter:inst12.duty[21]
duty[22] => pwm_counter:inst12.duty[22]
duty[23] => pwm_counter:inst12.duty[23]
duty[24] => pwm_counter:inst12.duty[24]
duty[25] => pwm_counter:inst12.duty[25]
duty[26] => pwm_counter:inst12.duty[26]
duty[27] => pwm_counter:inst12.duty[27]
duty[28] => pwm_counter:inst12.duty[28]
duty[29] => pwm_counter:inst12.duty[29]
duty[30] => pwm_counter:inst12.duty[30]
duty[31] => pwm_counter:inst12.duty[31]
overcurrent => one_bit_filter:inst1.bit_in
dir => HULL_CHECK:inst10.dir
dir => MC33035_ver_62:inst2.dir
SA_in => hallfilter:inst.SA_in
SB_in => hallfilter:inst.SB_in
SC_in => hallfilter:inst.SC_in
BT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CT <= inst15.DB_MAX_OUTPUT_PORT_TYPE
AB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
BB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CB <= inst5.DB_MAX_OUTPUT_PORT_TYPE
oc <= HULL_CHECK:inst10.fault
overcurentout <= I2t:inst7.act


|SMALL_V14|motorcontrol:inst3|33035:inst12|pwm_counter:inst12
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => pwm~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => pwm~reg0.ACLR
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => pwm.OUTPUTSELECT
duty[0] => LessThan1.IN32
duty[1] => LessThan1.IN31
duty[2] => LessThan1.IN30
duty[3] => LessThan1.IN29
duty[4] => LessThan1.IN28
duty[5] => LessThan1.IN27
duty[6] => LessThan1.IN26
duty[7] => LessThan1.IN25
duty[8] => LessThan1.IN24
duty[9] => LessThan1.IN23
duty[10] => LessThan1.IN22
duty[11] => LessThan1.IN21
duty[12] => LessThan1.IN20
duty[13] => LessThan1.IN19
duty[14] => LessThan1.IN18
duty[15] => LessThan1.IN17
duty[16] => LessThan1.IN16
duty[17] => LessThan1.IN15
duty[18] => LessThan1.IN14
duty[19] => LessThan1.IN13
duty[20] => LessThan1.IN12
duty[21] => LessThan1.IN11
duty[22] => LessThan1.IN10
duty[23] => LessThan1.IN9
duty[24] => LessThan1.IN8
duty[25] => LessThan1.IN7
duty[26] => LessThan1.IN6
duty[27] => LessThan1.IN5
duty[28] => LessThan1.IN4
duty[29] => LessThan1.IN3
duty[30] => LessThan1.IN2
duty[31] => LessThan1.IN1
pwm <= pwm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|33035:inst12|I2t:inst7
clk => act~reg0.CLK
clk => flag[0].CLK
clk => flag[1].CLK
clk => flag[2].CLK
clk => flag[3].CLK
clk => flag[4].CLK
clk => flag[5].CLK
clk => flag[6].CLK
clk => flag[7].CLK
clk => flag[8].CLK
clk => flag[9].CLK
clk => flag[10].CLK
clk => flag[11].CLK
clk => flag[12].CLK
clk => flag[13].CLK
clk => flag[14].CLK
clk => flag[15].CLK
clk => flag[16].CLK
clk => flag[17].CLK
clk => flag[18].CLK
clk => flag[19].CLK
clk => flag[20].CLK
clk => flag[21].CLK
clk => flag[22].CLK
clk => flag[23].CLK
clk => flag[24].CLK
clk => flag[25].CLK
clk => flag[26].CLK
clk => flag[27].CLK
clk => flag[28].CLK
clk => flag[29].CLK
clk => flag[30].CLK
clk => flag[31].CLK
rst_n => act~reg0.PRESET
rst_n => flag[0].ACLR
rst_n => flag[1].PRESET
rst_n => flag[2].ACLR
rst_n => flag[3].ACLR
rst_n => flag[4].ACLR
rst_n => flag[5].ACLR
rst_n => flag[6].ACLR
rst_n => flag[7].ACLR
rst_n => flag[8].ACLR
rst_n => flag[9].ACLR
rst_n => flag[10].ACLR
rst_n => flag[11].ACLR
rst_n => flag[12].ACLR
rst_n => flag[13].ACLR
rst_n => flag[14].ACLR
rst_n => flag[15].ACLR
rst_n => flag[16].ACLR
rst_n => flag[17].ACLR
rst_n => flag[18].ACLR
rst_n => flag[19].ACLR
rst_n => flag[20].ACLR
rst_n => flag[21].ACLR
rst_n => flag[22].ACLR
rst_n => flag[23].ACLR
rst_n => flag[24].ACLR
rst_n => flag[25].ACLR
rst_n => flag[26].ACLR
rst_n => flag[27].ACLR
rst_n => flag[28].ACLR
rst_n => flag[29].ACLR
rst_n => flag[30].ACLR
rst_n => flag[31].ACLR
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => act.OUTPUTSELECT
act <= act~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|33035:inst12|one_bit_filter:inst1
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|33035:inst12|MC33035_ver_62:inst2
clk => fault~reg0.CLK
clk => CB~reg0.CLK
clk => BB~reg0.CLK
clk => AB~reg0.CLK
clk => CT~reg0.CLK
clk => BT~reg0.CLK
clk => AT~reg0.CLK
rst_n => fault~reg0.PRESET
rst_n => CB~reg0.ACLR
rst_n => BB~reg0.ACLR
rst_n => AB~reg0.ACLR
rst_n => CT~reg0.PRESET
rst_n => BT~reg0.PRESET
rst_n => AT~reg0.PRESET
enable => fault.OUTPUTSELECT
enable => AT.OUTPUTSELECT
enable => BT.OUTPUTSELECT
enable => CT.OUTPUTSELECT
enable => AB.OUTPUTSELECT
enable => BB.OUTPUTSELECT
enable => CB.OUTPUTSELECT
dir => Mux0.IN4
dir => Mux3.IN4
dir => Mux1.IN4
dir => Mux4.IN4
dir => Mux1.IN5
dir => Mux4.IN5
dir => Mux2.IN4
dir => Mux5.IN4
dir => Mux2.IN5
dir => Mux5.IN5
dir => Mux0.IN5
dir => Mux3.IN5
dir => Mux0.IN2
dir => Mux3.IN2
dir => Mux0.IN3
dir => Mux3.IN3
dir => Mux1.IN2
dir => Mux4.IN2
dir => Mux1.IN3
dir => Mux4.IN3
dir => Mux2.IN2
dir => Mux5.IN2
dir => Mux2.IN3
dir => Mux5.IN3
SA => Decoder0.IN0
SA => Mux0.IN6
SA => Mux1.IN6
SA => Mux2.IN6
SA => Mux3.IN6
SA => Mux4.IN6
SA => Mux5.IN6
SB => Decoder0.IN1
SB => Mux0.IN7
SB => Mux1.IN7
SB => Mux2.IN7
SB => Mux3.IN7
SB => Mux4.IN7
SB => Mux5.IN7
SC => Decoder0.IN2
SC => Mux0.IN8
SC => Mux1.IN8
SC => Mux2.IN8
SC => Mux3.IN8
SC => Mux4.IN8
SC => Mux5.IN8
AT <= AT~reg0.DB_MAX_OUTPUT_PORT_TYPE
BT <= BT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CT <= CT~reg0.DB_MAX_OUTPUT_PORT_TYPE
AB <= AB~reg0.DB_MAX_OUTPUT_PORT_TYPE
BB <= BB~reg0.DB_MAX_OUTPUT_PORT_TYPE
CB <= CB~reg0.DB_MAX_OUTPUT_PORT_TYPE
fault <= fault~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm => ~NO_FANOUT~


|SMALL_V14|motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10
clk => default_counter[0].CLK
clk => default_counter[1].CLK
clk => default_counter[2].CLK
clk => fault_counter[0].CLK
clk => fault_counter[1].CLK
clk => clk_reg[0].CLK
clk => clk_reg[1].CLK
clk => clk_reg[2].CLK
clk => clk_reg[3].CLK
clk => clk_reg[4].CLK
clk => clk_reg[5].CLK
clk => clk_reg[6].CLK
clk => clk_reg[7].CLK
clk => clk_reg[8].CLK
clk => clk_reg[9].CLK
clk => clk_reg[10].CLK
clk => clk_reg[11].CLK
clk => clk_reg[12].CLK
clk => clk_reg[13].CLK
clk => clk_reg[14].CLK
clk => clk_reg[15].CLK
clk => clk_reg[16].CLK
clk => clk_counter[0].CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
clk => clk_counter[12].CLK
clk => clk_counter[13].CLK
clk => clk_counter[14].CLK
clk => clk_counter[15].CLK
clk => clk_counter[16].CLK
clk => SC_out.CLK
clk => SB_out.CLK
clk => SA_out.CLK
clk => fault~reg0.CLK
clk => arbt.CLK
reset => default_counter[0].ACLR
reset => default_counter[1].ACLR
reset => default_counter[2].ACLR
reset => fault_counter[0].ACLR
reset => fault_counter[1].ACLR
reset => clk_reg[0].ACLR
reset => clk_reg[1].ACLR
reset => clk_reg[2].ACLR
reset => clk_reg[3].ACLR
reset => clk_reg[4].ACLR
reset => clk_reg[5].ACLR
reset => clk_reg[6].ACLR
reset => clk_reg[7].ACLR
reset => clk_reg[8].ACLR
reset => clk_reg[9].ACLR
reset => clk_reg[10].ACLR
reset => clk_reg[11].ACLR
reset => clk_reg[12].ACLR
reset => clk_reg[13].ACLR
reset => clk_reg[14].ACLR
reset => clk_reg[15].ACLR
reset => clk_reg[16].ACLR
reset => clk_counter[0].ACLR
reset => clk_counter[1].ACLR
reset => clk_counter[2].ACLR
reset => clk_counter[3].ACLR
reset => clk_counter[4].ACLR
reset => clk_counter[5].ACLR
reset => clk_counter[6].ACLR
reset => clk_counter[7].ACLR
reset => clk_counter[8].ACLR
reset => clk_counter[9].ACLR
reset => clk_counter[10].ACLR
reset => clk_counter[11].ACLR
reset => clk_counter[12].ACLR
reset => clk_counter[13].ACLR
reset => clk_counter[14].ACLR
reset => clk_counter[15].ACLR
reset => clk_counter[16].ACLR
reset => SC_out.ALOAD
reset => SB_out.ALOAD
reset => SA_out.ALOAD
reset => fault~reg0.PRESET
reset => arbt.ENA
dir => ~NO_FANOUT~
SA_in => Equal0.IN0
SA_in => Decoder0.IN0
SA_in => Mux0.IN6
SA_in => SA_out.ADATA
SA_in => SA_out.DATAIN
SB_in => Equal0.IN1
SB_in => Decoder0.IN1
SB_in => Mux0.IN7
SB_in => SB_out.ADATA
SB_in => SB_out.DATAIN
SC_in => Equal0.IN2
SC_in => Decoder0.IN2
SC_in => Mux0.IN8
SC_in => SC_out.ADATA
SC_in => SC_out.DATAIN
fault <= fault~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|33035:inst12|hallfilter:inst
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => SC_out~reg0.CLK
clk => SB_out~reg0.CLK
clk => SA_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer[0].ACLR
rst_n => buffer[1].ACLR
rst_n => buffer[2].ACLR
rst_n => SC_out~reg0.ACLR
rst_n => SB_out~reg0.ACLR
rst_n => SA_out~reg0.ACLR
SA_in => Equal0.IN0
SA_in => SA_out.DATAB
SA_in => buffer[2].DATAIN
SB_in => Equal0.IN1
SB_in => SB_out.DATAB
SB_in => buffer[1].DATAIN
SC_in => Equal0.IN2
SC_in => SC_out.DATAB
SC_in => buffer[0].DATAIN
SA_out <= SA_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SB_out <= SB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SC_out <= SC_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|OpenOrCloseLoop:inst27
clk => dir_out~reg0.CLK
clk => set[0]~reg0.CLK
clk => set[1]~reg0.CLK
clk => set[2]~reg0.CLK
clk => set[3]~reg0.CLK
clk => set[4]~reg0.CLK
clk => set[5]~reg0.CLK
clk => set[6]~reg0.CLK
clk => set[7]~reg0.CLK
clk => set[8]~reg0.CLK
clk => set[9]~reg0.CLK
clk => set[10]~reg0.CLK
clk => set[11]~reg0.CLK
clk => set[12]~reg0.CLK
clk => set[13]~reg0.CLK
clk => set[14]~reg0.CLK
clk => set[15]~reg0.CLK
clk => set[16]~reg0.CLK
clk => set[17]~reg0.CLK
clk => set[18]~reg0.CLK
clk => set[19]~reg0.CLK
clk => set[20]~reg0.CLK
clk => set[21]~reg0.CLK
clk => set[22]~reg0.CLK
clk => set[23]~reg0.CLK
clk => set[24]~reg0.CLK
clk => set[25]~reg0.CLK
clk => set[26]~reg0.CLK
clk => set[27]~reg0.CLK
clk => set[28]~reg0.CLK
clk => set[29]~reg0.CLK
clk => set[30]~reg0.CLK
clk => set[31]~reg0.CLK
rst_n => dir_out~reg0.ACLR
rst_n => set[0]~reg0.ACLR
rst_n => set[1]~reg0.ACLR
rst_n => set[2]~reg0.ACLR
rst_n => set[3]~reg0.ACLR
rst_n => set[4]~reg0.ACLR
rst_n => set[5]~reg0.ACLR
rst_n => set[6]~reg0.ACLR
rst_n => set[7]~reg0.ACLR
rst_n => set[8]~reg0.ACLR
rst_n => set[9]~reg0.ACLR
rst_n => set[10]~reg0.ACLR
rst_n => set[11]~reg0.ACLR
rst_n => set[12]~reg0.ACLR
rst_n => set[13]~reg0.ACLR
rst_n => set[14]~reg0.ACLR
rst_n => set[15]~reg0.ACLR
rst_n => set[16]~reg0.ACLR
rst_n => set[17]~reg0.ACLR
rst_n => set[18]~reg0.ACLR
rst_n => set[19]~reg0.ACLR
rst_n => set[20]~reg0.ACLR
rst_n => set[21]~reg0.ACLR
rst_n => set[22]~reg0.ACLR
rst_n => set[23]~reg0.ACLR
rst_n => set[24]~reg0.ACLR
rst_n => set[25]~reg0.ACLR
rst_n => set[26]~reg0.ACLR
rst_n => set[27]~reg0.ACLR
rst_n => set[28]~reg0.ACLR
rst_n => set[29]~reg0.ACLR
rst_n => set[30]~reg0.ACLR
rst_n => set[31]~reg0.ACLR
set[0] <= set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[1] <= set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[2] <= set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[3] <= set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[4] <= set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[5] <= set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[6] <= set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[7] <= set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[8] <= set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[9] <= set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[10] <= set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[11] <= set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[12] <= set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[13] <= set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[14] <= set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[15] <= set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[16] <= set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[17] <= set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[18] <= set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[19] <= set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[20] <= set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[21] <= set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[22] <= set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[23] <= set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[24] <= set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[25] <= set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[26] <= set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[27] <= set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[28] <= set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[29] <= set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[30] <= set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[31] <= set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => dir_out.OUTPUTSELECT
dir_in => dir_out.DATAA
set_Open[0] => set.DATAB
set_Open[0] => Equal0.IN31
set_Open[0] => Add0.IN64
set_Open[1] => set.DATAB
set_Open[1] => Equal0.IN30
set_Open[1] => Add0.IN63
set_Open[2] => set.DATAB
set_Open[2] => Equal0.IN29
set_Open[2] => Add0.IN62
set_Open[3] => set.DATAB
set_Open[3] => Equal0.IN28
set_Open[3] => Add0.IN61
set_Open[4] => set.DATAB
set_Open[4] => Equal0.IN27
set_Open[4] => Add0.IN60
set_Open[5] => set.DATAB
set_Open[5] => Equal0.IN26
set_Open[5] => Add0.IN59
set_Open[6] => set.DATAB
set_Open[6] => Equal0.IN25
set_Open[6] => Add0.IN58
set_Open[7] => set.DATAB
set_Open[7] => Equal0.IN24
set_Open[7] => Add0.IN57
set_Open[8] => set.DATAB
set_Open[8] => Equal0.IN23
set_Open[8] => Add0.IN56
set_Open[9] => set.DATAB
set_Open[9] => Equal0.IN22
set_Open[9] => Add0.IN55
set_Open[10] => set.DATAB
set_Open[10] => Equal0.IN21
set_Open[10] => Add0.IN54
set_Open[11] => set.DATAB
set_Open[11] => Equal0.IN20
set_Open[11] => Add0.IN53
set_Open[12] => set.DATAB
set_Open[12] => Equal0.IN19
set_Open[12] => Add0.IN52
set_Open[13] => set.DATAB
set_Open[13] => Equal0.IN18
set_Open[13] => Add0.IN51
set_Open[14] => set.DATAB
set_Open[14] => Equal0.IN17
set_Open[14] => Add0.IN50
set_Open[15] => set.DATAB
set_Open[15] => Equal0.IN16
set_Open[15] => Add0.IN49
set_Open[16] => set.DATAB
set_Open[16] => Equal0.IN15
set_Open[16] => Add0.IN48
set_Open[17] => set.DATAB
set_Open[17] => Equal0.IN14
set_Open[17] => Add0.IN47
set_Open[18] => set.DATAB
set_Open[18] => Equal0.IN13
set_Open[18] => Add0.IN46
set_Open[19] => set.DATAB
set_Open[19] => Equal0.IN12
set_Open[19] => Add0.IN45
set_Open[20] => set.DATAB
set_Open[20] => Equal0.IN11
set_Open[20] => Add0.IN44
set_Open[21] => set.DATAB
set_Open[21] => Equal0.IN10
set_Open[21] => Add0.IN43
set_Open[22] => set.DATAB
set_Open[22] => Equal0.IN9
set_Open[22] => Add0.IN42
set_Open[23] => set.DATAB
set_Open[23] => Equal0.IN8
set_Open[23] => Add0.IN41
set_Open[24] => set.DATAB
set_Open[24] => Equal0.IN7
set_Open[24] => Add0.IN40
set_Open[25] => set.DATAB
set_Open[25] => Equal0.IN6
set_Open[25] => Add0.IN39
set_Open[26] => set.DATAB
set_Open[26] => Equal0.IN5
set_Open[26] => Add0.IN38
set_Open[27] => set.DATAB
set_Open[27] => Equal0.IN4
set_Open[27] => Add0.IN37
set_Open[28] => set.DATAB
set_Open[28] => Equal0.IN3
set_Open[28] => Add0.IN36
set_Open[29] => set.DATAB
set_Open[29] => Equal0.IN2
set_Open[29] => Add0.IN35
set_Open[30] => set.DATAB
set_Open[30] => Equal0.IN1
set_Open[30] => Add0.IN34
set_Open[31] => set.DATAB
set_Open[31] => Add0.IN33
set_Open[31] => always0.IN1
set_Close[0] => set.DATAA
set_Close[1] => set.DATAA
set_Close[2] => set.DATAA
set_Close[3] => set.DATAA
set_Close[4] => set.DATAA
set_Close[5] => set.DATAA
set_Close[6] => set.DATAA
set_Close[7] => set.DATAA
set_Close[8] => set.DATAA
set_Close[9] => set.DATAA
set_Close[10] => set.DATAA
set_Close[11] => set.DATAA
set_Close[12] => set.DATAA
set_Close[13] => set.DATAA
set_Close[14] => set.DATAA
set_Close[15] => set.DATAA
set_Close[16] => set.DATAA
set_Close[17] => set.DATAA
set_Close[18] => set.DATAA
set_Close[19] => set.DATAA
set_Close[20] => set.DATAA
set_Close[21] => set.DATAA
set_Close[22] => set.DATAA
set_Close[23] => set.DATAA
set_Close[24] => set.DATAA
set_Close[25] => set.DATAA
set_Close[26] => set.DATAA
set_Close[27] => set.DATAA
set_Close[28] => set.DATAA
set_Close[29] => set.DATAA
set_Close[30] => set.DATAA
set_Close[31] => set.DATAA
dir_out <= dir_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|dataprocess:inst6
clk => dir~reg0.CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
rst_n => dir~reg0.ACLR
rst_n => buffer[12].ACLR
rst_n => buffer[13].ACLR
rst_n => buffer[14].ACLR
rst_n => buffer[15].ACLR
rst_n => buffer[16].ACLR
rst_n => buffer[17].ACLR
rst_n => buffer[18].ACLR
rst_n => buffer[19].ACLR
rst_n => buffer[20].ACLR
rst_n => buffer[21].ACLR
rst_n => buffer[22].ACLR
rst_n => buffer[23].ACLR
rst_n => buffer[24].ACLR
rst_n => buffer[25].ACLR
rst_n => buffer[26].ACLR
rst_n => buffer[27].ACLR
rst_n => buffer[28].ACLR
rst_n => buffer[29].ACLR
rst_n => buffer[30].ACLR
rst_n => buffer[31].ACLR
enable => buffer[31].ENA
enable => buffer[30].ENA
enable => buffer[29].ENA
enable => buffer[28].ENA
enable => buffer[27].ENA
enable => buffer[26].ENA
enable => buffer[25].ENA
enable => buffer[24].ENA
enable => buffer[23].ENA
enable => buffer[22].ENA
enable => buffer[21].ENA
enable => buffer[20].ENA
enable => buffer[19].ENA
enable => buffer[18].ENA
enable => buffer[17].ENA
enable => buffer[16].ENA
enable => buffer[15].ENA
enable => buffer[14].ENA
enable => buffer[13].ENA
enable => buffer[12].ENA
enable => dir~reg0.ENA
datain[0] => Add0.IN64
datain[1] => Add0.IN63
datain[2] => Add0.IN62
datain[3] => Add0.IN61
datain[4] => Add0.IN60
datain[5] => Add0.IN59
datain[6] => Add0.IN58
datain[7] => Add0.IN57
datain[8] => Add0.IN56
datain[9] => Add0.IN55
datain[10] => Add0.IN54
datain[11] => Add0.IN53
datain[12] => buffer.DATAB
datain[12] => Add0.IN52
datain[13] => buffer.DATAB
datain[13] => Add0.IN51
datain[14] => buffer.DATAB
datain[14] => Add0.IN50
datain[15] => buffer.DATAB
datain[15] => Add0.IN49
datain[16] => buffer.DATAB
datain[16] => Add0.IN48
datain[17] => buffer.DATAB
datain[17] => Add0.IN47
datain[18] => buffer.DATAB
datain[18] => Add0.IN46
datain[19] => buffer.DATAB
datain[19] => Add0.IN45
datain[20] => buffer.DATAB
datain[20] => Add0.IN44
datain[21] => buffer.DATAB
datain[21] => Add0.IN43
datain[22] => buffer.DATAB
datain[22] => Add0.IN42
datain[23] => buffer.DATAB
datain[23] => Add0.IN41
datain[24] => buffer.DATAB
datain[24] => Add0.IN40
datain[25] => buffer.DATAB
datain[25] => Add0.IN39
datain[26] => buffer.DATAB
datain[26] => Add0.IN38
datain[27] => buffer.DATAB
datain[27] => Add0.IN37
datain[28] => buffer.DATAB
datain[28] => Add0.IN36
datain[29] => buffer.DATAB
datain[29] => Add0.IN35
datain[30] => buffer.DATAB
datain[30] => Add0.IN34
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => Add0.IN33
datain[31] => dir~reg0.DATAIN
dataout[0] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= <GND>
dataout[21] <= <GND>
dataout[22] <= <GND>
dataout[23] <= <GND>
dataout[24] <= <GND>
dataout[25] <= <GND>
dataout[26] <= <GND>
dataout[27] <= <GND>
dataout[28] <= <GND>
dataout[29] <= <GND>
dataout[30] <= <GND>
dataout[31] <= <GND>
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[0] => ~NO_FANOUT~
feedback[1] => ~NO_FANOUT~
feedback[2] => ~NO_FANOUT~
feedback[3] => ~NO_FANOUT~
feedback[4] => ~NO_FANOUT~
feedback[5] => ~NO_FANOUT~
feedback[6] => ~NO_FANOUT~
feedback[7] => ~NO_FANOUT~
feedback[8] => ~NO_FANOUT~
feedback[9] => ~NO_FANOUT~
feedback[10] => ~NO_FANOUT~
feedback[11] => ~NO_FANOUT~
feedback[12] => ~NO_FANOUT~
feedback[13] => ~NO_FANOUT~
feedback[14] => ~NO_FANOUT~
feedback[15] => ~NO_FANOUT~
feedback[16] => ~NO_FANOUT~
feedback[17] => ~NO_FANOUT~
feedback[18] => ~NO_FANOUT~
feedback[19] => ~NO_FANOUT~
feedback[20] => ~NO_FANOUT~
feedback[21] => ~NO_FANOUT~
feedback[22] => ~NO_FANOUT~
feedback[23] => ~NO_FANOUT~
feedback[24] => ~NO_FANOUT~
feedback[25] => ~NO_FANOUT~
feedback[26] => ~NO_FANOUT~
feedback[27] => ~NO_FANOUT~
feedback[28] => ~NO_FANOUT~
feedback[29] => ~NO_FANOUT~
feedback[30] => ~NO_FANOUT~
feedback[31] => ~NO_FANOUT~


|SMALL_V14|motorcontrol:inst3|controlstate:inst5
clk => ADD_en~reg0.CLK
clk => mc_en~reg0.CLK
clk => dp_en~reg0.CLK
clk => dl_en~reg0.CLK
clk => PI_en~reg0.CLK
clk => filter_en~reg0.CLK
clk => cod_clr~reg0.CLK
clk => cod_start~reg0.CLK
clk => state~11.DATAIN
rst_n => ADD_en~reg0.ACLR
rst_n => mc_en~reg0.ACLR
rst_n => dp_en~reg0.ACLR
rst_n => dl_en~reg0.ACLR
rst_n => PI_en~reg0.ACLR
rst_n => filter_en~reg0.ACLR
rst_n => cod_clr~reg0.ACLR
rst_n => cod_start~reg0.ACLR
rst_n => state~13.DATAIN
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
cod_start <= cod_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
cod_clr <= cod_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
PI_en <= PI_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dl_en <= dl_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_en <= ADD_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_en <= dp_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
mc_en <= mc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_en <= filter_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT


|SMALL_V14|motorcontrol:inst3|timer_ver:inst7
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => en_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => en_out~reg0.ACLR
en_out <= en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|SwitchData:inst20
datainm[0] => LessThan0.IN32
datainm[0] => LessThan1.IN32
datainm[0] => dataout.DATAA
datainm[1] => LessThan0.IN31
datainm[1] => LessThan1.IN31
datainm[1] => dataout.DATAA
datainm[2] => LessThan0.IN30
datainm[2] => LessThan1.IN30
datainm[2] => dataout.DATAA
datainm[3] => LessThan0.IN29
datainm[3] => LessThan1.IN29
datainm[3] => dataout.DATAA
datainm[4] => LessThan0.IN28
datainm[4] => LessThan1.IN28
datainm[4] => dataout.DATAA
datainm[5] => LessThan0.IN27
datainm[5] => LessThan1.IN27
datainm[5] => dataout.DATAA
datainm[6] => LessThan0.IN26
datainm[6] => LessThan1.IN26
datainm[6] => dataout.DATAA
datainm[7] => LessThan0.IN25
datainm[7] => LessThan1.IN25
datainm[7] => dataout.DATAA
datainm[8] => Add0.IN48
datainm[8] => Add1.IN48
datainm[8] => dataout.DATAA
datainm[9] => Add0.IN47
datainm[9] => Add1.IN47
datainm[9] => dataout.DATAA
datainm[10] => Add0.IN46
datainm[10] => Add1.IN46
datainm[10] => dataout.DATAA
datainm[11] => Add0.IN45
datainm[11] => Add1.IN45
datainm[11] => dataout.DATAA
datainm[12] => Add0.IN44
datainm[12] => Add1.IN44
datainm[12] => dataout.DATAA
datainm[13] => Add0.IN43
datainm[13] => Add1.IN43
datainm[13] => dataout.DATAA
datainm[14] => Add0.IN42
datainm[14] => Add1.IN42
datainm[14] => dataout.DATAA
datainm[15] => Add0.IN41
datainm[15] => Add1.IN41
datainm[15] => dataout.DATAA
datainm[16] => Add0.IN40
datainm[16] => Add1.IN40
datainm[16] => dataout.DATAA
datainm[17] => Add0.IN39
datainm[17] => Add1.IN39
datainm[17] => dataout.DATAA
datainm[18] => Add0.IN38
datainm[18] => Add1.IN38
datainm[18] => dataout.DATAA
datainm[19] => Add0.IN37
datainm[19] => Add1.IN37
datainm[19] => dataout.DATAA
datainm[20] => Add0.IN36
datainm[20] => Add1.IN36
datainm[20] => dataout.DATAA
datainm[21] => Add0.IN35
datainm[21] => Add1.IN35
datainm[21] => dataout.DATAA
datainm[22] => Add0.IN34
datainm[22] => Add1.IN34
datainm[22] => dataout.DATAA
datainm[23] => Add0.IN33
datainm[23] => Add1.IN33
datainm[23] => dataout.DATAA
datainm[24] => Add0.IN32
datainm[24] => Add1.IN32
datainm[24] => dataout.DATAA
datainm[25] => Add0.IN31
datainm[25] => Add1.IN31
datainm[25] => dataout.DATAA
datainm[26] => Add0.IN30
datainm[26] => Add1.IN30
datainm[26] => dataout.DATAA
datainm[27] => Add0.IN29
datainm[27] => Add1.IN29
datainm[27] => dataout.DATAA
datainm[28] => Add0.IN28
datainm[28] => Add1.IN28
datainm[28] => dataout.DATAA
datainm[29] => Add0.IN27
datainm[29] => Add1.IN27
datainm[29] => dataout.DATAA
datainm[30] => Add0.IN26
datainm[30] => Add1.IN26
datainm[30] => dataout.DATAA
datainm[31] => Add0.IN25
datainm[31] => Add1.IN25
datainm[31] => dataout.DATAA
datainf[0] => LessThan0.IN64
datainf[0] => LessThan1.IN64
datainf[0] => dataout.DATAB
datainf[1] => LessThan0.IN63
datainf[1] => LessThan1.IN63
datainf[1] => dataout.DATAB
datainf[2] => LessThan0.IN62
datainf[2] => LessThan1.IN62
datainf[2] => dataout.DATAB
datainf[3] => LessThan0.IN61
datainf[3] => LessThan1.IN61
datainf[3] => dataout.DATAB
datainf[4] => LessThan0.IN60
datainf[4] => LessThan1.IN60
datainf[4] => dataout.DATAB
datainf[5] => LessThan0.IN59
datainf[5] => LessThan1.IN59
datainf[5] => dataout.DATAB
datainf[6] => LessThan0.IN58
datainf[6] => LessThan1.IN58
datainf[6] => dataout.DATAB
datainf[7] => LessThan0.IN57
datainf[7] => LessThan1.IN57
datainf[7] => dataout.DATAB
datainf[8] => LessThan0.IN56
datainf[8] => LessThan1.IN56
datainf[8] => dataout.DATAB
datainf[9] => LessThan0.IN55
datainf[9] => LessThan1.IN55
datainf[9] => dataout.DATAB
datainf[10] => LessThan0.IN54
datainf[10] => LessThan1.IN54
datainf[10] => dataout.DATAB
datainf[11] => LessThan0.IN53
datainf[11] => LessThan1.IN53
datainf[11] => dataout.DATAB
datainf[12] => LessThan0.IN52
datainf[12] => LessThan1.IN52
datainf[12] => dataout.DATAB
datainf[13] => LessThan0.IN51
datainf[13] => LessThan1.IN51
datainf[13] => dataout.DATAB
datainf[14] => LessThan0.IN50
datainf[14] => LessThan1.IN50
datainf[14] => dataout.DATAB
datainf[15] => LessThan0.IN49
datainf[15] => LessThan1.IN49
datainf[15] => dataout.DATAB
datainf[16] => LessThan0.IN48
datainf[16] => LessThan1.IN48
datainf[16] => dataout.DATAB
datainf[17] => LessThan0.IN47
datainf[17] => LessThan1.IN47
datainf[17] => dataout.DATAB
datainf[18] => LessThan0.IN46
datainf[18] => LessThan1.IN46
datainf[18] => dataout.DATAB
datainf[19] => LessThan0.IN45
datainf[19] => LessThan1.IN45
datainf[19] => dataout.DATAB
datainf[20] => LessThan0.IN44
datainf[20] => LessThan1.IN44
datainf[20] => dataout.DATAB
datainf[21] => LessThan0.IN43
datainf[21] => LessThan1.IN43
datainf[21] => dataout.DATAB
datainf[22] => LessThan0.IN42
datainf[22] => LessThan1.IN42
datainf[22] => dataout.DATAB
datainf[23] => LessThan0.IN41
datainf[23] => LessThan1.IN41
datainf[23] => dataout.DATAB
datainf[24] => LessThan0.IN40
datainf[24] => LessThan1.IN40
datainf[24] => dataout.DATAB
datainf[25] => LessThan0.IN39
datainf[25] => LessThan1.IN39
datainf[25] => dataout.DATAB
datainf[26] => LessThan0.IN38
datainf[26] => LessThan1.IN38
datainf[26] => dataout.DATAB
datainf[27] => LessThan0.IN37
datainf[27] => LessThan1.IN37
datainf[27] => dataout.DATAB
datainf[28] => LessThan0.IN36
datainf[28] => LessThan1.IN36
datainf[28] => dataout.DATAB
datainf[29] => LessThan0.IN35
datainf[29] => LessThan1.IN35
datainf[29] => dataout.DATAB
datainf[30] => LessThan0.IN34
datainf[30] => LessThan1.IN34
datainf[30] => dataout.DATAB
datainf[31] => LessThan0.IN33
datainf[31] => LessThan1.IN33
datainf[31] => dataout.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => overout~reg0.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
rst_n => overout~reg0.ENA
over => overout~reg0.DATAIN
over => dataout[31]~reg0.ENA
over => dataout[30]~reg0.ENA
over => dataout[29]~reg0.ENA
over => dataout[28]~reg0.ENA
over => dataout[27]~reg0.ENA
over => dataout[26]~reg0.ENA
over => dataout[25]~reg0.ENA
over => dataout[24]~reg0.ENA
over => dataout[23]~reg0.ENA
over => dataout[22]~reg0.ENA
over => dataout[21]~reg0.ENA
over => dataout[20]~reg0.ENA
over => dataout[19]~reg0.ENA
over => dataout[18]~reg0.ENA
over => dataout[17]~reg0.ENA
over => dataout[16]~reg0.ENA
over => dataout[15]~reg0.ENA
over => dataout[14]~reg0.ENA
over => dataout[13]~reg0.ENA
over => dataout[12]~reg0.ENA
over => dataout[11]~reg0.ENA
over => dataout[10]~reg0.ENA
over => dataout[9]~reg0.ENA
over => dataout[8]~reg0.ENA
over => dataout[7]~reg0.ENA
over => dataout[6]~reg0.ENA
over => dataout[5]~reg0.ENA
over => dataout[4]~reg0.ENA
over => dataout[3]~reg0.ENA
over => dataout[2]~reg0.ENA
over => dataout[1]~reg0.ENA
over => dataout[0]~reg0.ENA
overout <= overout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|meanfilter:inst26
datain[0] => data1[0].DATAIN
datain[1] => data1[1].DATAIN
datain[2] => data1[2].DATAIN
datain[3] => data1[3].DATAIN
datain[4] => data1[4].DATAIN
datain[5] => data1[5].DATAIN
datain[6] => data1[6].DATAIN
datain[7] => data1[7].DATAIN
datain[8] => data1[8].DATAIN
datain[9] => data1[9].DATAIN
datain[10] => data1[10].DATAIN
datain[11] => data1[11].DATAIN
datain[12] => data1[12].DATAIN
datain[13] => data1[13].DATAIN
datain[14] => data1[14].DATAIN
datain[15] => data1[15].DATAIN
datain[16] => data1[16].DATAIN
datain[17] => data1[17].DATAIN
datain[18] => data1[18].DATAIN
datain[19] => data1[19].DATAIN
datain[20] => data1[20].DATAIN
datain[21] => data1[21].DATAIN
datain[22] => data1[22].DATAIN
datain[23] => data1[23].DATAIN
datain[24] => data1[24].DATAIN
datain[25] => data1[25].DATAIN
datain[26] => data1[26].DATAIN
datain[27] => data1[27].DATAIN
datain[28] => data1[28].DATAIN
datain[29] => data1[29].DATAIN
datain[30] => data1[30].DATAIN
datain[31] => data1[31].DATAIN
enable => always0.IN1
enable => over.OUTPUTSELECT
rst_n => data8[0].ACLR
rst_n => data8[1].ACLR
rst_n => data8[2].ACLR
rst_n => data8[3].ACLR
rst_n => data8[4].ACLR
rst_n => data8[5].ACLR
rst_n => data8[6].ACLR
rst_n => data8[7].ACLR
rst_n => data8[8].ACLR
rst_n => data8[9].ACLR
rst_n => data8[10].ACLR
rst_n => data8[11].ACLR
rst_n => data8[12].ACLR
rst_n => data8[13].ACLR
rst_n => data8[14].ACLR
rst_n => data8[15].ACLR
rst_n => data8[16].ACLR
rst_n => data8[17].ACLR
rst_n => data8[18].ACLR
rst_n => data8[19].ACLR
rst_n => data8[20].ACLR
rst_n => data8[21].ACLR
rst_n => data8[22].ACLR
rst_n => data8[23].ACLR
rst_n => data8[24].ACLR
rst_n => data8[25].ACLR
rst_n => data8[26].ACLR
rst_n => data8[27].ACLR
rst_n => data8[28].ACLR
rst_n => data8[29].ACLR
rst_n => data8[30].ACLR
rst_n => data8[31].ACLR
rst_n => data7[0].ACLR
rst_n => data7[1].ACLR
rst_n => data7[2].ACLR
rst_n => data7[3].ACLR
rst_n => data7[4].ACLR
rst_n => data7[5].ACLR
rst_n => data7[6].ACLR
rst_n => data7[7].ACLR
rst_n => data7[8].ACLR
rst_n => data7[9].ACLR
rst_n => data7[10].ACLR
rst_n => data7[11].ACLR
rst_n => data7[12].ACLR
rst_n => data7[13].ACLR
rst_n => data7[14].ACLR
rst_n => data7[15].ACLR
rst_n => data7[16].ACLR
rst_n => data7[17].ACLR
rst_n => data7[18].ACLR
rst_n => data7[19].ACLR
rst_n => data7[20].ACLR
rst_n => data7[21].ACLR
rst_n => data7[22].ACLR
rst_n => data7[23].ACLR
rst_n => data7[24].ACLR
rst_n => data7[25].ACLR
rst_n => data7[26].ACLR
rst_n => data7[27].ACLR
rst_n => data7[28].ACLR
rst_n => data7[29].ACLR
rst_n => data7[30].ACLR
rst_n => data7[31].ACLR
rst_n => data6[0].ACLR
rst_n => data6[1].ACLR
rst_n => data6[2].ACLR
rst_n => data6[3].ACLR
rst_n => data6[4].ACLR
rst_n => data6[5].ACLR
rst_n => data6[6].ACLR
rst_n => data6[7].ACLR
rst_n => data6[8].ACLR
rst_n => data6[9].ACLR
rst_n => data6[10].ACLR
rst_n => data6[11].ACLR
rst_n => data6[12].ACLR
rst_n => data6[13].ACLR
rst_n => data6[14].ACLR
rst_n => data6[15].ACLR
rst_n => data6[16].ACLR
rst_n => data6[17].ACLR
rst_n => data6[18].ACLR
rst_n => data6[19].ACLR
rst_n => data6[20].ACLR
rst_n => data6[21].ACLR
rst_n => data6[22].ACLR
rst_n => data6[23].ACLR
rst_n => data6[24].ACLR
rst_n => data6[25].ACLR
rst_n => data6[26].ACLR
rst_n => data6[27].ACLR
rst_n => data6[28].ACLR
rst_n => data6[29].ACLR
rst_n => data6[30].ACLR
rst_n => data6[31].ACLR
rst_n => data5[0].ACLR
rst_n => data5[1].ACLR
rst_n => data5[2].ACLR
rst_n => data5[3].ACLR
rst_n => data5[4].ACLR
rst_n => data5[5].ACLR
rst_n => data5[6].ACLR
rst_n => data5[7].ACLR
rst_n => data5[8].ACLR
rst_n => data5[9].ACLR
rst_n => data5[10].ACLR
rst_n => data5[11].ACLR
rst_n => data5[12].ACLR
rst_n => data5[13].ACLR
rst_n => data5[14].ACLR
rst_n => data5[15].ACLR
rst_n => data5[16].ACLR
rst_n => data5[17].ACLR
rst_n => data5[18].ACLR
rst_n => data5[19].ACLR
rst_n => data5[20].ACLR
rst_n => data5[21].ACLR
rst_n => data5[22].ACLR
rst_n => data5[23].ACLR
rst_n => data5[24].ACLR
rst_n => data5[25].ACLR
rst_n => data5[26].ACLR
rst_n => data5[27].ACLR
rst_n => data5[28].ACLR
rst_n => data5[29].ACLR
rst_n => data5[30].ACLR
rst_n => data5[31].ACLR
rst_n => data4[0].ACLR
rst_n => data4[1].ACLR
rst_n => data4[2].ACLR
rst_n => data4[3].ACLR
rst_n => data4[4].ACLR
rst_n => data4[5].ACLR
rst_n => data4[6].ACLR
rst_n => data4[7].ACLR
rst_n => data4[8].ACLR
rst_n => data4[9].ACLR
rst_n => data4[10].ACLR
rst_n => data4[11].ACLR
rst_n => data4[12].ACLR
rst_n => data4[13].ACLR
rst_n => data4[14].ACLR
rst_n => data4[15].ACLR
rst_n => data4[16].ACLR
rst_n => data4[17].ACLR
rst_n => data4[18].ACLR
rst_n => data4[19].ACLR
rst_n => data4[20].ACLR
rst_n => data4[21].ACLR
rst_n => data4[22].ACLR
rst_n => data4[23].ACLR
rst_n => data4[24].ACLR
rst_n => data4[25].ACLR
rst_n => data4[26].ACLR
rst_n => data4[27].ACLR
rst_n => data4[28].ACLR
rst_n => data4[29].ACLR
rst_n => data4[30].ACLR
rst_n => data4[31].ACLR
rst_n => data3[0].ACLR
rst_n => data3[1].ACLR
rst_n => data3[2].ACLR
rst_n => data3[3].ACLR
rst_n => data3[4].ACLR
rst_n => data3[5].ACLR
rst_n => data3[6].ACLR
rst_n => data3[7].ACLR
rst_n => data3[8].ACLR
rst_n => data3[9].ACLR
rst_n => data3[10].ACLR
rst_n => data3[11].ACLR
rst_n => data3[12].ACLR
rst_n => data3[13].ACLR
rst_n => data3[14].ACLR
rst_n => data3[15].ACLR
rst_n => data3[16].ACLR
rst_n => data3[17].ACLR
rst_n => data3[18].ACLR
rst_n => data3[19].ACLR
rst_n => data3[20].ACLR
rst_n => data3[21].ACLR
rst_n => data3[22].ACLR
rst_n => data3[23].ACLR
rst_n => data3[24].ACLR
rst_n => data3[25].ACLR
rst_n => data3[26].ACLR
rst_n => data3[27].ACLR
rst_n => data3[28].ACLR
rst_n => data3[29].ACLR
rst_n => data3[30].ACLR
rst_n => data3[31].ACLR
rst_n => data2[0].ACLR
rst_n => data2[1].ACLR
rst_n => data2[2].ACLR
rst_n => data2[3].ACLR
rst_n => data2[4].ACLR
rst_n => data2[5].ACLR
rst_n => data2[6].ACLR
rst_n => data2[7].ACLR
rst_n => data2[8].ACLR
rst_n => data2[9].ACLR
rst_n => data2[10].ACLR
rst_n => data2[11].ACLR
rst_n => data2[12].ACLR
rst_n => data2[13].ACLR
rst_n => data2[14].ACLR
rst_n => data2[15].ACLR
rst_n => data2[16].ACLR
rst_n => data2[17].ACLR
rst_n => data2[18].ACLR
rst_n => data2[19].ACLR
rst_n => data2[20].ACLR
rst_n => data2[21].ACLR
rst_n => data2[22].ACLR
rst_n => data2[23].ACLR
rst_n => data2[24].ACLR
rst_n => data2[25].ACLR
rst_n => data2[26].ACLR
rst_n => data2[27].ACLR
rst_n => data2[28].ACLR
rst_n => data2[29].ACLR
rst_n => data2[30].ACLR
rst_n => data2[31].ACLR
rst_n => data1[0].ACLR
rst_n => data1[1].ACLR
rst_n => data1[2].ACLR
rst_n => data1[3].ACLR
rst_n => data1[4].ACLR
rst_n => data1[5].ACLR
rst_n => data1[6].ACLR
rst_n => data1[7].ACLR
rst_n => data1[8].ACLR
rst_n => data1[9].ACLR
rst_n => data1[10].ACLR
rst_n => data1[11].ACLR
rst_n => data1[12].ACLR
rst_n => data1[13].ACLR
rst_n => data1[14].ACLR
rst_n => data1[15].ACLR
rst_n => data1[16].ACLR
rst_n => data1[17].ACLR
rst_n => data1[18].ACLR
rst_n => data1[19].ACLR
rst_n => data1[20].ACLR
rst_n => data1[21].ACLR
rst_n => data1[22].ACLR
rst_n => data1[23].ACLR
rst_n => data1[24].ACLR
rst_n => data1[25].ACLR
rst_n => data1[26].ACLR
rst_n => data1[27].ACLR
rst_n => data1[28].ACLR
rst_n => data1[29].ACLR
rst_n => data1[30].ACLR
rst_n => data1[31].ACLR
rst_n => over~reg0.ENA
clk => over~reg0.CLK
clk => data8[0].CLK
clk => data8[1].CLK
clk => data8[2].CLK
clk => data8[3].CLK
clk => data8[4].CLK
clk => data8[5].CLK
clk => data8[6].CLK
clk => data8[7].CLK
clk => data8[8].CLK
clk => data8[9].CLK
clk => data8[10].CLK
clk => data8[11].CLK
clk => data8[12].CLK
clk => data8[13].CLK
clk => data8[14].CLK
clk => data8[15].CLK
clk => data8[16].CLK
clk => data8[17].CLK
clk => data8[18].CLK
clk => data8[19].CLK
clk => data8[20].CLK
clk => data8[21].CLK
clk => data8[22].CLK
clk => data8[23].CLK
clk => data8[24].CLK
clk => data8[25].CLK
clk => data8[26].CLK
clk => data8[27].CLK
clk => data8[28].CLK
clk => data8[29].CLK
clk => data8[30].CLK
clk => data8[31].CLK
clk => data7[0].CLK
clk => data7[1].CLK
clk => data7[2].CLK
clk => data7[3].CLK
clk => data7[4].CLK
clk => data7[5].CLK
clk => data7[6].CLK
clk => data7[7].CLK
clk => data7[8].CLK
clk => data7[9].CLK
clk => data7[10].CLK
clk => data7[11].CLK
clk => data7[12].CLK
clk => data7[13].CLK
clk => data7[14].CLK
clk => data7[15].CLK
clk => data7[16].CLK
clk => data7[17].CLK
clk => data7[18].CLK
clk => data7[19].CLK
clk => data7[20].CLK
clk => data7[21].CLK
clk => data7[22].CLK
clk => data7[23].CLK
clk => data7[24].CLK
clk => data7[25].CLK
clk => data7[26].CLK
clk => data7[27].CLK
clk => data7[28].CLK
clk => data7[29].CLK
clk => data7[30].CLK
clk => data7[31].CLK
clk => data6[0].CLK
clk => data6[1].CLK
clk => data6[2].CLK
clk => data6[3].CLK
clk => data6[4].CLK
clk => data6[5].CLK
clk => data6[6].CLK
clk => data6[7].CLK
clk => data6[8].CLK
clk => data6[9].CLK
clk => data6[10].CLK
clk => data6[11].CLK
clk => data6[12].CLK
clk => data6[13].CLK
clk => data6[14].CLK
clk => data6[15].CLK
clk => data6[16].CLK
clk => data6[17].CLK
clk => data6[18].CLK
clk => data6[19].CLK
clk => data6[20].CLK
clk => data6[21].CLK
clk => data6[22].CLK
clk => data6[23].CLK
clk => data6[24].CLK
clk => data6[25].CLK
clk => data6[26].CLK
clk => data6[27].CLK
clk => data6[28].CLK
clk => data6[29].CLK
clk => data6[30].CLK
clk => data6[31].CLK
clk => data5[0].CLK
clk => data5[1].CLK
clk => data5[2].CLK
clk => data5[3].CLK
clk => data5[4].CLK
clk => data5[5].CLK
clk => data5[6].CLK
clk => data5[7].CLK
clk => data5[8].CLK
clk => data5[9].CLK
clk => data5[10].CLK
clk => data5[11].CLK
clk => data5[12].CLK
clk => data5[13].CLK
clk => data5[14].CLK
clk => data5[15].CLK
clk => data5[16].CLK
clk => data5[17].CLK
clk => data5[18].CLK
clk => data5[19].CLK
clk => data5[20].CLK
clk => data5[21].CLK
clk => data5[22].CLK
clk => data5[23].CLK
clk => data5[24].CLK
clk => data5[25].CLK
clk => data5[26].CLK
clk => data5[27].CLK
clk => data5[28].CLK
clk => data5[29].CLK
clk => data5[30].CLK
clk => data5[31].CLK
clk => data4[0].CLK
clk => data4[1].CLK
clk => data4[2].CLK
clk => data4[3].CLK
clk => data4[4].CLK
clk => data4[5].CLK
clk => data4[6].CLK
clk => data4[7].CLK
clk => data4[8].CLK
clk => data4[9].CLK
clk => data4[10].CLK
clk => data4[11].CLK
clk => data4[12].CLK
clk => data4[13].CLK
clk => data4[14].CLK
clk => data4[15].CLK
clk => data4[16].CLK
clk => data4[17].CLK
clk => data4[18].CLK
clk => data4[19].CLK
clk => data4[20].CLK
clk => data4[21].CLK
clk => data4[22].CLK
clk => data4[23].CLK
clk => data4[24].CLK
clk => data4[25].CLK
clk => data4[26].CLK
clk => data4[27].CLK
clk => data4[28].CLK
clk => data4[29].CLK
clk => data4[30].CLK
clk => data4[31].CLK
clk => data3[0].CLK
clk => data3[1].CLK
clk => data3[2].CLK
clk => data3[3].CLK
clk => data3[4].CLK
clk => data3[5].CLK
clk => data3[6].CLK
clk => data3[7].CLK
clk => data3[8].CLK
clk => data3[9].CLK
clk => data3[10].CLK
clk => data3[11].CLK
clk => data3[12].CLK
clk => data3[13].CLK
clk => data3[14].CLK
clk => data3[15].CLK
clk => data3[16].CLK
clk => data3[17].CLK
clk => data3[18].CLK
clk => data3[19].CLK
clk => data3[20].CLK
clk => data3[21].CLK
clk => data3[22].CLK
clk => data3[23].CLK
clk => data3[24].CLK
clk => data3[25].CLK
clk => data3[26].CLK
clk => data3[27].CLK
clk => data3[28].CLK
clk => data3[29].CLK
clk => data3[30].CLK
clk => data3[31].CLK
clk => data2[0].CLK
clk => data2[1].CLK
clk => data2[2].CLK
clk => data2[3].CLK
clk => data2[4].CLK
clk => data2[5].CLK
clk => data2[6].CLK
clk => data2[7].CLK
clk => data2[8].CLK
clk => data2[9].CLK
clk => data2[10].CLK
clk => data2[11].CLK
clk => data2[12].CLK
clk => data2[13].CLK
clk => data2[14].CLK
clk => data2[15].CLK
clk => data2[16].CLK
clk => data2[17].CLK
clk => data2[18].CLK
clk => data2[19].CLK
clk => data2[20].CLK
clk => data2[21].CLK
clk => data2[22].CLK
clk => data2[23].CLK
clk => data2[24].CLK
clk => data2[25].CLK
clk => data2[26].CLK
clk => data2[27].CLK
clk => data2[28].CLK
clk => data2[29].CLK
clk => data2[30].CLK
clk => data2[31].CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
dataout[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
over <= over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|code_mt:inst8
clk => DoutM[0]~reg0.CLK
clk => DoutM[1]~reg0.CLK
clk => DoutM[2]~reg0.CLK
clk => DoutM[3]~reg0.CLK
clk => DoutM[4]~reg0.CLK
clk => DoutM[5]~reg0.CLK
clk => DoutM[6]~reg0.CLK
clk => DoutM[7]~reg0.CLK
clk => DoutM[8]~reg0.CLK
clk => DoutM[9]~reg0.CLK
clk => DoutM[10]~reg0.CLK
clk => DoutM[11]~reg0.CLK
clk => DoutM[12]~reg0.CLK
clk => DoutM[13]~reg0.CLK
clk => DoutM[14]~reg0.CLK
clk => DoutM[15]~reg0.CLK
clk => DoutM[16]~reg0.CLK
clk => DoutM[17]~reg0.CLK
clk => DoutM[18]~reg0.CLK
clk => DoutM[19]~reg0.CLK
clk => DoutM[20]~reg0.CLK
clk => DoutM[21]~reg0.CLK
clk => DoutM[22]~reg0.CLK
clk => DoutM[23]~reg0.CLK
clk => DoutM[24]~reg0.CLK
clk => DoutM[25]~reg0.CLK
clk => DoutM[26]~reg0.CLK
clk => DoutM[27]~reg0.CLK
clk => DoutM[28]~reg0.CLK
clk => DoutM[29]~reg0.CLK
clk => DoutM[30]~reg0.CLK
clk => DoutM[31]~reg0.CLK
clk => countreg1[0].CLK
clk => countreg1[1].CLK
clk => countreg1[2].CLK
clk => countreg1[3].CLK
clk => countreg1[4].CLK
clk => countreg1[5].CLK
clk => countreg1[6].CLK
clk => countreg1[7].CLK
clk => countreg1[8].CLK
clk => countreg1[9].CLK
clk => countreg1[10].CLK
clk => countreg1[11].CLK
clk => countreg1[12].CLK
clk => countreg1[13].CLK
clk => countreg1[14].CLK
clk => countreg1[15].CLK
clk => countreg1[16].CLK
clk => countreg1[17].CLK
clk => countreg1[18].CLK
clk => countreg1[19].CLK
clk => countreg1[20].CLK
clk => countreg1[21].CLK
clk => countreg1[22].CLK
clk => countreg1[23].CLK
clk => countreg1[24].CLK
clk => countreg1[25].CLK
clk => countreg1[26].CLK
clk => countreg1[27].CLK
clk => countreg1[28].CLK
clk => countreg1[29].CLK
clk => countreg1[30].CLK
clk => countreg1[31].CLK
clk => Dout1[0].CLK
clk => Dout1[1].CLK
clk => Dout1[2].CLK
clk => Dout1[3].CLK
clk => Dout1[4].CLK
clk => Dout1[5].CLK
clk => Dout1[6].CLK
clk => Dout1[7].CLK
clk => Dout1[8].CLK
clk => Dout1[9].CLK
clk => Dout1[10].CLK
clk => Dout1[11].CLK
clk => Dout1[12].CLK
clk => Dout1[13].CLK
clk => Dout1[14].CLK
clk => Dout1[15].CLK
clk => Dout1[16].CLK
clk => Dout1[17].CLK
clk => Dout1[18].CLK
clk => Dout1[19].CLK
clk => Dout1[20].CLK
clk => Dout1[21].CLK
clk => Dout1[22].CLK
clk => Dout1[23].CLK
clk => Dout1[24].CLK
clk => Dout1[25].CLK
clk => Dout1[26].CLK
clk => Dout1[27].CLK
clk => Dout1[28].CLK
clk => Dout1[29].CLK
clk => Dout1[30].CLK
clk => Dout1[31].CLK
clk => countreg[0].CLK
clk => countreg[1].CLK
clk => countreg[2].CLK
clk => countreg[3].CLK
clk => countreg[4].CLK
clk => countreg[5].CLK
clk => countreg[6].CLK
clk => countreg[7].CLK
clk => countreg[8].CLK
clk => countreg[9].CLK
clk => countreg[10].CLK
clk => countreg[11].CLK
clk => countreg[12].CLK
clk => countreg[13].CLK
clk => countreg[14].CLK
clk => countreg[15].CLK
clk => countreg[16].CLK
clk => countreg[17].CLK
clk => countreg[18].CLK
clk => countreg[19].CLK
clk => countreg[20].CLK
clk => countreg[21].CLK
clk => countreg[22].CLK
clk => countreg[23].CLK
clk => countreg[24].CLK
clk => countreg[25].CLK
clk => countreg[26].CLK
clk => countreg[27].CLK
clk => countreg[28].CLK
clk => countreg[29].CLK
clk => countreg[30].CLK
clk => countreg[31].CLK
clk => count1[0].CLK
clk => count1[1].CLK
clk => count1[2].CLK
clk => count1[3].CLK
clk => count1[4].CLK
clk => count1[5].CLK
clk => count1[6].CLK
clk => count1[7].CLK
clk => count1[8].CLK
clk => count1[9].CLK
clk => count1[10].CLK
clk => count1[11].CLK
clk => count1[12].CLK
clk => count1[13].CLK
clk => count1[14].CLK
clk => count1[15].CLK
clk => count1[16].CLK
clk => count1[17].CLK
clk => count1[18].CLK
clk => count1[19].CLK
clk => count1[20].CLK
clk => count1[21].CLK
clk => count1[22].CLK
clk => count1[23].CLK
clk => count1[24].CLK
clk => count1[25].CLK
clk => count1[26].CLK
clk => count1[27].CLK
clk => count1[28].CLK
clk => count1[29].CLK
clk => count1[30].CLK
clk => count1[31].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
clk => Dout[16]~reg0.CLK
clk => Dout[17]~reg0.CLK
clk => Dout[18]~reg0.CLK
clk => Dout[19]~reg0.CLK
clk => Dout[20]~reg0.CLK
clk => Dout[21]~reg0.CLK
clk => Dout[22]~reg0.CLK
clk => Dout[23]~reg0.CLK
clk => Dout[24]~reg0.CLK
clk => Dout[25]~reg0.CLK
clk => Dout[26]~reg0.CLK
clk => Dout[27]~reg0.CLK
clk => Dout[28]~reg0.CLK
clk => Dout[29]~reg0.CLK
clk => Dout[30]~reg0.CLK
clk => Dout[31]~reg0.CLK
clk => LastSigB.CLK
clk => LastSigA.CLK
clk => ClkOut.CLK
clk => DirOut.CLK
rst_n => DirOut.OUTPUTSELECT
rst_n => LastSigB.ENA
rst_n => LastSigA.ENA
rst_n => ClkOut.ENA
SigA => always0.IN1
SigA => always0.IN1
SigA => LastSigA.DATAIN
SigB => always0.IN1
SigB => always0.IN1
SigB => DirOut.DATAB
SigB => LastSigB.DATAIN
Start => always1.IN1
Clr => countreg1[0].ACLR
Clr => countreg1[1].ACLR
Clr => countreg1[2].ACLR
Clr => countreg1[3].ACLR
Clr => countreg1[4].ACLR
Clr => countreg1[5].ACLR
Clr => countreg1[6].ACLR
Clr => countreg1[7].ACLR
Clr => countreg1[8].ACLR
Clr => countreg1[9].ACLR
Clr => countreg1[10].ACLR
Clr => countreg1[11].ACLR
Clr => countreg1[12].ACLR
Clr => countreg1[13].ACLR
Clr => countreg1[14].ACLR
Clr => countreg1[15].ACLR
Clr => countreg1[16].ACLR
Clr => countreg1[17].ACLR
Clr => countreg1[18].ACLR
Clr => countreg1[19].ACLR
Clr => countreg1[20].ACLR
Clr => countreg1[21].ACLR
Clr => countreg1[22].ACLR
Clr => countreg1[23].ACLR
Clr => countreg1[24].ACLR
Clr => countreg1[25].ACLR
Clr => countreg1[26].ACLR
Clr => countreg1[27].ACLR
Clr => countreg1[28].ACLR
Clr => countreg1[29].ACLR
Clr => countreg1[30].ACLR
Clr => countreg1[31].ACLR
Clr => Dout1[0].ACLR
Clr => Dout1[1].ACLR
Clr => Dout1[2].ACLR
Clr => Dout1[3].ACLR
Clr => Dout1[4].ACLR
Clr => Dout1[5].ACLR
Clr => Dout1[6].ACLR
Clr => Dout1[7].ACLR
Clr => Dout1[8].ACLR
Clr => Dout1[9].ACLR
Clr => Dout1[10].ACLR
Clr => Dout1[11].ACLR
Clr => Dout1[12].ACLR
Clr => Dout1[13].ACLR
Clr => Dout1[14].ACLR
Clr => Dout1[15].ACLR
Clr => Dout1[16].ACLR
Clr => Dout1[17].ACLR
Clr => Dout1[18].ACLR
Clr => Dout1[19].ACLR
Clr => Dout1[20].ACLR
Clr => Dout1[21].ACLR
Clr => Dout1[22].ACLR
Clr => Dout1[23].ACLR
Clr => Dout1[24].ACLR
Clr => Dout1[25].ACLR
Clr => Dout1[26].ACLR
Clr => Dout1[27].ACLR
Clr => Dout1[28].ACLR
Clr => Dout1[29].ACLR
Clr => Dout1[30].ACLR
Clr => Dout1[31].ACLR
Clr => count1[0].ACLR
Clr => count1[1].ACLR
Clr => count1[2].ACLR
Clr => count1[3].ACLR
Clr => count1[4].ACLR
Clr => count1[5].ACLR
Clr => count1[6].ACLR
Clr => count1[7].ACLR
Clr => count1[8].ACLR
Clr => count1[9].ACLR
Clr => count1[10].ACLR
Clr => count1[11].ACLR
Clr => count1[12].ACLR
Clr => count1[13].ACLR
Clr => count1[14].ACLR
Clr => count1[15].ACLR
Clr => count1[16].ACLR
Clr => count1[17].ACLR
Clr => count1[18].ACLR
Clr => count1[19].ACLR
Clr => count1[20].ACLR
Clr => count1[21].ACLR
Clr => count1[22].ACLR
Clr => count1[23].ACLR
Clr => count1[24].ACLR
Clr => count1[25].ACLR
Clr => count1[26].ACLR
Clr => count1[27].ACLR
Clr => count1[28].ACLR
Clr => count1[29].ACLR
Clr => count1[30].ACLR
Clr => count1[31].ACLR
Clr => Dout[0]~reg0.ACLR
Clr => Dout[1]~reg0.ACLR
Clr => Dout[2]~reg0.ACLR
Clr => Dout[3]~reg0.ACLR
Clr => Dout[4]~reg0.ACLR
Clr => Dout[5]~reg0.ACLR
Clr => Dout[6]~reg0.ACLR
Clr => Dout[7]~reg0.ACLR
Clr => Dout[8]~reg0.ACLR
Clr => Dout[9]~reg0.ACLR
Clr => Dout[10]~reg0.ACLR
Clr => Dout[11]~reg0.ACLR
Clr => Dout[12]~reg0.ACLR
Clr => Dout[13]~reg0.ACLR
Clr => Dout[14]~reg0.ACLR
Clr => Dout[15]~reg0.ACLR
Clr => Dout[16]~reg0.ACLR
Clr => Dout[17]~reg0.ACLR
Clr => Dout[18]~reg0.ACLR
Clr => Dout[19]~reg0.ACLR
Clr => Dout[20]~reg0.ACLR
Clr => Dout[21]~reg0.ACLR
Clr => Dout[22]~reg0.ACLR
Clr => Dout[23]~reg0.ACLR
Clr => Dout[24]~reg0.ACLR
Clr => Dout[25]~reg0.ACLR
Clr => Dout[26]~reg0.ACLR
Clr => Dout[27]~reg0.ACLR
Clr => Dout[28]~reg0.ACLR
Clr => Dout[29]~reg0.ACLR
Clr => Dout[30]~reg0.ACLR
Clr => Dout[31]~reg0.ACLR
Clr => DoutM[0]~reg0.ENA
Clr => count[31].ENA
Clr => count[30].ENA
Clr => count[29].ENA
Clr => count[28].ENA
Clr => count[27].ENA
Clr => count[26].ENA
Clr => count[25].ENA
Clr => count[24].ENA
Clr => count[23].ENA
Clr => count[22].ENA
Clr => count[21].ENA
Clr => count[20].ENA
Clr => count[19].ENA
Clr => count[18].ENA
Clr => count[17].ENA
Clr => count[16].ENA
Clr => count[15].ENA
Clr => count[14].ENA
Clr => count[13].ENA
Clr => count[12].ENA
Clr => count[11].ENA
Clr => count[10].ENA
Clr => count[9].ENA
Clr => count[8].ENA
Clr => count[7].ENA
Clr => count[6].ENA
Clr => count[5].ENA
Clr => count[4].ENA
Clr => count[3].ENA
Clr => count[2].ENA
Clr => count[1].ENA
Clr => count[0].ENA
Clr => countreg[31].ENA
Clr => countreg[30].ENA
Clr => countreg[29].ENA
Clr => countreg[28].ENA
Clr => countreg[27].ENA
Clr => countreg[26].ENA
Clr => countreg[25].ENA
Clr => countreg[24].ENA
Clr => countreg[23].ENA
Clr => countreg[22].ENA
Clr => countreg[21].ENA
Clr => countreg[20].ENA
Clr => countreg[19].ENA
Clr => countreg[18].ENA
Clr => countreg[17].ENA
Clr => countreg[16].ENA
Clr => countreg[15].ENA
Clr => countreg[14].ENA
Clr => countreg[13].ENA
Clr => countreg[12].ENA
Clr => countreg[11].ENA
Clr => countreg[10].ENA
Clr => countreg[9].ENA
Clr => countreg[8].ENA
Clr => countreg[7].ENA
Clr => countreg[6].ENA
Clr => countreg[5].ENA
Clr => countreg[4].ENA
Clr => countreg[3].ENA
Clr => countreg[2].ENA
Clr => countreg[1].ENA
Clr => countreg[0].ENA
Clr => DoutM[31]~reg0.ENA
Clr => DoutM[30]~reg0.ENA
Clr => DoutM[29]~reg0.ENA
Clr => DoutM[28]~reg0.ENA
Clr => DoutM[27]~reg0.ENA
Clr => DoutM[26]~reg0.ENA
Clr => DoutM[25]~reg0.ENA
Clr => DoutM[24]~reg0.ENA
Clr => DoutM[23]~reg0.ENA
Clr => DoutM[22]~reg0.ENA
Clr => DoutM[21]~reg0.ENA
Clr => DoutM[20]~reg0.ENA
Clr => DoutM[19]~reg0.ENA
Clr => DoutM[18]~reg0.ENA
Clr => DoutM[17]~reg0.ENA
Clr => DoutM[16]~reg0.ENA
Clr => DoutM[15]~reg0.ENA
Clr => DoutM[14]~reg0.ENA
Clr => DoutM[13]~reg0.ENA
Clr => DoutM[12]~reg0.ENA
Clr => DoutM[11]~reg0.ENA
Clr => DoutM[10]~reg0.ENA
Clr => DoutM[9]~reg0.ENA
Clr => DoutM[8]~reg0.ENA
Clr => DoutM[7]~reg0.ENA
Clr => DoutM[6]~reg0.ENA
Clr => DoutM[5]~reg0.ENA
Clr => DoutM[4]~reg0.ENA
Clr => DoutM[3]~reg0.ENA
Clr => DoutM[2]~reg0.ENA
Clr => DoutM[1]~reg0.ENA
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[0] <= DoutM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[1] <= DoutM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[2] <= DoutM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[3] <= DoutM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[4] <= DoutM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[5] <= DoutM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[6] <= DoutM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[7] <= DoutM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[8] <= DoutM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[9] <= DoutM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[10] <= DoutM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[11] <= DoutM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[12] <= DoutM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[13] <= DoutM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[14] <= DoutM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[15] <= DoutM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[16] <= DoutM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[17] <= DoutM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[18] <= DoutM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[19] <= DoutM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[20] <= DoutM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[21] <= DoutM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[22] <= DoutM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[23] <= DoutM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[24] <= DoutM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[25] <= DoutM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[26] <= DoutM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[27] <= DoutM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[28] <= DoutM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[29] <= DoutM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[30] <= DoutM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[31] <= DoutM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|one_bit_filter:inst2
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|one_bit_filter:inst3
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|code:inst22
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
clk => Dout[16]~reg0.CLK
clk => Dout[17]~reg0.CLK
clk => Dout[18]~reg0.CLK
clk => Dout[19]~reg0.CLK
clk => Dout[20]~reg0.CLK
clk => Dout[21]~reg0.CLK
clk => Dout[22]~reg0.CLK
clk => Dout[23]~reg0.CLK
clk => Dout[24]~reg0.CLK
clk => Dout[25]~reg0.CLK
clk => Dout[26]~reg0.CLK
clk => Dout[27]~reg0.CLK
clk => Dout[28]~reg0.CLK
clk => Dout[29]~reg0.CLK
clk => Dout[30]~reg0.CLK
clk => Dout[31]~reg0.CLK
clk => DoutTemp[0].CLK
clk => DoutTemp[1].CLK
clk => DoutTemp[2].CLK
clk => DoutTemp[3].CLK
clk => DoutTemp[4].CLK
clk => DoutTemp[5].CLK
clk => DoutTemp[6].CLK
clk => DoutTemp[7].CLK
clk => DoutTemp[8].CLK
clk => DoutTemp[9].CLK
clk => DoutTemp[10].CLK
clk => DoutTemp[11].CLK
clk => DoutTemp[12].CLK
clk => DoutTemp[13].CLK
clk => DoutTemp[14].CLK
clk => DoutTemp[15].CLK
clk => DoutTemp[16].CLK
clk => DoutTemp[17].CLK
clk => DoutTemp[18].CLK
clk => DoutTemp[19].CLK
clk => DoutTemp[20].CLK
clk => DoutTemp[21].CLK
clk => DoutTemp[22].CLK
clk => DoutTemp[23].CLK
clk => DoutTemp[24].CLK
clk => DoutTemp[25].CLK
clk => DoutTemp[26].CLK
clk => DoutTemp[27].CLK
clk => DoutTemp[28].CLK
clk => DoutTemp[29].CLK
clk => DoutTemp[30].CLK
clk => DoutTemp[31].CLK
clk => LastSigB.CLK
clk => LastSigA.CLK
clk => ClkOut.CLK
clk => DirOut.CLK
rst_n => DirOut.OUTPUTSELECT
rst_n => LastSigB.ENA
rst_n => LastSigA.ENA
rst_n => ClkOut.ENA
SigA => always0.IN1
SigA => always0.IN1
SigA => LastSigA.DATAIN
SigB => always0.IN1
SigB => always0.IN1
SigB => DirOut.DATAB
SigB => LastSigB.DATAIN
Start => always1.IN1
Clr => DoutTemp[0].ACLR
Clr => DoutTemp[1].ACLR
Clr => DoutTemp[2].ACLR
Clr => DoutTemp[3].ACLR
Clr => DoutTemp[4].ACLR
Clr => DoutTemp[5].ACLR
Clr => DoutTemp[6].ACLR
Clr => DoutTemp[7].ACLR
Clr => DoutTemp[8].ACLR
Clr => DoutTemp[9].ACLR
Clr => DoutTemp[10].ACLR
Clr => DoutTemp[11].ACLR
Clr => DoutTemp[12].ACLR
Clr => DoutTemp[13].ACLR
Clr => DoutTemp[14].ACLR
Clr => DoutTemp[15].ACLR
Clr => DoutTemp[16].ACLR
Clr => DoutTemp[17].ACLR
Clr => DoutTemp[18].ACLR
Clr => DoutTemp[19].ACLR
Clr => DoutTemp[20].ACLR
Clr => DoutTemp[21].ACLR
Clr => DoutTemp[22].ACLR
Clr => DoutTemp[23].ACLR
Clr => DoutTemp[24].ACLR
Clr => DoutTemp[25].ACLR
Clr => DoutTemp[26].ACLR
Clr => DoutTemp[27].ACLR
Clr => DoutTemp[28].ACLR
Clr => DoutTemp[29].ACLR
Clr => DoutTemp[30].ACLR
Clr => DoutTemp[31].ACLR
Clr => Dout[0]~reg0.ENA
Clr => Dout[31]~reg0.ENA
Clr => Dout[30]~reg0.ENA
Clr => Dout[29]~reg0.ENA
Clr => Dout[28]~reg0.ENA
Clr => Dout[27]~reg0.ENA
Clr => Dout[26]~reg0.ENA
Clr => Dout[25]~reg0.ENA
Clr => Dout[24]~reg0.ENA
Clr => Dout[23]~reg0.ENA
Clr => Dout[22]~reg0.ENA
Clr => Dout[21]~reg0.ENA
Clr => Dout[20]~reg0.ENA
Clr => Dout[19]~reg0.ENA
Clr => Dout[18]~reg0.ENA
Clr => Dout[17]~reg0.ENA
Clr => Dout[16]~reg0.ENA
Clr => Dout[15]~reg0.ENA
Clr => Dout[14]~reg0.ENA
Clr => Dout[13]~reg0.ENA
Clr => Dout[12]~reg0.ENA
Clr => Dout[11]~reg0.ENA
Clr => Dout[10]~reg0.ENA
Clr => Dout[9]~reg0.ENA
Clr => Dout[8]~reg0.ENA
Clr => Dout[7]~reg0.ENA
Clr => Dout[6]~reg0.ENA
Clr => Dout[5]~reg0.ENA
Clr => Dout[4]~reg0.ENA
Clr => Dout[3]~reg0.ENA
Clr => Dout[2]~reg0.ENA
Clr => Dout[1]~reg0.ENA
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|ADD_ver:inst10
clk => result1[0].CLK
clk => result1[1].CLK
clk => result1[2].CLK
clk => result1[3].CLK
clk => result1[4].CLK
clk => result1[5].CLK
clk => result1[6].CLK
clk => result1[7].CLK
clk => result1[8].CLK
clk => result1[9].CLK
clk => result1[10].CLK
clk => result1[11].CLK
clk => result1[12].CLK
clk => result1[13].CLK
clk => result1[14].CLK
clk => result1[15].CLK
clk => result1[16].CLK
clk => result1[17].CLK
clk => result1[18].CLK
clk => result1[19].CLK
clk => result1[20].CLK
clk => result1[21].CLK
clk => result1[22].CLK
clk => result1[23].CLK
clk => result1[24].CLK
clk => result1[25].CLK
clk => result1[26].CLK
clk => result1[27].CLK
clk => result1[28].CLK
clk => result1[29].CLK
clk => result1[30].CLK
clk => result1[31].CLK
rst_n => result1[0].ACLR
rst_n => result1[1].ACLR
rst_n => result1[2].ACLR
rst_n => result1[3].ACLR
rst_n => result1[4].ACLR
rst_n => result1[5].ACLR
rst_n => result1[6].ACLR
rst_n => result1[7].ACLR
rst_n => result1[8].ACLR
rst_n => result1[9].ACLR
rst_n => result1[10].ACLR
rst_n => result1[11].ACLR
rst_n => result1[12].ACLR
rst_n => result1[13].ACLR
rst_n => result1[14].ACLR
rst_n => result1[15].ACLR
rst_n => result1[16].ACLR
rst_n => result1[17].ACLR
rst_n => result1[18].ACLR
rst_n => result1[19].ACLR
rst_n => result1[20].ACLR
rst_n => result1[21].ACLR
rst_n => result1[22].ACLR
rst_n => result1[23].ACLR
rst_n => result1[24].ACLR
rst_n => result1[25].ACLR
rst_n => result1[26].ACLR
rst_n => result1[27].ACLR
rst_n => result1[28].ACLR
rst_n => result1[29].ACLR
rst_n => result1[30].ACLR
rst_n => result1[31].ACLR
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
delta[0] => Add0.IN32
delta[1] => Add0.IN31
delta[2] => Add0.IN30
delta[3] => Add0.IN29
delta[4] => Add0.IN28
delta[5] => Add0.IN27
delta[6] => Add0.IN26
delta[7] => Add0.IN25
delta[8] => Add0.IN24
delta[9] => Add0.IN23
delta[10] => Add0.IN22
delta[11] => Add0.IN21
delta[12] => Add0.IN20
delta[13] => Add0.IN19
delta[14] => Add0.IN18
delta[15] => Add0.IN17
delta[16] => Add0.IN16
delta[17] => Add0.IN15
delta[18] => Add0.IN14
delta[19] => Add0.IN13
delta[20] => Add0.IN12
delta[21] => Add0.IN11
delta[22] => Add0.IN10
delta[23] => Add0.IN9
delta[24] => Add0.IN8
delta[25] => Add0.IN7
delta[26] => Add0.IN6
delta[27] => Add0.IN5
delta[28] => Add0.IN4
delta[29] => Add0.IN3
delta[30] => Add0.IN2
delta[31] => Add0.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|delta_limit:inst
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => LessThan0.IN32
datain[0] => dataout.DATAA
datain[0] => LessThan1.IN32
datain[0] => dataout.DATAA
datain[0] => dataout.DATAA
datain[1] => LessThan0.IN31
datain[1] => dataout.DATAA
datain[1] => LessThan1.IN31
datain[1] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => LessThan0.IN30
datain[2] => dataout.DATAA
datain[2] => LessThan1.IN30
datain[2] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => LessThan0.IN29
datain[3] => dataout.DATAA
datain[3] => LessThan1.IN29
datain[3] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => LessThan0.IN28
datain[4] => dataout.DATAA
datain[4] => LessThan1.IN28
datain[4] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => LessThan0.IN27
datain[5] => dataout.DATAA
datain[5] => LessThan1.IN27
datain[5] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => LessThan0.IN26
datain[6] => dataout.DATAA
datain[6] => LessThan1.IN26
datain[6] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => LessThan0.IN25
datain[7] => dataout.DATAA
datain[7] => LessThan1.IN25
datain[7] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => LessThan0.IN24
datain[8] => dataout.DATAA
datain[8] => LessThan1.IN24
datain[8] => dataout.DATAA
datain[8] => dataout.DATAA
datain[9] => LessThan0.IN23
datain[9] => dataout.DATAA
datain[9] => LessThan1.IN23
datain[9] => dataout.DATAA
datain[9] => dataout.DATAA
datain[10] => LessThan0.IN22
datain[10] => dataout.DATAA
datain[10] => LessThan1.IN22
datain[10] => dataout.DATAA
datain[10] => dataout.DATAA
datain[11] => LessThan0.IN21
datain[11] => dataout.DATAA
datain[11] => LessThan1.IN21
datain[11] => dataout.DATAA
datain[11] => dataout.DATAA
datain[12] => LessThan0.IN20
datain[12] => dataout.DATAA
datain[12] => LessThan1.IN20
datain[12] => dataout.DATAA
datain[12] => dataout.DATAA
datain[13] => LessThan0.IN19
datain[13] => dataout.DATAA
datain[13] => LessThan1.IN19
datain[13] => dataout.DATAA
datain[13] => dataout.DATAA
datain[14] => LessThan0.IN18
datain[14] => dataout.DATAA
datain[14] => LessThan1.IN18
datain[14] => dataout.DATAA
datain[14] => dataout.DATAA
datain[15] => LessThan0.IN17
datain[15] => dataout.DATAA
datain[15] => LessThan1.IN17
datain[15] => dataout.DATAA
datain[15] => dataout.DATAA
datain[16] => LessThan0.IN16
datain[16] => dataout.DATAA
datain[16] => LessThan1.IN16
datain[16] => dataout.DATAA
datain[16] => dataout.DATAA
datain[17] => LessThan0.IN15
datain[17] => dataout.DATAA
datain[17] => LessThan1.IN15
datain[17] => dataout.DATAA
datain[17] => dataout.DATAA
datain[18] => LessThan0.IN14
datain[18] => dataout.DATAA
datain[18] => LessThan1.IN14
datain[18] => dataout.DATAA
datain[18] => dataout.DATAA
datain[19] => LessThan0.IN13
datain[19] => dataout.DATAA
datain[19] => LessThan1.IN13
datain[19] => dataout.DATAA
datain[19] => dataout.DATAA
datain[20] => LessThan0.IN12
datain[20] => dataout.DATAA
datain[20] => LessThan1.IN12
datain[20] => dataout.DATAA
datain[20] => dataout.DATAA
datain[21] => LessThan0.IN11
datain[21] => dataout.DATAA
datain[21] => LessThan1.IN11
datain[21] => dataout.DATAA
datain[21] => dataout.DATAA
datain[22] => LessThan0.IN10
datain[22] => dataout.DATAA
datain[22] => LessThan1.IN10
datain[22] => dataout.DATAA
datain[22] => dataout.DATAA
datain[23] => LessThan0.IN9
datain[23] => dataout.DATAA
datain[23] => LessThan1.IN9
datain[23] => dataout.DATAA
datain[23] => dataout.DATAA
datain[24] => LessThan0.IN8
datain[24] => dataout.DATAA
datain[24] => LessThan1.IN8
datain[24] => dataout.DATAA
datain[24] => dataout.DATAA
datain[25] => LessThan0.IN7
datain[25] => dataout.DATAA
datain[25] => LessThan1.IN7
datain[25] => dataout.DATAA
datain[25] => dataout.DATAA
datain[26] => LessThan0.IN6
datain[26] => dataout.DATAA
datain[26] => LessThan1.IN6
datain[26] => dataout.DATAA
datain[26] => dataout.DATAA
datain[27] => LessThan0.IN5
datain[27] => dataout.DATAA
datain[27] => LessThan1.IN5
datain[27] => dataout.DATAA
datain[27] => dataout.DATAA
datain[28] => LessThan0.IN4
datain[28] => dataout.DATAA
datain[28] => LessThan1.IN4
datain[28] => dataout.DATAA
datain[28] => dataout.DATAA
datain[29] => LessThan0.IN3
datain[29] => dataout.DATAA
datain[29] => LessThan1.IN3
datain[29] => dataout.DATAA
datain[29] => dataout.DATAA
datain[30] => LessThan0.IN2
datain[30] => dataout.DATAA
datain[30] => LessThan1.IN2
datain[30] => dataout.DATAA
datain[30] => dataout.DATAA
datain[31] => LessThan0.IN1
datain[31] => dataout.DATAA
datain[31] => LessThan1.IN1
datain[31] => dataout.DATAA
datain[31] => dataout.DATAA
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|PI_ver:inst4
clk => preError[0].CLK
clk => preError[1].CLK
clk => preError[2].CLK
clk => preError[3].CLK
clk => preError[4].CLK
clk => preError[5].CLK
clk => preError[6].CLK
clk => preError[7].CLK
clk => preError[8].CLK
clk => preError[9].CLK
clk => preError[10].CLK
clk => preError[11].CLK
clk => preError[12].CLK
clk => preError[13].CLK
clk => preError[14].CLK
clk => preError[15].CLK
clk => preError[16].CLK
clk => preError[17].CLK
clk => preError[18].CLK
clk => preError[19].CLK
clk => preError[20].CLK
clk => preError[21].CLK
clk => preError[22].CLK
clk => preError[23].CLK
clk => preError[24].CLK
clk => preError[25].CLK
clk => preError[26].CLK
clk => preError[27].CLK
clk => preError[28].CLK
clk => preError[29].CLK
clk => preError[30].CLK
clk => preError[31].CLK
clk => Error[0].CLK
clk => Error[1].CLK
clk => Error[2].CLK
clk => Error[3].CLK
clk => Error[4].CLK
clk => Error[5].CLK
clk => Error[6].CLK
clk => Error[7].CLK
clk => Error[8].CLK
clk => Error[9].CLK
clk => Error[10].CLK
clk => Error[11].CLK
clk => Error[12].CLK
clk => Error[13].CLK
clk => Error[14].CLK
clk => Error[15].CLK
clk => Error[16].CLK
clk => Error[17].CLK
clk => Error[18].CLK
clk => Error[19].CLK
clk => Error[20].CLK
clk => Error[21].CLK
clk => Error[22].CLK
clk => Error[23].CLK
clk => Error[24].CLK
clk => Error[25].CLK
clk => Error[26].CLK
clk => Error[27].CLK
clk => Error[28].CLK
clk => Error[29].CLK
clk => Error[30].CLK
clk => Error[31].CLK
clk => B_t[0].CLK
clk => B_t[1].CLK
clk => B_t[2].CLK
clk => B_t[3].CLK
clk => B_t[4].CLK
clk => B_t[5].CLK
clk => B_t[6].CLK
clk => B_t[7].CLK
clk => B_t[8].CLK
clk => B_t[9].CLK
clk => B_t[10].CLK
clk => B_t[11].CLK
clk => B_t[12].CLK
clk => B_t[13].CLK
clk => B_t[14].CLK
clk => B_t[15].CLK
clk => B_t[16].CLK
clk => B_t[17].CLK
clk => B_t[18].CLK
clk => B_t[19].CLK
clk => B_t[20].CLK
clk => B_t[21].CLK
clk => B_t[22].CLK
clk => B_t[23].CLK
clk => B_t[24].CLK
clk => B_t[25].CLK
clk => B_t[26].CLK
clk => B_t[27].CLK
clk => B_t[28].CLK
clk => B_t[29].CLK
clk => B_t[30].CLK
clk => B_t[31].CLK
clk => A_t[0].CLK
clk => A_t[1].CLK
clk => A_t[2].CLK
clk => A_t[3].CLK
clk => A_t[4].CLK
clk => A_t[5].CLK
clk => A_t[6].CLK
clk => A_t[7].CLK
clk => A_t[8].CLK
clk => A_t[9].CLK
clk => A_t[10].CLK
clk => A_t[11].CLK
clk => A_t[12].CLK
clk => A_t[13].CLK
clk => A_t[14].CLK
clk => A_t[15].CLK
clk => A_t[16].CLK
clk => A_t[17].CLK
clk => A_t[18].CLK
clk => A_t[19].CLK
clk => A_t[20].CLK
clk => A_t[21].CLK
clk => A_t[22].CLK
clk => A_t[23].CLK
clk => A_t[24].CLK
clk => A_t[25].CLK
clk => A_t[26].CLK
clk => A_t[27].CLK
clk => A_t[28].CLK
clk => A_t[29].CLK
clk => A_t[30].CLK
clk => A_t[31].CLK
rst_n => preError[0].ACLR
rst_n => preError[1].ACLR
rst_n => preError[2].ACLR
rst_n => preError[3].ACLR
rst_n => preError[4].ACLR
rst_n => preError[5].ACLR
rst_n => preError[6].ACLR
rst_n => preError[7].ACLR
rst_n => preError[8].ACLR
rst_n => preError[9].ACLR
rst_n => preError[10].ACLR
rst_n => preError[11].ACLR
rst_n => preError[12].ACLR
rst_n => preError[13].ACLR
rst_n => preError[14].ACLR
rst_n => preError[15].ACLR
rst_n => preError[16].ACLR
rst_n => preError[17].ACLR
rst_n => preError[18].ACLR
rst_n => preError[19].ACLR
rst_n => preError[20].ACLR
rst_n => preError[21].ACLR
rst_n => preError[22].ACLR
rst_n => preError[23].ACLR
rst_n => preError[24].ACLR
rst_n => preError[25].ACLR
rst_n => preError[26].ACLR
rst_n => preError[27].ACLR
rst_n => preError[28].ACLR
rst_n => preError[29].ACLR
rst_n => preError[30].ACLR
rst_n => preError[31].ACLR
rst_n => Error[0].ACLR
rst_n => Error[1].ACLR
rst_n => Error[2].ACLR
rst_n => Error[3].ACLR
rst_n => Error[4].ACLR
rst_n => Error[5].ACLR
rst_n => Error[6].ACLR
rst_n => Error[7].ACLR
rst_n => Error[8].ACLR
rst_n => Error[9].ACLR
rst_n => Error[10].ACLR
rst_n => Error[11].ACLR
rst_n => Error[12].ACLR
rst_n => Error[13].ACLR
rst_n => Error[14].ACLR
rst_n => Error[15].ACLR
rst_n => Error[16].ACLR
rst_n => Error[17].ACLR
rst_n => Error[18].ACLR
rst_n => Error[19].ACLR
rst_n => Error[20].ACLR
rst_n => Error[21].ACLR
rst_n => Error[22].ACLR
rst_n => Error[23].ACLR
rst_n => Error[24].ACLR
rst_n => Error[25].ACLR
rst_n => Error[26].ACLR
rst_n => Error[27].ACLR
rst_n => Error[28].ACLR
rst_n => Error[29].ACLR
rst_n => Error[30].ACLR
rst_n => Error[31].ACLR
rst_n => B_t[0].ACLR
rst_n => B_t[1].PRESET
rst_n => B_t[2].ACLR
rst_n => B_t[3].ACLR
rst_n => B_t[4].PRESET
rst_n => B_t[5].ACLR
rst_n => B_t[6].PRESET
rst_n => B_t[7].PRESET
rst_n => B_t[8].ACLR
rst_n => B_t[9].ACLR
rst_n => B_t[10].ACLR
rst_n => B_t[11].ACLR
rst_n => B_t[12].ACLR
rst_n => B_t[13].ACLR
rst_n => B_t[14].ACLR
rst_n => B_t[15].ACLR
rst_n => B_t[16].ACLR
rst_n => B_t[17].ACLR
rst_n => B_t[18].ACLR
rst_n => B_t[19].ACLR
rst_n => B_t[20].ACLR
rst_n => B_t[21].ACLR
rst_n => B_t[22].ACLR
rst_n => B_t[23].ACLR
rst_n => B_t[24].ACLR
rst_n => B_t[25].ACLR
rst_n => B_t[26].ACLR
rst_n => B_t[27].ACLR
rst_n => B_t[28].ACLR
rst_n => B_t[29].ACLR
rst_n => B_t[30].ACLR
rst_n => B_t[31].ACLR
rst_n => A_t[0].ACLR
rst_n => A_t[1].ACLR
rst_n => A_t[2].ACLR
rst_n => A_t[3].PRESET
rst_n => A_t[4].ACLR
rst_n => A_t[5].PRESET
rst_n => A_t[6].PRESET
rst_n => A_t[7].ACLR
rst_n => A_t[8].PRESET
rst_n => A_t[9].ACLR
rst_n => A_t[10].ACLR
rst_n => A_t[11].ACLR
rst_n => A_t[12].ACLR
rst_n => A_t[13].ACLR
rst_n => A_t[14].ACLR
rst_n => A_t[15].ACLR
rst_n => A_t[16].ACLR
rst_n => A_t[17].ACLR
rst_n => A_t[18].ACLR
rst_n => A_t[19].ACLR
rst_n => A_t[20].ACLR
rst_n => A_t[21].ACLR
rst_n => A_t[22].ACLR
rst_n => A_t[23].ACLR
rst_n => A_t[24].ACLR
rst_n => A_t[25].ACLR
rst_n => A_t[26].ACLR
rst_n => A_t[27].ACLR
rst_n => A_t[28].ACLR
rst_n => A_t[29].ACLR
rst_n => A_t[30].ACLR
rst_n => A_t[31].ACLR
enable => preError[0].ENA
enable => Error[31].ENA
enable => Error[30].ENA
enable => Error[29].ENA
enable => Error[28].ENA
enable => Error[27].ENA
enable => Error[26].ENA
enable => Error[25].ENA
enable => Error[24].ENA
enable => Error[23].ENA
enable => Error[22].ENA
enable => Error[21].ENA
enable => Error[20].ENA
enable => Error[19].ENA
enable => Error[18].ENA
enable => Error[17].ENA
enable => Error[16].ENA
enable => Error[15].ENA
enable => Error[14].ENA
enable => Error[13].ENA
enable => Error[12].ENA
enable => Error[11].ENA
enable => Error[10].ENA
enable => Error[9].ENA
enable => Error[8].ENA
enable => Error[7].ENA
enable => Error[6].ENA
enable => Error[5].ENA
enable => Error[4].ENA
enable => Error[3].ENA
enable => Error[2].ENA
enable => Error[1].ENA
enable => Error[0].ENA
enable => preError[31].ENA
enable => preError[30].ENA
enable => preError[29].ENA
enable => preError[28].ENA
enable => preError[27].ENA
enable => preError[26].ENA
enable => preError[25].ENA
enable => preError[24].ENA
enable => preError[23].ENA
enable => preError[22].ENA
enable => preError[21].ENA
enable => preError[20].ENA
enable => preError[19].ENA
enable => preError[18].ENA
enable => preError[17].ENA
enable => preError[16].ENA
enable => preError[15].ENA
enable => preError[14].ENA
enable => preError[13].ENA
enable => preError[12].ENA
enable => preError[11].ENA
enable => preError[10].ENA
enable => preError[9].ENA
enable => preError[8].ENA
enable => preError[7].ENA
enable => preError[6].ENA
enable => preError[5].ENA
enable => preError[4].ENA
enable => preError[3].ENA
enable => preError[2].ENA
enable => preError[1].ENA
set[0] => Add0.IN64
set[1] => Add0.IN63
set[2] => Add0.IN62
set[3] => Add0.IN61
set[4] => Add0.IN60
set[5] => Add0.IN59
set[6] => Add0.IN58
set[7] => Add0.IN57
set[8] => Add0.IN56
set[9] => Add0.IN55
set[10] => Add0.IN54
set[11] => Add0.IN53
set[12] => Add0.IN52
set[13] => Add0.IN51
set[14] => Add0.IN50
set[15] => Add0.IN49
set[16] => Add0.IN48
set[17] => Add0.IN47
set[18] => Add0.IN46
set[19] => Add0.IN45
set[20] => Add0.IN44
set[21] => Add0.IN43
set[22] => Add0.IN42
set[23] => Add0.IN41
set[24] => Add0.IN40
set[25] => ~NO_FANOUT~
set[26] => ~NO_FANOUT~
set[27] => ~NO_FANOUT~
set[28] => ~NO_FANOUT~
set[29] => ~NO_FANOUT~
set[30] => ~NO_FANOUT~
set[31] => ~NO_FANOUT~
feedback[0] => Add0.IN39
feedback[1] => Add0.IN38
feedback[2] => Add0.IN37
feedback[3] => Add0.IN36
feedback[4] => Add0.IN35
feedback[5] => Add0.IN34
feedback[6] => Add0.IN33
feedback[7] => Add0.IN32
feedback[8] => Add0.IN31
feedback[9] => Add0.IN30
feedback[10] => Add0.IN29
feedback[11] => Add0.IN28
feedback[12] => Add0.IN27
feedback[13] => Add0.IN26
feedback[14] => Add0.IN25
feedback[15] => Add0.IN24
feedback[16] => Add0.IN23
feedback[17] => Add0.IN22
feedback[18] => Add0.IN21
feedback[19] => Add0.IN20
feedback[20] => Add0.IN19
feedback[21] => Add0.IN18
feedback[22] => Add0.IN17
feedback[23] => Add0.IN16
feedback[24] => Add0.IN15
feedback[25] => Add0.IN14
feedback[26] => Add0.IN13
feedback[27] => Add0.IN12
feedback[28] => Add0.IN11
feedback[29] => Add0.IN10
feedback[30] => Add0.IN9
feedback[31] => Add0.IN8
A[0] => A_t[0].DATAIN
A[1] => A_t[1].DATAIN
A[2] => A_t[2].DATAIN
A[3] => A_t[3].DATAIN
A[4] => A_t[4].DATAIN
A[5] => A_t[5].DATAIN
A[6] => A_t[6].DATAIN
A[7] => A_t[7].DATAIN
A[8] => A_t[8].DATAIN
A[9] => A_t[9].DATAIN
A[10] => A_t[10].DATAIN
A[11] => A_t[11].DATAIN
A[12] => A_t[12].DATAIN
A[13] => A_t[13].DATAIN
A[14] => A_t[14].DATAIN
A[15] => A_t[15].DATAIN
A[16] => A_t[16].DATAIN
A[17] => A_t[17].DATAIN
A[18] => A_t[18].DATAIN
A[19] => A_t[19].DATAIN
A[20] => A_t[20].DATAIN
A[21] => A_t[21].DATAIN
A[22] => A_t[22].DATAIN
A[23] => A_t[23].DATAIN
A[24] => A_t[24].DATAIN
A[25] => A_t[25].DATAIN
A[26] => A_t[26].DATAIN
A[27] => A_t[27].DATAIN
A[28] => A_t[28].DATAIN
A[29] => A_t[29].DATAIN
A[30] => A_t[30].DATAIN
A[31] => A_t[31].DATAIN
B[0] => B_t[0].DATAIN
B[1] => B_t[1].DATAIN
B[2] => B_t[2].DATAIN
B[3] => B_t[3].DATAIN
B[4] => B_t[4].DATAIN
B[5] => B_t[5].DATAIN
B[6] => B_t[6].DATAIN
B[7] => B_t[7].DATAIN
B[8] => B_t[8].DATAIN
B[9] => B_t[9].DATAIN
B[10] => B_t[10].DATAIN
B[11] => B_t[11].DATAIN
B[12] => B_t[12].DATAIN
B[13] => B_t[13].DATAIN
B[14] => B_t[14].DATAIN
B[15] => B_t[15].DATAIN
B[16] => B_t[16].DATAIN
B[17] => B_t[17].DATAIN
B[18] => B_t[18].DATAIN
B[19] => B_t[19].DATAIN
B[20] => B_t[20].DATAIN
B[21] => B_t[21].DATAIN
B[22] => B_t[22].DATAIN
B[23] => B_t[23].DATAIN
B[24] => B_t[24].DATAIN
B[25] => B_t[25].DATAIN
B[26] => B_t[26].DATAIN
B[27] => B_t[27].DATAIN
B[28] => B_t[28].DATAIN
B[29] => B_t[29].DATAIN
B[30] => B_t[30].DATAIN
B[31] => B_t[31].DATAIN
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|code_hold:inst11
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|code_hold:inst25
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst3|judgePorN:inst24
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
datain[0] => dataout.DATAA
datain[0] => Add0.IN64
datain[1] => dataout.DATAA
datain[1] => Add0.IN63
datain[2] => dataout.DATAA
datain[2] => Add0.IN62
datain[3] => dataout.DATAA
datain[3] => Add0.IN61
datain[4] => dataout.DATAA
datain[4] => Add0.IN60
datain[5] => dataout.DATAA
datain[5] => Add0.IN59
datain[6] => dataout.DATAA
datain[6] => Add0.IN58
datain[7] => dataout.DATAA
datain[7] => Add0.IN57
datain[8] => dataout.DATAA
datain[8] => Add0.IN56
datain[9] => dataout.DATAA
datain[9] => Add0.IN55
datain[10] => dataout.DATAA
datain[10] => Add0.IN54
datain[11] => dataout.DATAA
datain[11] => Add0.IN53
datain[12] => dataout.DATAA
datain[12] => Add0.IN52
datain[13] => dataout.DATAA
datain[13] => Add0.IN51
datain[14] => dataout.DATAA
datain[14] => Add0.IN50
datain[15] => dataout.DATAA
datain[15] => Add0.IN49
datain[16] => dataout.DATAA
datain[16] => Add0.IN48
datain[17] => dataout.DATAA
datain[17] => Add0.IN47
datain[18] => dataout.DATAA
datain[18] => Add0.IN46
datain[19] => dataout.DATAA
datain[19] => Add0.IN45
datain[20] => dataout.DATAA
datain[20] => Add0.IN44
datain[21] => dataout.DATAA
datain[21] => Add0.IN43
datain[22] => dataout.DATAA
datain[22] => Add0.IN42
datain[23] => dataout.DATAA
datain[23] => Add0.IN41
datain[24] => dataout.DATAA
datain[24] => Add0.IN40
datain[25] => dataout.DATAA
datain[25] => Add0.IN39
datain[26] => dataout.DATAA
datain[26] => Add0.IN38
datain[27] => dataout.DATAA
datain[27] => Add0.IN37
datain[28] => dataout.DATAA
datain[28] => Add0.IN36
datain[29] => dataout.DATAA
datain[29] => Add0.IN35
datain[30] => dataout.DATAA
datain[30] => Add0.IN34
datain[31] => dataout.DATAA
datain[31] => Add0.IN33
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT


|SMALL_V14|motorcontrol:inst3|code_hold:inst23
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4
AT <= inst1.DB_MAX_OUTPUT_PORT_TYPE
clock_in => OpenOrCloseLoop:inst27.clk
clock_in => dataprocess:inst6.clk
clock_in => controlstate:inst5.clk
clock_in => timer_ver:inst7.clk
clock_in => SwitchData:inst20.clk
clock_in => meanfilter:inst26.clk
clock_in => code_mt:inst8.clk
clock_in => one_bit_filter:inst2.clk
clock_in => one_bit_filter:inst3.clk
clock_in => code:inst22.clk
clock_in => ADD_ver:inst10.clk
clock_in => delta_limit:inst.clk
clock_in => PI_ver:inst4.clk
clock_in => code_hold:inst11.clk
clock_in => 33035:inst12.clk
clock_in => code_hold:inst25.clk
clock_in => judgePorN:inst24.clk
clock_in => code_hold:inst23.clk
reset_n => OpenOrCloseLoop:inst27.rst_n
reset_n => dataprocess:inst6.rst_n
reset_n => controlstate:inst5.rst_n
reset_n => timer_ver:inst7.rst_n
reset_n => SwitchData:inst20.rst_n
reset_n => meanfilter:inst26.rst_n
reset_n => code_mt:inst8.rst_n
reset_n => one_bit_filter:inst2.rst_n
reset_n => one_bit_filter:inst3.rst_n
reset_n => code:inst22.rst_n
reset_n => ADD_ver:inst10.rst_n
reset_n => delta_limit:inst.rst_n
reset_n => PI_ver:inst4.rst_n
reset_n => code_hold:inst11.rst_n
reset_n => 33035:inst12.rst_n
reset_n => code_hold:inst25.rst_n
reset_n => judgePorN:inst24.rst_n
reset_n => code_hold:inst23.rst_n
OpenDir => OpenOrCloseLoop:inst27.Open_dec
SigA => one_bit_filter:inst2.bit_in
SigB => one_bit_filter:inst3.bit_in
A[0] => PI_ver:inst4.A[0]
A[1] => PI_ver:inst4.A[1]
A[2] => PI_ver:inst4.A[2]
A[3] => PI_ver:inst4.A[3]
A[4] => PI_ver:inst4.A[4]
A[5] => PI_ver:inst4.A[5]
A[6] => PI_ver:inst4.A[6]
A[7] => PI_ver:inst4.A[7]
A[8] => PI_ver:inst4.A[8]
A[9] => PI_ver:inst4.A[9]
A[10] => PI_ver:inst4.A[10]
A[11] => PI_ver:inst4.A[11]
A[12] => PI_ver:inst4.A[12]
A[13] => PI_ver:inst4.A[13]
A[14] => PI_ver:inst4.A[14]
A[15] => PI_ver:inst4.A[15]
A[16] => PI_ver:inst4.A[16]
A[17] => PI_ver:inst4.A[17]
A[18] => PI_ver:inst4.A[18]
A[19] => PI_ver:inst4.A[19]
A[20] => PI_ver:inst4.A[20]
A[21] => PI_ver:inst4.A[21]
A[22] => PI_ver:inst4.A[22]
A[23] => PI_ver:inst4.A[23]
A[24] => PI_ver:inst4.A[24]
A[25] => PI_ver:inst4.A[25]
A[26] => PI_ver:inst4.A[26]
A[27] => PI_ver:inst4.A[27]
A[28] => PI_ver:inst4.A[28]
A[29] => PI_ver:inst4.A[29]
A[30] => PI_ver:inst4.A[30]
A[31] => PI_ver:inst4.A[31]
B[0] => PI_ver:inst4.B[0]
B[1] => PI_ver:inst4.B[1]
B[2] => PI_ver:inst4.B[2]
B[3] => PI_ver:inst4.B[3]
B[4] => PI_ver:inst4.B[4]
B[5] => PI_ver:inst4.B[5]
B[6] => PI_ver:inst4.B[6]
B[7] => PI_ver:inst4.B[7]
B[8] => PI_ver:inst4.B[8]
B[9] => PI_ver:inst4.B[9]
B[10] => PI_ver:inst4.B[10]
B[11] => PI_ver:inst4.B[11]
B[12] => PI_ver:inst4.B[12]
B[13] => PI_ver:inst4.B[13]
B[14] => PI_ver:inst4.B[14]
B[15] => PI_ver:inst4.B[15]
B[16] => PI_ver:inst4.B[16]
B[17] => PI_ver:inst4.B[17]
B[18] => PI_ver:inst4.B[18]
B[19] => PI_ver:inst4.B[19]
B[20] => PI_ver:inst4.B[20]
B[21] => PI_ver:inst4.B[21]
B[22] => PI_ver:inst4.B[22]
B[23] => PI_ver:inst4.B[23]
B[24] => PI_ver:inst4.B[24]
B[25] => PI_ver:inst4.B[25]
B[26] => PI_ver:inst4.B[26]
B[27] => PI_ver:inst4.B[27]
B[28] => PI_ver:inst4.B[28]
B[29] => PI_ver:inst4.B[29]
B[30] => PI_ver:inst4.B[30]
B[31] => PI_ver:inst4.B[31]
set[0] => PI_ver:inst4.set[0]
set[0] => OpenOrCloseLoop:inst27.set_Open[0]
set[1] => PI_ver:inst4.set[1]
set[1] => OpenOrCloseLoop:inst27.set_Open[1]
set[2] => PI_ver:inst4.set[2]
set[2] => OpenOrCloseLoop:inst27.set_Open[2]
set[3] => PI_ver:inst4.set[3]
set[3] => OpenOrCloseLoop:inst27.set_Open[3]
set[4] => PI_ver:inst4.set[4]
set[4] => OpenOrCloseLoop:inst27.set_Open[4]
set[5] => PI_ver:inst4.set[5]
set[5] => OpenOrCloseLoop:inst27.set_Open[5]
set[6] => PI_ver:inst4.set[6]
set[6] => OpenOrCloseLoop:inst27.set_Open[6]
set[7] => PI_ver:inst4.set[7]
set[7] => OpenOrCloseLoop:inst27.set_Open[7]
set[8] => PI_ver:inst4.set[8]
set[8] => OpenOrCloseLoop:inst27.set_Open[8]
set[9] => PI_ver:inst4.set[9]
set[9] => OpenOrCloseLoop:inst27.set_Open[9]
set[10] => PI_ver:inst4.set[10]
set[10] => OpenOrCloseLoop:inst27.set_Open[10]
set[11] => PI_ver:inst4.set[11]
set[11] => OpenOrCloseLoop:inst27.set_Open[11]
set[12] => PI_ver:inst4.set[12]
set[12] => OpenOrCloseLoop:inst27.set_Open[12]
set[13] => PI_ver:inst4.set[13]
set[13] => OpenOrCloseLoop:inst27.set_Open[13]
set[14] => PI_ver:inst4.set[14]
set[14] => OpenOrCloseLoop:inst27.set_Open[14]
set[15] => PI_ver:inst4.set[15]
set[15] => OpenOrCloseLoop:inst27.set_Open[15]
set[16] => PI_ver:inst4.set[16]
set[16] => OpenOrCloseLoop:inst27.set_Open[16]
set[17] => PI_ver:inst4.set[17]
set[17] => OpenOrCloseLoop:inst27.set_Open[17]
set[18] => PI_ver:inst4.set[18]
set[18] => OpenOrCloseLoop:inst27.set_Open[18]
set[19] => PI_ver:inst4.set[19]
set[19] => OpenOrCloseLoop:inst27.set_Open[19]
set[20] => PI_ver:inst4.set[20]
set[20] => OpenOrCloseLoop:inst27.set_Open[20]
set[21] => PI_ver:inst4.set[21]
set[21] => OpenOrCloseLoop:inst27.set_Open[21]
set[22] => PI_ver:inst4.set[22]
set[22] => OpenOrCloseLoop:inst27.set_Open[22]
set[23] => PI_ver:inst4.set[23]
set[23] => OpenOrCloseLoop:inst27.set_Open[23]
set[24] => PI_ver:inst4.set[24]
set[24] => OpenOrCloseLoop:inst27.set_Open[24]
set[25] => PI_ver:inst4.set[25]
set[25] => OpenOrCloseLoop:inst27.set_Open[25]
set[26] => PI_ver:inst4.set[26]
set[26] => OpenOrCloseLoop:inst27.set_Open[26]
set[27] => PI_ver:inst4.set[27]
set[27] => OpenOrCloseLoop:inst27.set_Open[27]
set[28] => PI_ver:inst4.set[28]
set[28] => OpenOrCloseLoop:inst27.set_Open[28]
set[29] => PI_ver:inst4.set[29]
set[29] => OpenOrCloseLoop:inst27.set_Open[29]
set[30] => PI_ver:inst4.set[30]
set[30] => OpenOrCloseLoop:inst27.set_Open[30]
set[31] => PI_ver:inst4.set[31]
set[31] => OpenOrCloseLoop:inst27.set_Open[31]
SA_in => inst28.IN0
Is_Brushless => inst32.IN0
Is_Brushless => inst30.IN0
Is_Brushless => inst31.IN0
SB_in => inst30.IN1
SC_in => inst31.IN1
overcurrent => 33035:inst12.overcurrent
BT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CT <= inst15.DB_MAX_OUTPUT_PORT_TYPE
AB <= inst17.DB_MAX_OUTPUT_PORT_TYPE
BB <= inst18.DB_MAX_OUTPUT_PORT_TYPE
CB <= inst19.DB_MAX_OUTPUT_PORT_TYPE
hull_fault <= 33035:inst12.oc
cdmt[0] <= code_hold:inst11.dataout[0]
cdmt[1] <= code_hold:inst11.dataout[1]
cdmt[2] <= code_hold:inst11.dataout[2]
cdmt[3] <= code_hold:inst11.dataout[3]
cdmt[4] <= code_hold:inst11.dataout[4]
cdmt[5] <= code_hold:inst11.dataout[5]
cdmt[6] <= code_hold:inst11.dataout[6]
cdmt[7] <= code_hold:inst11.dataout[7]
cdmt[8] <= code_hold:inst11.dataout[8]
cdmt[9] <= code_hold:inst11.dataout[9]
cdmt[10] <= code_hold:inst11.dataout[10]
cdmt[11] <= code_hold:inst11.dataout[11]
cdmt[12] <= code_hold:inst11.dataout[12]
cdmt[13] <= code_hold:inst11.dataout[13]
cdmt[14] <= code_hold:inst11.dataout[14]
cdmt[15] <= code_hold:inst11.dataout[15]
cdmt[16] <= code_hold:inst11.dataout[16]
cdmt[17] <= code_hold:inst11.dataout[17]
cdmt[18] <= code_hold:inst11.dataout[18]
cdmt[19] <= code_hold:inst11.dataout[19]
cdmt[20] <= code_hold:inst11.dataout[20]
cdmt[21] <= code_hold:inst11.dataout[21]
cdmt[22] <= code_hold:inst11.dataout[22]
cdmt[23] <= code_hold:inst11.dataout[23]
cdmt[24] <= code_hold:inst11.dataout[24]
cdmt[25] <= code_hold:inst11.dataout[25]
cdmt[26] <= code_hold:inst11.dataout[26]
cdmt[27] <= code_hold:inst11.dataout[27]
cdmt[28] <= code_hold:inst11.dataout[28]
cdmt[29] <= code_hold:inst11.dataout[29]
cdmt[30] <= code_hold:inst11.dataout[30]
cdmt[31] <= code_hold:inst11.dataout[31]
cdmt_m[0] <= code_hold:inst25.dataout[0]
cdmt_m[1] <= code_hold:inst25.dataout[1]
cdmt_m[2] <= code_hold:inst25.dataout[2]
cdmt_m[3] <= code_hold:inst25.dataout[3]
cdmt_m[4] <= code_hold:inst25.dataout[4]
cdmt_m[5] <= code_hold:inst25.dataout[5]
cdmt_m[6] <= code_hold:inst25.dataout[6]
cdmt_m[7] <= code_hold:inst25.dataout[7]
cdmt_m[8] <= code_hold:inst25.dataout[8]
cdmt_m[9] <= code_hold:inst25.dataout[9]
cdmt_m[10] <= code_hold:inst25.dataout[10]
cdmt_m[11] <= code_hold:inst25.dataout[11]
cdmt_m[12] <= code_hold:inst25.dataout[12]
cdmt_m[13] <= code_hold:inst25.dataout[13]
cdmt_m[14] <= code_hold:inst25.dataout[14]
cdmt_m[15] <= code_hold:inst25.dataout[15]
cdmt_m[16] <= code_hold:inst25.dataout[16]
cdmt_m[17] <= code_hold:inst25.dataout[17]
cdmt_m[18] <= code_hold:inst25.dataout[18]
cdmt_m[19] <= code_hold:inst25.dataout[19]
cdmt_m[20] <= code_hold:inst25.dataout[20]
cdmt_m[21] <= code_hold:inst25.dataout[21]
cdmt_m[22] <= code_hold:inst25.dataout[22]
cdmt_m[23] <= code_hold:inst25.dataout[23]
cdmt_m[24] <= code_hold:inst25.dataout[24]
cdmt_m[25] <= code_hold:inst25.dataout[25]
cdmt_m[26] <= code_hold:inst25.dataout[26]
cdmt_m[27] <= code_hold:inst25.dataout[27]
cdmt_m[28] <= code_hold:inst25.dataout[28]
cdmt_m[29] <= code_hold:inst25.dataout[29]
cdmt_m[30] <= code_hold:inst25.dataout[30]
cdmt_m[31] <= code_hold:inst25.dataout[31]
codef[0] <= meanfilter:inst26.dataout[0]
codef[1] <= meanfilter:inst26.dataout[1]
codef[2] <= meanfilter:inst26.dataout[2]
codef[3] <= meanfilter:inst26.dataout[3]
codef[4] <= meanfilter:inst26.dataout[4]
codef[5] <= meanfilter:inst26.dataout[5]
codef[6] <= meanfilter:inst26.dataout[6]
codef[7] <= meanfilter:inst26.dataout[7]
codef[8] <= meanfilter:inst26.dataout[8]
codef[9] <= meanfilter:inst26.dataout[9]
codef[10] <= meanfilter:inst26.dataout[10]
codef[11] <= meanfilter:inst26.dataout[11]
codef[12] <= meanfilter:inst26.dataout[12]
codef[13] <= meanfilter:inst26.dataout[13]
codef[14] <= meanfilter:inst26.dataout[14]
codef[15] <= meanfilter:inst26.dataout[15]
codef[16] <= meanfilter:inst26.dataout[16]
codef[17] <= meanfilter:inst26.dataout[17]
codef[18] <= meanfilter:inst26.dataout[18]
codef[19] <= meanfilter:inst26.dataout[19]
codef[20] <= meanfilter:inst26.dataout[20]
codef[21] <= meanfilter:inst26.dataout[21]
codef[22] <= meanfilter:inst26.dataout[22]
codef[23] <= meanfilter:inst26.dataout[23]
codef[24] <= meanfilter:inst26.dataout[24]
codef[25] <= meanfilter:inst26.dataout[25]
codef[26] <= meanfilter:inst26.dataout[26]
codef[27] <= meanfilter:inst26.dataout[27]
codef[28] <= meanfilter:inst26.dataout[28]
codef[29] <= meanfilter:inst26.dataout[29]
codef[30] <= meanfilter:inst26.dataout[30]
codef[31] <= meanfilter:inst26.dataout[31]
duty[0] <= judgePorN:inst24.dataout[0]
duty[1] <= judgePorN:inst24.dataout[1]
duty[2] <= judgePorN:inst24.dataout[2]
duty[3] <= judgePorN:inst24.dataout[3]
duty[4] <= judgePorN:inst24.dataout[4]
duty[5] <= judgePorN:inst24.dataout[5]
duty[6] <= judgePorN:inst24.dataout[6]
duty[7] <= judgePorN:inst24.dataout[7]
duty[8] <= judgePorN:inst24.dataout[8]
duty[9] <= judgePorN:inst24.dataout[9]
duty[10] <= judgePorN:inst24.dataout[10]
duty[11] <= judgePorN:inst24.dataout[11]
duty[12] <= judgePorN:inst24.dataout[12]
duty[13] <= judgePorN:inst24.dataout[13]
duty[14] <= judgePorN:inst24.dataout[14]
duty[15] <= judgePorN:inst24.dataout[15]
duty[16] <= judgePorN:inst24.dataout[16]
duty[17] <= judgePorN:inst24.dataout[17]
duty[18] <= judgePorN:inst24.dataout[18]
duty[19] <= judgePorN:inst24.dataout[19]
duty[20] <= judgePorN:inst24.dataout[20]
duty[21] <= judgePorN:inst24.dataout[21]
duty[22] <= judgePorN:inst24.dataout[22]
duty[23] <= judgePorN:inst24.dataout[23]
duty[24] <= judgePorN:inst24.dataout[24]
duty[25] <= judgePorN:inst24.dataout[25]
duty[26] <= judgePorN:inst24.dataout[26]
duty[27] <= judgePorN:inst24.dataout[27]
duty[28] <= judgePorN:inst24.dataout[28]
duty[29] <= judgePorN:inst24.dataout[29]
duty[30] <= judgePorN:inst24.dataout[30]
duty[31] <= judgePorN:inst24.dataout[31]


|SMALL_V14|motorcontrol:inst4|33035:inst12
AT <= inst13.DB_MAX_OUTPUT_PORT_TYPE
clk => pwm_counter:inst12.clk
clk => I2t:inst7.clk
clk => one_bit_filter:inst1.clk
clk => MC33035_ver_62:inst2.clk
clk => HULL_CHECK:inst10.clk
clk => hallfilter:inst.clk
rst_n => pwm_counter:inst12.rst_n
rst_n => I2t:inst7.rst_n
rst_n => one_bit_filter:inst1.rst_n
rst_n => MC33035_ver_62:inst2.rst_n
rst_n => HULL_CHECK:inst10.reset
rst_n => hallfilter:inst.rst_n
enable => pwm_counter:inst12.enable
enable => inst8.IN1
duty[0] => pwm_counter:inst12.duty[0]
duty[1] => pwm_counter:inst12.duty[1]
duty[2] => pwm_counter:inst12.duty[2]
duty[3] => pwm_counter:inst12.duty[3]
duty[4] => pwm_counter:inst12.duty[4]
duty[5] => pwm_counter:inst12.duty[5]
duty[6] => pwm_counter:inst12.duty[6]
duty[7] => pwm_counter:inst12.duty[7]
duty[8] => pwm_counter:inst12.duty[8]
duty[9] => pwm_counter:inst12.duty[9]
duty[10] => pwm_counter:inst12.duty[10]
duty[11] => pwm_counter:inst12.duty[11]
duty[12] => pwm_counter:inst12.duty[12]
duty[13] => pwm_counter:inst12.duty[13]
duty[14] => pwm_counter:inst12.duty[14]
duty[15] => pwm_counter:inst12.duty[15]
duty[16] => pwm_counter:inst12.duty[16]
duty[17] => pwm_counter:inst12.duty[17]
duty[18] => pwm_counter:inst12.duty[18]
duty[19] => pwm_counter:inst12.duty[19]
duty[20] => pwm_counter:inst12.duty[20]
duty[21] => pwm_counter:inst12.duty[21]
duty[22] => pwm_counter:inst12.duty[22]
duty[23] => pwm_counter:inst12.duty[23]
duty[24] => pwm_counter:inst12.duty[24]
duty[25] => pwm_counter:inst12.duty[25]
duty[26] => pwm_counter:inst12.duty[26]
duty[27] => pwm_counter:inst12.duty[27]
duty[28] => pwm_counter:inst12.duty[28]
duty[29] => pwm_counter:inst12.duty[29]
duty[30] => pwm_counter:inst12.duty[30]
duty[31] => pwm_counter:inst12.duty[31]
overcurrent => one_bit_filter:inst1.bit_in
dir => HULL_CHECK:inst10.dir
dir => MC33035_ver_62:inst2.dir
SA_in => hallfilter:inst.SA_in
SB_in => hallfilter:inst.SB_in
SC_in => hallfilter:inst.SC_in
BT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CT <= inst15.DB_MAX_OUTPUT_PORT_TYPE
AB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
BB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CB <= inst5.DB_MAX_OUTPUT_PORT_TYPE
oc <= HULL_CHECK:inst10.fault
overcurentout <= I2t:inst7.act


|SMALL_V14|motorcontrol:inst4|33035:inst12|pwm_counter:inst12
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => pwm~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => pwm~reg0.ACLR
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => pwm.OUTPUTSELECT
duty[0] => LessThan1.IN32
duty[1] => LessThan1.IN31
duty[2] => LessThan1.IN30
duty[3] => LessThan1.IN29
duty[4] => LessThan1.IN28
duty[5] => LessThan1.IN27
duty[6] => LessThan1.IN26
duty[7] => LessThan1.IN25
duty[8] => LessThan1.IN24
duty[9] => LessThan1.IN23
duty[10] => LessThan1.IN22
duty[11] => LessThan1.IN21
duty[12] => LessThan1.IN20
duty[13] => LessThan1.IN19
duty[14] => LessThan1.IN18
duty[15] => LessThan1.IN17
duty[16] => LessThan1.IN16
duty[17] => LessThan1.IN15
duty[18] => LessThan1.IN14
duty[19] => LessThan1.IN13
duty[20] => LessThan1.IN12
duty[21] => LessThan1.IN11
duty[22] => LessThan1.IN10
duty[23] => LessThan1.IN9
duty[24] => LessThan1.IN8
duty[25] => LessThan1.IN7
duty[26] => LessThan1.IN6
duty[27] => LessThan1.IN5
duty[28] => LessThan1.IN4
duty[29] => LessThan1.IN3
duty[30] => LessThan1.IN2
duty[31] => LessThan1.IN1
pwm <= pwm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|33035:inst12|I2t:inst7
clk => act~reg0.CLK
clk => flag[0].CLK
clk => flag[1].CLK
clk => flag[2].CLK
clk => flag[3].CLK
clk => flag[4].CLK
clk => flag[5].CLK
clk => flag[6].CLK
clk => flag[7].CLK
clk => flag[8].CLK
clk => flag[9].CLK
clk => flag[10].CLK
clk => flag[11].CLK
clk => flag[12].CLK
clk => flag[13].CLK
clk => flag[14].CLK
clk => flag[15].CLK
clk => flag[16].CLK
clk => flag[17].CLK
clk => flag[18].CLK
clk => flag[19].CLK
clk => flag[20].CLK
clk => flag[21].CLK
clk => flag[22].CLK
clk => flag[23].CLK
clk => flag[24].CLK
clk => flag[25].CLK
clk => flag[26].CLK
clk => flag[27].CLK
clk => flag[28].CLK
clk => flag[29].CLK
clk => flag[30].CLK
clk => flag[31].CLK
rst_n => act~reg0.PRESET
rst_n => flag[0].ACLR
rst_n => flag[1].PRESET
rst_n => flag[2].ACLR
rst_n => flag[3].ACLR
rst_n => flag[4].ACLR
rst_n => flag[5].ACLR
rst_n => flag[6].ACLR
rst_n => flag[7].ACLR
rst_n => flag[8].ACLR
rst_n => flag[9].ACLR
rst_n => flag[10].ACLR
rst_n => flag[11].ACLR
rst_n => flag[12].ACLR
rst_n => flag[13].ACLR
rst_n => flag[14].ACLR
rst_n => flag[15].ACLR
rst_n => flag[16].ACLR
rst_n => flag[17].ACLR
rst_n => flag[18].ACLR
rst_n => flag[19].ACLR
rst_n => flag[20].ACLR
rst_n => flag[21].ACLR
rst_n => flag[22].ACLR
rst_n => flag[23].ACLR
rst_n => flag[24].ACLR
rst_n => flag[25].ACLR
rst_n => flag[26].ACLR
rst_n => flag[27].ACLR
rst_n => flag[28].ACLR
rst_n => flag[29].ACLR
rst_n => flag[30].ACLR
rst_n => flag[31].ACLR
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => act.OUTPUTSELECT
act <= act~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|33035:inst12|one_bit_filter:inst1
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|33035:inst12|MC33035_ver_62:inst2
clk => fault~reg0.CLK
clk => CB~reg0.CLK
clk => BB~reg0.CLK
clk => AB~reg0.CLK
clk => CT~reg0.CLK
clk => BT~reg0.CLK
clk => AT~reg0.CLK
rst_n => fault~reg0.PRESET
rst_n => CB~reg0.ACLR
rst_n => BB~reg0.ACLR
rst_n => AB~reg0.ACLR
rst_n => CT~reg0.PRESET
rst_n => BT~reg0.PRESET
rst_n => AT~reg0.PRESET
enable => fault.OUTPUTSELECT
enable => AT.OUTPUTSELECT
enable => BT.OUTPUTSELECT
enable => CT.OUTPUTSELECT
enable => AB.OUTPUTSELECT
enable => BB.OUTPUTSELECT
enable => CB.OUTPUTSELECT
dir => Mux0.IN4
dir => Mux3.IN4
dir => Mux1.IN4
dir => Mux4.IN4
dir => Mux1.IN5
dir => Mux4.IN5
dir => Mux2.IN4
dir => Mux5.IN4
dir => Mux2.IN5
dir => Mux5.IN5
dir => Mux0.IN5
dir => Mux3.IN5
dir => Mux0.IN2
dir => Mux3.IN2
dir => Mux0.IN3
dir => Mux3.IN3
dir => Mux1.IN2
dir => Mux4.IN2
dir => Mux1.IN3
dir => Mux4.IN3
dir => Mux2.IN2
dir => Mux5.IN2
dir => Mux2.IN3
dir => Mux5.IN3
SA => Decoder0.IN0
SA => Mux0.IN6
SA => Mux1.IN6
SA => Mux2.IN6
SA => Mux3.IN6
SA => Mux4.IN6
SA => Mux5.IN6
SB => Decoder0.IN1
SB => Mux0.IN7
SB => Mux1.IN7
SB => Mux2.IN7
SB => Mux3.IN7
SB => Mux4.IN7
SB => Mux5.IN7
SC => Decoder0.IN2
SC => Mux0.IN8
SC => Mux1.IN8
SC => Mux2.IN8
SC => Mux3.IN8
SC => Mux4.IN8
SC => Mux5.IN8
AT <= AT~reg0.DB_MAX_OUTPUT_PORT_TYPE
BT <= BT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CT <= CT~reg0.DB_MAX_OUTPUT_PORT_TYPE
AB <= AB~reg0.DB_MAX_OUTPUT_PORT_TYPE
BB <= BB~reg0.DB_MAX_OUTPUT_PORT_TYPE
CB <= CB~reg0.DB_MAX_OUTPUT_PORT_TYPE
fault <= fault~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm => ~NO_FANOUT~


|SMALL_V14|motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10
clk => default_counter[0].CLK
clk => default_counter[1].CLK
clk => default_counter[2].CLK
clk => fault_counter[0].CLK
clk => fault_counter[1].CLK
clk => clk_reg[0].CLK
clk => clk_reg[1].CLK
clk => clk_reg[2].CLK
clk => clk_reg[3].CLK
clk => clk_reg[4].CLK
clk => clk_reg[5].CLK
clk => clk_reg[6].CLK
clk => clk_reg[7].CLK
clk => clk_reg[8].CLK
clk => clk_reg[9].CLK
clk => clk_reg[10].CLK
clk => clk_reg[11].CLK
clk => clk_reg[12].CLK
clk => clk_reg[13].CLK
clk => clk_reg[14].CLK
clk => clk_reg[15].CLK
clk => clk_reg[16].CLK
clk => clk_counter[0].CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
clk => clk_counter[12].CLK
clk => clk_counter[13].CLK
clk => clk_counter[14].CLK
clk => clk_counter[15].CLK
clk => clk_counter[16].CLK
clk => SC_out.CLK
clk => SB_out.CLK
clk => SA_out.CLK
clk => fault~reg0.CLK
clk => arbt.CLK
reset => default_counter[0].ACLR
reset => default_counter[1].ACLR
reset => default_counter[2].ACLR
reset => fault_counter[0].ACLR
reset => fault_counter[1].ACLR
reset => clk_reg[0].ACLR
reset => clk_reg[1].ACLR
reset => clk_reg[2].ACLR
reset => clk_reg[3].ACLR
reset => clk_reg[4].ACLR
reset => clk_reg[5].ACLR
reset => clk_reg[6].ACLR
reset => clk_reg[7].ACLR
reset => clk_reg[8].ACLR
reset => clk_reg[9].ACLR
reset => clk_reg[10].ACLR
reset => clk_reg[11].ACLR
reset => clk_reg[12].ACLR
reset => clk_reg[13].ACLR
reset => clk_reg[14].ACLR
reset => clk_reg[15].ACLR
reset => clk_reg[16].ACLR
reset => clk_counter[0].ACLR
reset => clk_counter[1].ACLR
reset => clk_counter[2].ACLR
reset => clk_counter[3].ACLR
reset => clk_counter[4].ACLR
reset => clk_counter[5].ACLR
reset => clk_counter[6].ACLR
reset => clk_counter[7].ACLR
reset => clk_counter[8].ACLR
reset => clk_counter[9].ACLR
reset => clk_counter[10].ACLR
reset => clk_counter[11].ACLR
reset => clk_counter[12].ACLR
reset => clk_counter[13].ACLR
reset => clk_counter[14].ACLR
reset => clk_counter[15].ACLR
reset => clk_counter[16].ACLR
reset => SC_out.ALOAD
reset => SB_out.ALOAD
reset => SA_out.ALOAD
reset => fault~reg0.PRESET
reset => arbt.ENA
dir => ~NO_FANOUT~
SA_in => Equal0.IN0
SA_in => Decoder0.IN0
SA_in => Mux0.IN6
SA_in => SA_out.ADATA
SA_in => SA_out.DATAIN
SB_in => Equal0.IN1
SB_in => Decoder0.IN1
SB_in => Mux0.IN7
SB_in => SB_out.ADATA
SB_in => SB_out.DATAIN
SC_in => Equal0.IN2
SC_in => Decoder0.IN2
SC_in => Mux0.IN8
SC_in => SC_out.ADATA
SC_in => SC_out.DATAIN
fault <= fault~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|33035:inst12|hallfilter:inst
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => SC_out~reg0.CLK
clk => SB_out~reg0.CLK
clk => SA_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer[0].ACLR
rst_n => buffer[1].ACLR
rst_n => buffer[2].ACLR
rst_n => SC_out~reg0.ACLR
rst_n => SB_out~reg0.ACLR
rst_n => SA_out~reg0.ACLR
SA_in => Equal0.IN0
SA_in => SA_out.DATAB
SA_in => buffer[2].DATAIN
SB_in => Equal0.IN1
SB_in => SB_out.DATAB
SB_in => buffer[1].DATAIN
SC_in => Equal0.IN2
SC_in => SC_out.DATAB
SC_in => buffer[0].DATAIN
SA_out <= SA_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SB_out <= SB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SC_out <= SC_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|OpenOrCloseLoop:inst27
clk => dir_out~reg0.CLK
clk => set[0]~reg0.CLK
clk => set[1]~reg0.CLK
clk => set[2]~reg0.CLK
clk => set[3]~reg0.CLK
clk => set[4]~reg0.CLK
clk => set[5]~reg0.CLK
clk => set[6]~reg0.CLK
clk => set[7]~reg0.CLK
clk => set[8]~reg0.CLK
clk => set[9]~reg0.CLK
clk => set[10]~reg0.CLK
clk => set[11]~reg0.CLK
clk => set[12]~reg0.CLK
clk => set[13]~reg0.CLK
clk => set[14]~reg0.CLK
clk => set[15]~reg0.CLK
clk => set[16]~reg0.CLK
clk => set[17]~reg0.CLK
clk => set[18]~reg0.CLK
clk => set[19]~reg0.CLK
clk => set[20]~reg0.CLK
clk => set[21]~reg0.CLK
clk => set[22]~reg0.CLK
clk => set[23]~reg0.CLK
clk => set[24]~reg0.CLK
clk => set[25]~reg0.CLK
clk => set[26]~reg0.CLK
clk => set[27]~reg0.CLK
clk => set[28]~reg0.CLK
clk => set[29]~reg0.CLK
clk => set[30]~reg0.CLK
clk => set[31]~reg0.CLK
rst_n => dir_out~reg0.ACLR
rst_n => set[0]~reg0.ACLR
rst_n => set[1]~reg0.ACLR
rst_n => set[2]~reg0.ACLR
rst_n => set[3]~reg0.ACLR
rst_n => set[4]~reg0.ACLR
rst_n => set[5]~reg0.ACLR
rst_n => set[6]~reg0.ACLR
rst_n => set[7]~reg0.ACLR
rst_n => set[8]~reg0.ACLR
rst_n => set[9]~reg0.ACLR
rst_n => set[10]~reg0.ACLR
rst_n => set[11]~reg0.ACLR
rst_n => set[12]~reg0.ACLR
rst_n => set[13]~reg0.ACLR
rst_n => set[14]~reg0.ACLR
rst_n => set[15]~reg0.ACLR
rst_n => set[16]~reg0.ACLR
rst_n => set[17]~reg0.ACLR
rst_n => set[18]~reg0.ACLR
rst_n => set[19]~reg0.ACLR
rst_n => set[20]~reg0.ACLR
rst_n => set[21]~reg0.ACLR
rst_n => set[22]~reg0.ACLR
rst_n => set[23]~reg0.ACLR
rst_n => set[24]~reg0.ACLR
rst_n => set[25]~reg0.ACLR
rst_n => set[26]~reg0.ACLR
rst_n => set[27]~reg0.ACLR
rst_n => set[28]~reg0.ACLR
rst_n => set[29]~reg0.ACLR
rst_n => set[30]~reg0.ACLR
rst_n => set[31]~reg0.ACLR
set[0] <= set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[1] <= set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[2] <= set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[3] <= set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[4] <= set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[5] <= set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[6] <= set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[7] <= set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[8] <= set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[9] <= set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[10] <= set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[11] <= set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[12] <= set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[13] <= set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[14] <= set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[15] <= set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[16] <= set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[17] <= set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[18] <= set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[19] <= set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[20] <= set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[21] <= set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[22] <= set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[23] <= set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[24] <= set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[25] <= set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[26] <= set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[27] <= set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[28] <= set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[29] <= set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[30] <= set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[31] <= set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => dir_out.OUTPUTSELECT
dir_in => dir_out.DATAA
set_Open[0] => set.DATAB
set_Open[0] => Equal0.IN31
set_Open[0] => Add0.IN64
set_Open[1] => set.DATAB
set_Open[1] => Equal0.IN30
set_Open[1] => Add0.IN63
set_Open[2] => set.DATAB
set_Open[2] => Equal0.IN29
set_Open[2] => Add0.IN62
set_Open[3] => set.DATAB
set_Open[3] => Equal0.IN28
set_Open[3] => Add0.IN61
set_Open[4] => set.DATAB
set_Open[4] => Equal0.IN27
set_Open[4] => Add0.IN60
set_Open[5] => set.DATAB
set_Open[5] => Equal0.IN26
set_Open[5] => Add0.IN59
set_Open[6] => set.DATAB
set_Open[6] => Equal0.IN25
set_Open[6] => Add0.IN58
set_Open[7] => set.DATAB
set_Open[7] => Equal0.IN24
set_Open[7] => Add0.IN57
set_Open[8] => set.DATAB
set_Open[8] => Equal0.IN23
set_Open[8] => Add0.IN56
set_Open[9] => set.DATAB
set_Open[9] => Equal0.IN22
set_Open[9] => Add0.IN55
set_Open[10] => set.DATAB
set_Open[10] => Equal0.IN21
set_Open[10] => Add0.IN54
set_Open[11] => set.DATAB
set_Open[11] => Equal0.IN20
set_Open[11] => Add0.IN53
set_Open[12] => set.DATAB
set_Open[12] => Equal0.IN19
set_Open[12] => Add0.IN52
set_Open[13] => set.DATAB
set_Open[13] => Equal0.IN18
set_Open[13] => Add0.IN51
set_Open[14] => set.DATAB
set_Open[14] => Equal0.IN17
set_Open[14] => Add0.IN50
set_Open[15] => set.DATAB
set_Open[15] => Equal0.IN16
set_Open[15] => Add0.IN49
set_Open[16] => set.DATAB
set_Open[16] => Equal0.IN15
set_Open[16] => Add0.IN48
set_Open[17] => set.DATAB
set_Open[17] => Equal0.IN14
set_Open[17] => Add0.IN47
set_Open[18] => set.DATAB
set_Open[18] => Equal0.IN13
set_Open[18] => Add0.IN46
set_Open[19] => set.DATAB
set_Open[19] => Equal0.IN12
set_Open[19] => Add0.IN45
set_Open[20] => set.DATAB
set_Open[20] => Equal0.IN11
set_Open[20] => Add0.IN44
set_Open[21] => set.DATAB
set_Open[21] => Equal0.IN10
set_Open[21] => Add0.IN43
set_Open[22] => set.DATAB
set_Open[22] => Equal0.IN9
set_Open[22] => Add0.IN42
set_Open[23] => set.DATAB
set_Open[23] => Equal0.IN8
set_Open[23] => Add0.IN41
set_Open[24] => set.DATAB
set_Open[24] => Equal0.IN7
set_Open[24] => Add0.IN40
set_Open[25] => set.DATAB
set_Open[25] => Equal0.IN6
set_Open[25] => Add0.IN39
set_Open[26] => set.DATAB
set_Open[26] => Equal0.IN5
set_Open[26] => Add0.IN38
set_Open[27] => set.DATAB
set_Open[27] => Equal0.IN4
set_Open[27] => Add0.IN37
set_Open[28] => set.DATAB
set_Open[28] => Equal0.IN3
set_Open[28] => Add0.IN36
set_Open[29] => set.DATAB
set_Open[29] => Equal0.IN2
set_Open[29] => Add0.IN35
set_Open[30] => set.DATAB
set_Open[30] => Equal0.IN1
set_Open[30] => Add0.IN34
set_Open[31] => set.DATAB
set_Open[31] => Add0.IN33
set_Open[31] => always0.IN1
set_Close[0] => set.DATAA
set_Close[1] => set.DATAA
set_Close[2] => set.DATAA
set_Close[3] => set.DATAA
set_Close[4] => set.DATAA
set_Close[5] => set.DATAA
set_Close[6] => set.DATAA
set_Close[7] => set.DATAA
set_Close[8] => set.DATAA
set_Close[9] => set.DATAA
set_Close[10] => set.DATAA
set_Close[11] => set.DATAA
set_Close[12] => set.DATAA
set_Close[13] => set.DATAA
set_Close[14] => set.DATAA
set_Close[15] => set.DATAA
set_Close[16] => set.DATAA
set_Close[17] => set.DATAA
set_Close[18] => set.DATAA
set_Close[19] => set.DATAA
set_Close[20] => set.DATAA
set_Close[21] => set.DATAA
set_Close[22] => set.DATAA
set_Close[23] => set.DATAA
set_Close[24] => set.DATAA
set_Close[25] => set.DATAA
set_Close[26] => set.DATAA
set_Close[27] => set.DATAA
set_Close[28] => set.DATAA
set_Close[29] => set.DATAA
set_Close[30] => set.DATAA
set_Close[31] => set.DATAA
dir_out <= dir_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|dataprocess:inst6
clk => dir~reg0.CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
rst_n => dir~reg0.ACLR
rst_n => buffer[12].ACLR
rst_n => buffer[13].ACLR
rst_n => buffer[14].ACLR
rst_n => buffer[15].ACLR
rst_n => buffer[16].ACLR
rst_n => buffer[17].ACLR
rst_n => buffer[18].ACLR
rst_n => buffer[19].ACLR
rst_n => buffer[20].ACLR
rst_n => buffer[21].ACLR
rst_n => buffer[22].ACLR
rst_n => buffer[23].ACLR
rst_n => buffer[24].ACLR
rst_n => buffer[25].ACLR
rst_n => buffer[26].ACLR
rst_n => buffer[27].ACLR
rst_n => buffer[28].ACLR
rst_n => buffer[29].ACLR
rst_n => buffer[30].ACLR
rst_n => buffer[31].ACLR
enable => buffer[31].ENA
enable => buffer[30].ENA
enable => buffer[29].ENA
enable => buffer[28].ENA
enable => buffer[27].ENA
enable => buffer[26].ENA
enable => buffer[25].ENA
enable => buffer[24].ENA
enable => buffer[23].ENA
enable => buffer[22].ENA
enable => buffer[21].ENA
enable => buffer[20].ENA
enable => buffer[19].ENA
enable => buffer[18].ENA
enable => buffer[17].ENA
enable => buffer[16].ENA
enable => buffer[15].ENA
enable => buffer[14].ENA
enable => buffer[13].ENA
enable => buffer[12].ENA
enable => dir~reg0.ENA
datain[0] => Add0.IN64
datain[1] => Add0.IN63
datain[2] => Add0.IN62
datain[3] => Add0.IN61
datain[4] => Add0.IN60
datain[5] => Add0.IN59
datain[6] => Add0.IN58
datain[7] => Add0.IN57
datain[8] => Add0.IN56
datain[9] => Add0.IN55
datain[10] => Add0.IN54
datain[11] => Add0.IN53
datain[12] => buffer.DATAB
datain[12] => Add0.IN52
datain[13] => buffer.DATAB
datain[13] => Add0.IN51
datain[14] => buffer.DATAB
datain[14] => Add0.IN50
datain[15] => buffer.DATAB
datain[15] => Add0.IN49
datain[16] => buffer.DATAB
datain[16] => Add0.IN48
datain[17] => buffer.DATAB
datain[17] => Add0.IN47
datain[18] => buffer.DATAB
datain[18] => Add0.IN46
datain[19] => buffer.DATAB
datain[19] => Add0.IN45
datain[20] => buffer.DATAB
datain[20] => Add0.IN44
datain[21] => buffer.DATAB
datain[21] => Add0.IN43
datain[22] => buffer.DATAB
datain[22] => Add0.IN42
datain[23] => buffer.DATAB
datain[23] => Add0.IN41
datain[24] => buffer.DATAB
datain[24] => Add0.IN40
datain[25] => buffer.DATAB
datain[25] => Add0.IN39
datain[26] => buffer.DATAB
datain[26] => Add0.IN38
datain[27] => buffer.DATAB
datain[27] => Add0.IN37
datain[28] => buffer.DATAB
datain[28] => Add0.IN36
datain[29] => buffer.DATAB
datain[29] => Add0.IN35
datain[30] => buffer.DATAB
datain[30] => Add0.IN34
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => Add0.IN33
datain[31] => dir~reg0.DATAIN
dataout[0] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= <GND>
dataout[21] <= <GND>
dataout[22] <= <GND>
dataout[23] <= <GND>
dataout[24] <= <GND>
dataout[25] <= <GND>
dataout[26] <= <GND>
dataout[27] <= <GND>
dataout[28] <= <GND>
dataout[29] <= <GND>
dataout[30] <= <GND>
dataout[31] <= <GND>
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[0] => ~NO_FANOUT~
feedback[1] => ~NO_FANOUT~
feedback[2] => ~NO_FANOUT~
feedback[3] => ~NO_FANOUT~
feedback[4] => ~NO_FANOUT~
feedback[5] => ~NO_FANOUT~
feedback[6] => ~NO_FANOUT~
feedback[7] => ~NO_FANOUT~
feedback[8] => ~NO_FANOUT~
feedback[9] => ~NO_FANOUT~
feedback[10] => ~NO_FANOUT~
feedback[11] => ~NO_FANOUT~
feedback[12] => ~NO_FANOUT~
feedback[13] => ~NO_FANOUT~
feedback[14] => ~NO_FANOUT~
feedback[15] => ~NO_FANOUT~
feedback[16] => ~NO_FANOUT~
feedback[17] => ~NO_FANOUT~
feedback[18] => ~NO_FANOUT~
feedback[19] => ~NO_FANOUT~
feedback[20] => ~NO_FANOUT~
feedback[21] => ~NO_FANOUT~
feedback[22] => ~NO_FANOUT~
feedback[23] => ~NO_FANOUT~
feedback[24] => ~NO_FANOUT~
feedback[25] => ~NO_FANOUT~
feedback[26] => ~NO_FANOUT~
feedback[27] => ~NO_FANOUT~
feedback[28] => ~NO_FANOUT~
feedback[29] => ~NO_FANOUT~
feedback[30] => ~NO_FANOUT~
feedback[31] => ~NO_FANOUT~


|SMALL_V14|motorcontrol:inst4|controlstate:inst5
clk => ADD_en~reg0.CLK
clk => mc_en~reg0.CLK
clk => dp_en~reg0.CLK
clk => dl_en~reg0.CLK
clk => PI_en~reg0.CLK
clk => filter_en~reg0.CLK
clk => cod_clr~reg0.CLK
clk => cod_start~reg0.CLK
clk => state~11.DATAIN
rst_n => ADD_en~reg0.ACLR
rst_n => mc_en~reg0.ACLR
rst_n => dp_en~reg0.ACLR
rst_n => dl_en~reg0.ACLR
rst_n => PI_en~reg0.ACLR
rst_n => filter_en~reg0.ACLR
rst_n => cod_clr~reg0.ACLR
rst_n => cod_start~reg0.ACLR
rst_n => state~13.DATAIN
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
cod_start <= cod_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
cod_clr <= cod_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
PI_en <= PI_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dl_en <= dl_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_en <= ADD_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_en <= dp_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
mc_en <= mc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_en <= filter_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT


|SMALL_V14|motorcontrol:inst4|timer_ver:inst7
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => en_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => en_out~reg0.ACLR
en_out <= en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|SwitchData:inst20
datainm[0] => LessThan0.IN32
datainm[0] => LessThan1.IN32
datainm[0] => dataout.DATAA
datainm[1] => LessThan0.IN31
datainm[1] => LessThan1.IN31
datainm[1] => dataout.DATAA
datainm[2] => LessThan0.IN30
datainm[2] => LessThan1.IN30
datainm[2] => dataout.DATAA
datainm[3] => LessThan0.IN29
datainm[3] => LessThan1.IN29
datainm[3] => dataout.DATAA
datainm[4] => LessThan0.IN28
datainm[4] => LessThan1.IN28
datainm[4] => dataout.DATAA
datainm[5] => LessThan0.IN27
datainm[5] => LessThan1.IN27
datainm[5] => dataout.DATAA
datainm[6] => LessThan0.IN26
datainm[6] => LessThan1.IN26
datainm[6] => dataout.DATAA
datainm[7] => LessThan0.IN25
datainm[7] => LessThan1.IN25
datainm[7] => dataout.DATAA
datainm[8] => Add0.IN48
datainm[8] => Add1.IN48
datainm[8] => dataout.DATAA
datainm[9] => Add0.IN47
datainm[9] => Add1.IN47
datainm[9] => dataout.DATAA
datainm[10] => Add0.IN46
datainm[10] => Add1.IN46
datainm[10] => dataout.DATAA
datainm[11] => Add0.IN45
datainm[11] => Add1.IN45
datainm[11] => dataout.DATAA
datainm[12] => Add0.IN44
datainm[12] => Add1.IN44
datainm[12] => dataout.DATAA
datainm[13] => Add0.IN43
datainm[13] => Add1.IN43
datainm[13] => dataout.DATAA
datainm[14] => Add0.IN42
datainm[14] => Add1.IN42
datainm[14] => dataout.DATAA
datainm[15] => Add0.IN41
datainm[15] => Add1.IN41
datainm[15] => dataout.DATAA
datainm[16] => Add0.IN40
datainm[16] => Add1.IN40
datainm[16] => dataout.DATAA
datainm[17] => Add0.IN39
datainm[17] => Add1.IN39
datainm[17] => dataout.DATAA
datainm[18] => Add0.IN38
datainm[18] => Add1.IN38
datainm[18] => dataout.DATAA
datainm[19] => Add0.IN37
datainm[19] => Add1.IN37
datainm[19] => dataout.DATAA
datainm[20] => Add0.IN36
datainm[20] => Add1.IN36
datainm[20] => dataout.DATAA
datainm[21] => Add0.IN35
datainm[21] => Add1.IN35
datainm[21] => dataout.DATAA
datainm[22] => Add0.IN34
datainm[22] => Add1.IN34
datainm[22] => dataout.DATAA
datainm[23] => Add0.IN33
datainm[23] => Add1.IN33
datainm[23] => dataout.DATAA
datainm[24] => Add0.IN32
datainm[24] => Add1.IN32
datainm[24] => dataout.DATAA
datainm[25] => Add0.IN31
datainm[25] => Add1.IN31
datainm[25] => dataout.DATAA
datainm[26] => Add0.IN30
datainm[26] => Add1.IN30
datainm[26] => dataout.DATAA
datainm[27] => Add0.IN29
datainm[27] => Add1.IN29
datainm[27] => dataout.DATAA
datainm[28] => Add0.IN28
datainm[28] => Add1.IN28
datainm[28] => dataout.DATAA
datainm[29] => Add0.IN27
datainm[29] => Add1.IN27
datainm[29] => dataout.DATAA
datainm[30] => Add0.IN26
datainm[30] => Add1.IN26
datainm[30] => dataout.DATAA
datainm[31] => Add0.IN25
datainm[31] => Add1.IN25
datainm[31] => dataout.DATAA
datainf[0] => LessThan0.IN64
datainf[0] => LessThan1.IN64
datainf[0] => dataout.DATAB
datainf[1] => LessThan0.IN63
datainf[1] => LessThan1.IN63
datainf[1] => dataout.DATAB
datainf[2] => LessThan0.IN62
datainf[2] => LessThan1.IN62
datainf[2] => dataout.DATAB
datainf[3] => LessThan0.IN61
datainf[3] => LessThan1.IN61
datainf[3] => dataout.DATAB
datainf[4] => LessThan0.IN60
datainf[4] => LessThan1.IN60
datainf[4] => dataout.DATAB
datainf[5] => LessThan0.IN59
datainf[5] => LessThan1.IN59
datainf[5] => dataout.DATAB
datainf[6] => LessThan0.IN58
datainf[6] => LessThan1.IN58
datainf[6] => dataout.DATAB
datainf[7] => LessThan0.IN57
datainf[7] => LessThan1.IN57
datainf[7] => dataout.DATAB
datainf[8] => LessThan0.IN56
datainf[8] => LessThan1.IN56
datainf[8] => dataout.DATAB
datainf[9] => LessThan0.IN55
datainf[9] => LessThan1.IN55
datainf[9] => dataout.DATAB
datainf[10] => LessThan0.IN54
datainf[10] => LessThan1.IN54
datainf[10] => dataout.DATAB
datainf[11] => LessThan0.IN53
datainf[11] => LessThan1.IN53
datainf[11] => dataout.DATAB
datainf[12] => LessThan0.IN52
datainf[12] => LessThan1.IN52
datainf[12] => dataout.DATAB
datainf[13] => LessThan0.IN51
datainf[13] => LessThan1.IN51
datainf[13] => dataout.DATAB
datainf[14] => LessThan0.IN50
datainf[14] => LessThan1.IN50
datainf[14] => dataout.DATAB
datainf[15] => LessThan0.IN49
datainf[15] => LessThan1.IN49
datainf[15] => dataout.DATAB
datainf[16] => LessThan0.IN48
datainf[16] => LessThan1.IN48
datainf[16] => dataout.DATAB
datainf[17] => LessThan0.IN47
datainf[17] => LessThan1.IN47
datainf[17] => dataout.DATAB
datainf[18] => LessThan0.IN46
datainf[18] => LessThan1.IN46
datainf[18] => dataout.DATAB
datainf[19] => LessThan0.IN45
datainf[19] => LessThan1.IN45
datainf[19] => dataout.DATAB
datainf[20] => LessThan0.IN44
datainf[20] => LessThan1.IN44
datainf[20] => dataout.DATAB
datainf[21] => LessThan0.IN43
datainf[21] => LessThan1.IN43
datainf[21] => dataout.DATAB
datainf[22] => LessThan0.IN42
datainf[22] => LessThan1.IN42
datainf[22] => dataout.DATAB
datainf[23] => LessThan0.IN41
datainf[23] => LessThan1.IN41
datainf[23] => dataout.DATAB
datainf[24] => LessThan0.IN40
datainf[24] => LessThan1.IN40
datainf[24] => dataout.DATAB
datainf[25] => LessThan0.IN39
datainf[25] => LessThan1.IN39
datainf[25] => dataout.DATAB
datainf[26] => LessThan0.IN38
datainf[26] => LessThan1.IN38
datainf[26] => dataout.DATAB
datainf[27] => LessThan0.IN37
datainf[27] => LessThan1.IN37
datainf[27] => dataout.DATAB
datainf[28] => LessThan0.IN36
datainf[28] => LessThan1.IN36
datainf[28] => dataout.DATAB
datainf[29] => LessThan0.IN35
datainf[29] => LessThan1.IN35
datainf[29] => dataout.DATAB
datainf[30] => LessThan0.IN34
datainf[30] => LessThan1.IN34
datainf[30] => dataout.DATAB
datainf[31] => LessThan0.IN33
datainf[31] => LessThan1.IN33
datainf[31] => dataout.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => overout~reg0.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
rst_n => overout~reg0.ENA
over => overout~reg0.DATAIN
over => dataout[31]~reg0.ENA
over => dataout[30]~reg0.ENA
over => dataout[29]~reg0.ENA
over => dataout[28]~reg0.ENA
over => dataout[27]~reg0.ENA
over => dataout[26]~reg0.ENA
over => dataout[25]~reg0.ENA
over => dataout[24]~reg0.ENA
over => dataout[23]~reg0.ENA
over => dataout[22]~reg0.ENA
over => dataout[21]~reg0.ENA
over => dataout[20]~reg0.ENA
over => dataout[19]~reg0.ENA
over => dataout[18]~reg0.ENA
over => dataout[17]~reg0.ENA
over => dataout[16]~reg0.ENA
over => dataout[15]~reg0.ENA
over => dataout[14]~reg0.ENA
over => dataout[13]~reg0.ENA
over => dataout[12]~reg0.ENA
over => dataout[11]~reg0.ENA
over => dataout[10]~reg0.ENA
over => dataout[9]~reg0.ENA
over => dataout[8]~reg0.ENA
over => dataout[7]~reg0.ENA
over => dataout[6]~reg0.ENA
over => dataout[5]~reg0.ENA
over => dataout[4]~reg0.ENA
over => dataout[3]~reg0.ENA
over => dataout[2]~reg0.ENA
over => dataout[1]~reg0.ENA
over => dataout[0]~reg0.ENA
overout <= overout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|meanfilter:inst26
datain[0] => data1[0].DATAIN
datain[1] => data1[1].DATAIN
datain[2] => data1[2].DATAIN
datain[3] => data1[3].DATAIN
datain[4] => data1[4].DATAIN
datain[5] => data1[5].DATAIN
datain[6] => data1[6].DATAIN
datain[7] => data1[7].DATAIN
datain[8] => data1[8].DATAIN
datain[9] => data1[9].DATAIN
datain[10] => data1[10].DATAIN
datain[11] => data1[11].DATAIN
datain[12] => data1[12].DATAIN
datain[13] => data1[13].DATAIN
datain[14] => data1[14].DATAIN
datain[15] => data1[15].DATAIN
datain[16] => data1[16].DATAIN
datain[17] => data1[17].DATAIN
datain[18] => data1[18].DATAIN
datain[19] => data1[19].DATAIN
datain[20] => data1[20].DATAIN
datain[21] => data1[21].DATAIN
datain[22] => data1[22].DATAIN
datain[23] => data1[23].DATAIN
datain[24] => data1[24].DATAIN
datain[25] => data1[25].DATAIN
datain[26] => data1[26].DATAIN
datain[27] => data1[27].DATAIN
datain[28] => data1[28].DATAIN
datain[29] => data1[29].DATAIN
datain[30] => data1[30].DATAIN
datain[31] => data1[31].DATAIN
enable => always0.IN1
enable => over.OUTPUTSELECT
rst_n => data8[0].ACLR
rst_n => data8[1].ACLR
rst_n => data8[2].ACLR
rst_n => data8[3].ACLR
rst_n => data8[4].ACLR
rst_n => data8[5].ACLR
rst_n => data8[6].ACLR
rst_n => data8[7].ACLR
rst_n => data8[8].ACLR
rst_n => data8[9].ACLR
rst_n => data8[10].ACLR
rst_n => data8[11].ACLR
rst_n => data8[12].ACLR
rst_n => data8[13].ACLR
rst_n => data8[14].ACLR
rst_n => data8[15].ACLR
rst_n => data8[16].ACLR
rst_n => data8[17].ACLR
rst_n => data8[18].ACLR
rst_n => data8[19].ACLR
rst_n => data8[20].ACLR
rst_n => data8[21].ACLR
rst_n => data8[22].ACLR
rst_n => data8[23].ACLR
rst_n => data8[24].ACLR
rst_n => data8[25].ACLR
rst_n => data8[26].ACLR
rst_n => data8[27].ACLR
rst_n => data8[28].ACLR
rst_n => data8[29].ACLR
rst_n => data8[30].ACLR
rst_n => data8[31].ACLR
rst_n => data7[0].ACLR
rst_n => data7[1].ACLR
rst_n => data7[2].ACLR
rst_n => data7[3].ACLR
rst_n => data7[4].ACLR
rst_n => data7[5].ACLR
rst_n => data7[6].ACLR
rst_n => data7[7].ACLR
rst_n => data7[8].ACLR
rst_n => data7[9].ACLR
rst_n => data7[10].ACLR
rst_n => data7[11].ACLR
rst_n => data7[12].ACLR
rst_n => data7[13].ACLR
rst_n => data7[14].ACLR
rst_n => data7[15].ACLR
rst_n => data7[16].ACLR
rst_n => data7[17].ACLR
rst_n => data7[18].ACLR
rst_n => data7[19].ACLR
rst_n => data7[20].ACLR
rst_n => data7[21].ACLR
rst_n => data7[22].ACLR
rst_n => data7[23].ACLR
rst_n => data7[24].ACLR
rst_n => data7[25].ACLR
rst_n => data7[26].ACLR
rst_n => data7[27].ACLR
rst_n => data7[28].ACLR
rst_n => data7[29].ACLR
rst_n => data7[30].ACLR
rst_n => data7[31].ACLR
rst_n => data6[0].ACLR
rst_n => data6[1].ACLR
rst_n => data6[2].ACLR
rst_n => data6[3].ACLR
rst_n => data6[4].ACLR
rst_n => data6[5].ACLR
rst_n => data6[6].ACLR
rst_n => data6[7].ACLR
rst_n => data6[8].ACLR
rst_n => data6[9].ACLR
rst_n => data6[10].ACLR
rst_n => data6[11].ACLR
rst_n => data6[12].ACLR
rst_n => data6[13].ACLR
rst_n => data6[14].ACLR
rst_n => data6[15].ACLR
rst_n => data6[16].ACLR
rst_n => data6[17].ACLR
rst_n => data6[18].ACLR
rst_n => data6[19].ACLR
rst_n => data6[20].ACLR
rst_n => data6[21].ACLR
rst_n => data6[22].ACLR
rst_n => data6[23].ACLR
rst_n => data6[24].ACLR
rst_n => data6[25].ACLR
rst_n => data6[26].ACLR
rst_n => data6[27].ACLR
rst_n => data6[28].ACLR
rst_n => data6[29].ACLR
rst_n => data6[30].ACLR
rst_n => data6[31].ACLR
rst_n => data5[0].ACLR
rst_n => data5[1].ACLR
rst_n => data5[2].ACLR
rst_n => data5[3].ACLR
rst_n => data5[4].ACLR
rst_n => data5[5].ACLR
rst_n => data5[6].ACLR
rst_n => data5[7].ACLR
rst_n => data5[8].ACLR
rst_n => data5[9].ACLR
rst_n => data5[10].ACLR
rst_n => data5[11].ACLR
rst_n => data5[12].ACLR
rst_n => data5[13].ACLR
rst_n => data5[14].ACLR
rst_n => data5[15].ACLR
rst_n => data5[16].ACLR
rst_n => data5[17].ACLR
rst_n => data5[18].ACLR
rst_n => data5[19].ACLR
rst_n => data5[20].ACLR
rst_n => data5[21].ACLR
rst_n => data5[22].ACLR
rst_n => data5[23].ACLR
rst_n => data5[24].ACLR
rst_n => data5[25].ACLR
rst_n => data5[26].ACLR
rst_n => data5[27].ACLR
rst_n => data5[28].ACLR
rst_n => data5[29].ACLR
rst_n => data5[30].ACLR
rst_n => data5[31].ACLR
rst_n => data4[0].ACLR
rst_n => data4[1].ACLR
rst_n => data4[2].ACLR
rst_n => data4[3].ACLR
rst_n => data4[4].ACLR
rst_n => data4[5].ACLR
rst_n => data4[6].ACLR
rst_n => data4[7].ACLR
rst_n => data4[8].ACLR
rst_n => data4[9].ACLR
rst_n => data4[10].ACLR
rst_n => data4[11].ACLR
rst_n => data4[12].ACLR
rst_n => data4[13].ACLR
rst_n => data4[14].ACLR
rst_n => data4[15].ACLR
rst_n => data4[16].ACLR
rst_n => data4[17].ACLR
rst_n => data4[18].ACLR
rst_n => data4[19].ACLR
rst_n => data4[20].ACLR
rst_n => data4[21].ACLR
rst_n => data4[22].ACLR
rst_n => data4[23].ACLR
rst_n => data4[24].ACLR
rst_n => data4[25].ACLR
rst_n => data4[26].ACLR
rst_n => data4[27].ACLR
rst_n => data4[28].ACLR
rst_n => data4[29].ACLR
rst_n => data4[30].ACLR
rst_n => data4[31].ACLR
rst_n => data3[0].ACLR
rst_n => data3[1].ACLR
rst_n => data3[2].ACLR
rst_n => data3[3].ACLR
rst_n => data3[4].ACLR
rst_n => data3[5].ACLR
rst_n => data3[6].ACLR
rst_n => data3[7].ACLR
rst_n => data3[8].ACLR
rst_n => data3[9].ACLR
rst_n => data3[10].ACLR
rst_n => data3[11].ACLR
rst_n => data3[12].ACLR
rst_n => data3[13].ACLR
rst_n => data3[14].ACLR
rst_n => data3[15].ACLR
rst_n => data3[16].ACLR
rst_n => data3[17].ACLR
rst_n => data3[18].ACLR
rst_n => data3[19].ACLR
rst_n => data3[20].ACLR
rst_n => data3[21].ACLR
rst_n => data3[22].ACLR
rst_n => data3[23].ACLR
rst_n => data3[24].ACLR
rst_n => data3[25].ACLR
rst_n => data3[26].ACLR
rst_n => data3[27].ACLR
rst_n => data3[28].ACLR
rst_n => data3[29].ACLR
rst_n => data3[30].ACLR
rst_n => data3[31].ACLR
rst_n => data2[0].ACLR
rst_n => data2[1].ACLR
rst_n => data2[2].ACLR
rst_n => data2[3].ACLR
rst_n => data2[4].ACLR
rst_n => data2[5].ACLR
rst_n => data2[6].ACLR
rst_n => data2[7].ACLR
rst_n => data2[8].ACLR
rst_n => data2[9].ACLR
rst_n => data2[10].ACLR
rst_n => data2[11].ACLR
rst_n => data2[12].ACLR
rst_n => data2[13].ACLR
rst_n => data2[14].ACLR
rst_n => data2[15].ACLR
rst_n => data2[16].ACLR
rst_n => data2[17].ACLR
rst_n => data2[18].ACLR
rst_n => data2[19].ACLR
rst_n => data2[20].ACLR
rst_n => data2[21].ACLR
rst_n => data2[22].ACLR
rst_n => data2[23].ACLR
rst_n => data2[24].ACLR
rst_n => data2[25].ACLR
rst_n => data2[26].ACLR
rst_n => data2[27].ACLR
rst_n => data2[28].ACLR
rst_n => data2[29].ACLR
rst_n => data2[30].ACLR
rst_n => data2[31].ACLR
rst_n => data1[0].ACLR
rst_n => data1[1].ACLR
rst_n => data1[2].ACLR
rst_n => data1[3].ACLR
rst_n => data1[4].ACLR
rst_n => data1[5].ACLR
rst_n => data1[6].ACLR
rst_n => data1[7].ACLR
rst_n => data1[8].ACLR
rst_n => data1[9].ACLR
rst_n => data1[10].ACLR
rst_n => data1[11].ACLR
rst_n => data1[12].ACLR
rst_n => data1[13].ACLR
rst_n => data1[14].ACLR
rst_n => data1[15].ACLR
rst_n => data1[16].ACLR
rst_n => data1[17].ACLR
rst_n => data1[18].ACLR
rst_n => data1[19].ACLR
rst_n => data1[20].ACLR
rst_n => data1[21].ACLR
rst_n => data1[22].ACLR
rst_n => data1[23].ACLR
rst_n => data1[24].ACLR
rst_n => data1[25].ACLR
rst_n => data1[26].ACLR
rst_n => data1[27].ACLR
rst_n => data1[28].ACLR
rst_n => data1[29].ACLR
rst_n => data1[30].ACLR
rst_n => data1[31].ACLR
rst_n => over~reg0.ENA
clk => over~reg0.CLK
clk => data8[0].CLK
clk => data8[1].CLK
clk => data8[2].CLK
clk => data8[3].CLK
clk => data8[4].CLK
clk => data8[5].CLK
clk => data8[6].CLK
clk => data8[7].CLK
clk => data8[8].CLK
clk => data8[9].CLK
clk => data8[10].CLK
clk => data8[11].CLK
clk => data8[12].CLK
clk => data8[13].CLK
clk => data8[14].CLK
clk => data8[15].CLK
clk => data8[16].CLK
clk => data8[17].CLK
clk => data8[18].CLK
clk => data8[19].CLK
clk => data8[20].CLK
clk => data8[21].CLK
clk => data8[22].CLK
clk => data8[23].CLK
clk => data8[24].CLK
clk => data8[25].CLK
clk => data8[26].CLK
clk => data8[27].CLK
clk => data8[28].CLK
clk => data8[29].CLK
clk => data8[30].CLK
clk => data8[31].CLK
clk => data7[0].CLK
clk => data7[1].CLK
clk => data7[2].CLK
clk => data7[3].CLK
clk => data7[4].CLK
clk => data7[5].CLK
clk => data7[6].CLK
clk => data7[7].CLK
clk => data7[8].CLK
clk => data7[9].CLK
clk => data7[10].CLK
clk => data7[11].CLK
clk => data7[12].CLK
clk => data7[13].CLK
clk => data7[14].CLK
clk => data7[15].CLK
clk => data7[16].CLK
clk => data7[17].CLK
clk => data7[18].CLK
clk => data7[19].CLK
clk => data7[20].CLK
clk => data7[21].CLK
clk => data7[22].CLK
clk => data7[23].CLK
clk => data7[24].CLK
clk => data7[25].CLK
clk => data7[26].CLK
clk => data7[27].CLK
clk => data7[28].CLK
clk => data7[29].CLK
clk => data7[30].CLK
clk => data7[31].CLK
clk => data6[0].CLK
clk => data6[1].CLK
clk => data6[2].CLK
clk => data6[3].CLK
clk => data6[4].CLK
clk => data6[5].CLK
clk => data6[6].CLK
clk => data6[7].CLK
clk => data6[8].CLK
clk => data6[9].CLK
clk => data6[10].CLK
clk => data6[11].CLK
clk => data6[12].CLK
clk => data6[13].CLK
clk => data6[14].CLK
clk => data6[15].CLK
clk => data6[16].CLK
clk => data6[17].CLK
clk => data6[18].CLK
clk => data6[19].CLK
clk => data6[20].CLK
clk => data6[21].CLK
clk => data6[22].CLK
clk => data6[23].CLK
clk => data6[24].CLK
clk => data6[25].CLK
clk => data6[26].CLK
clk => data6[27].CLK
clk => data6[28].CLK
clk => data6[29].CLK
clk => data6[30].CLK
clk => data6[31].CLK
clk => data5[0].CLK
clk => data5[1].CLK
clk => data5[2].CLK
clk => data5[3].CLK
clk => data5[4].CLK
clk => data5[5].CLK
clk => data5[6].CLK
clk => data5[7].CLK
clk => data5[8].CLK
clk => data5[9].CLK
clk => data5[10].CLK
clk => data5[11].CLK
clk => data5[12].CLK
clk => data5[13].CLK
clk => data5[14].CLK
clk => data5[15].CLK
clk => data5[16].CLK
clk => data5[17].CLK
clk => data5[18].CLK
clk => data5[19].CLK
clk => data5[20].CLK
clk => data5[21].CLK
clk => data5[22].CLK
clk => data5[23].CLK
clk => data5[24].CLK
clk => data5[25].CLK
clk => data5[26].CLK
clk => data5[27].CLK
clk => data5[28].CLK
clk => data5[29].CLK
clk => data5[30].CLK
clk => data5[31].CLK
clk => data4[0].CLK
clk => data4[1].CLK
clk => data4[2].CLK
clk => data4[3].CLK
clk => data4[4].CLK
clk => data4[5].CLK
clk => data4[6].CLK
clk => data4[7].CLK
clk => data4[8].CLK
clk => data4[9].CLK
clk => data4[10].CLK
clk => data4[11].CLK
clk => data4[12].CLK
clk => data4[13].CLK
clk => data4[14].CLK
clk => data4[15].CLK
clk => data4[16].CLK
clk => data4[17].CLK
clk => data4[18].CLK
clk => data4[19].CLK
clk => data4[20].CLK
clk => data4[21].CLK
clk => data4[22].CLK
clk => data4[23].CLK
clk => data4[24].CLK
clk => data4[25].CLK
clk => data4[26].CLK
clk => data4[27].CLK
clk => data4[28].CLK
clk => data4[29].CLK
clk => data4[30].CLK
clk => data4[31].CLK
clk => data3[0].CLK
clk => data3[1].CLK
clk => data3[2].CLK
clk => data3[3].CLK
clk => data3[4].CLK
clk => data3[5].CLK
clk => data3[6].CLK
clk => data3[7].CLK
clk => data3[8].CLK
clk => data3[9].CLK
clk => data3[10].CLK
clk => data3[11].CLK
clk => data3[12].CLK
clk => data3[13].CLK
clk => data3[14].CLK
clk => data3[15].CLK
clk => data3[16].CLK
clk => data3[17].CLK
clk => data3[18].CLK
clk => data3[19].CLK
clk => data3[20].CLK
clk => data3[21].CLK
clk => data3[22].CLK
clk => data3[23].CLK
clk => data3[24].CLK
clk => data3[25].CLK
clk => data3[26].CLK
clk => data3[27].CLK
clk => data3[28].CLK
clk => data3[29].CLK
clk => data3[30].CLK
clk => data3[31].CLK
clk => data2[0].CLK
clk => data2[1].CLK
clk => data2[2].CLK
clk => data2[3].CLK
clk => data2[4].CLK
clk => data2[5].CLK
clk => data2[6].CLK
clk => data2[7].CLK
clk => data2[8].CLK
clk => data2[9].CLK
clk => data2[10].CLK
clk => data2[11].CLK
clk => data2[12].CLK
clk => data2[13].CLK
clk => data2[14].CLK
clk => data2[15].CLK
clk => data2[16].CLK
clk => data2[17].CLK
clk => data2[18].CLK
clk => data2[19].CLK
clk => data2[20].CLK
clk => data2[21].CLK
clk => data2[22].CLK
clk => data2[23].CLK
clk => data2[24].CLK
clk => data2[25].CLK
clk => data2[26].CLK
clk => data2[27].CLK
clk => data2[28].CLK
clk => data2[29].CLK
clk => data2[30].CLK
clk => data2[31].CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
dataout[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
over <= over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|code_mt:inst8
clk => DoutM[0]~reg0.CLK
clk => DoutM[1]~reg0.CLK
clk => DoutM[2]~reg0.CLK
clk => DoutM[3]~reg0.CLK
clk => DoutM[4]~reg0.CLK
clk => DoutM[5]~reg0.CLK
clk => DoutM[6]~reg0.CLK
clk => DoutM[7]~reg0.CLK
clk => DoutM[8]~reg0.CLK
clk => DoutM[9]~reg0.CLK
clk => DoutM[10]~reg0.CLK
clk => DoutM[11]~reg0.CLK
clk => DoutM[12]~reg0.CLK
clk => DoutM[13]~reg0.CLK
clk => DoutM[14]~reg0.CLK
clk => DoutM[15]~reg0.CLK
clk => DoutM[16]~reg0.CLK
clk => DoutM[17]~reg0.CLK
clk => DoutM[18]~reg0.CLK
clk => DoutM[19]~reg0.CLK
clk => DoutM[20]~reg0.CLK
clk => DoutM[21]~reg0.CLK
clk => DoutM[22]~reg0.CLK
clk => DoutM[23]~reg0.CLK
clk => DoutM[24]~reg0.CLK
clk => DoutM[25]~reg0.CLK
clk => DoutM[26]~reg0.CLK
clk => DoutM[27]~reg0.CLK
clk => DoutM[28]~reg0.CLK
clk => DoutM[29]~reg0.CLK
clk => DoutM[30]~reg0.CLK
clk => DoutM[31]~reg0.CLK
clk => countreg1[0].CLK
clk => countreg1[1].CLK
clk => countreg1[2].CLK
clk => countreg1[3].CLK
clk => countreg1[4].CLK
clk => countreg1[5].CLK
clk => countreg1[6].CLK
clk => countreg1[7].CLK
clk => countreg1[8].CLK
clk => countreg1[9].CLK
clk => countreg1[10].CLK
clk => countreg1[11].CLK
clk => countreg1[12].CLK
clk => countreg1[13].CLK
clk => countreg1[14].CLK
clk => countreg1[15].CLK
clk => countreg1[16].CLK
clk => countreg1[17].CLK
clk => countreg1[18].CLK
clk => countreg1[19].CLK
clk => countreg1[20].CLK
clk => countreg1[21].CLK
clk => countreg1[22].CLK
clk => countreg1[23].CLK
clk => countreg1[24].CLK
clk => countreg1[25].CLK
clk => countreg1[26].CLK
clk => countreg1[27].CLK
clk => countreg1[28].CLK
clk => countreg1[29].CLK
clk => countreg1[30].CLK
clk => countreg1[31].CLK
clk => Dout1[0].CLK
clk => Dout1[1].CLK
clk => Dout1[2].CLK
clk => Dout1[3].CLK
clk => Dout1[4].CLK
clk => Dout1[5].CLK
clk => Dout1[6].CLK
clk => Dout1[7].CLK
clk => Dout1[8].CLK
clk => Dout1[9].CLK
clk => Dout1[10].CLK
clk => Dout1[11].CLK
clk => Dout1[12].CLK
clk => Dout1[13].CLK
clk => Dout1[14].CLK
clk => Dout1[15].CLK
clk => Dout1[16].CLK
clk => Dout1[17].CLK
clk => Dout1[18].CLK
clk => Dout1[19].CLK
clk => Dout1[20].CLK
clk => Dout1[21].CLK
clk => Dout1[22].CLK
clk => Dout1[23].CLK
clk => Dout1[24].CLK
clk => Dout1[25].CLK
clk => Dout1[26].CLK
clk => Dout1[27].CLK
clk => Dout1[28].CLK
clk => Dout1[29].CLK
clk => Dout1[30].CLK
clk => Dout1[31].CLK
clk => countreg[0].CLK
clk => countreg[1].CLK
clk => countreg[2].CLK
clk => countreg[3].CLK
clk => countreg[4].CLK
clk => countreg[5].CLK
clk => countreg[6].CLK
clk => countreg[7].CLK
clk => countreg[8].CLK
clk => countreg[9].CLK
clk => countreg[10].CLK
clk => countreg[11].CLK
clk => countreg[12].CLK
clk => countreg[13].CLK
clk => countreg[14].CLK
clk => countreg[15].CLK
clk => countreg[16].CLK
clk => countreg[17].CLK
clk => countreg[18].CLK
clk => countreg[19].CLK
clk => countreg[20].CLK
clk => countreg[21].CLK
clk => countreg[22].CLK
clk => countreg[23].CLK
clk => countreg[24].CLK
clk => countreg[25].CLK
clk => countreg[26].CLK
clk => countreg[27].CLK
clk => countreg[28].CLK
clk => countreg[29].CLK
clk => countreg[30].CLK
clk => countreg[31].CLK
clk => count1[0].CLK
clk => count1[1].CLK
clk => count1[2].CLK
clk => count1[3].CLK
clk => count1[4].CLK
clk => count1[5].CLK
clk => count1[6].CLK
clk => count1[7].CLK
clk => count1[8].CLK
clk => count1[9].CLK
clk => count1[10].CLK
clk => count1[11].CLK
clk => count1[12].CLK
clk => count1[13].CLK
clk => count1[14].CLK
clk => count1[15].CLK
clk => count1[16].CLK
clk => count1[17].CLK
clk => count1[18].CLK
clk => count1[19].CLK
clk => count1[20].CLK
clk => count1[21].CLK
clk => count1[22].CLK
clk => count1[23].CLK
clk => count1[24].CLK
clk => count1[25].CLK
clk => count1[26].CLK
clk => count1[27].CLK
clk => count1[28].CLK
clk => count1[29].CLK
clk => count1[30].CLK
clk => count1[31].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
clk => Dout[16]~reg0.CLK
clk => Dout[17]~reg0.CLK
clk => Dout[18]~reg0.CLK
clk => Dout[19]~reg0.CLK
clk => Dout[20]~reg0.CLK
clk => Dout[21]~reg0.CLK
clk => Dout[22]~reg0.CLK
clk => Dout[23]~reg0.CLK
clk => Dout[24]~reg0.CLK
clk => Dout[25]~reg0.CLK
clk => Dout[26]~reg0.CLK
clk => Dout[27]~reg0.CLK
clk => Dout[28]~reg0.CLK
clk => Dout[29]~reg0.CLK
clk => Dout[30]~reg0.CLK
clk => Dout[31]~reg0.CLK
clk => LastSigB.CLK
clk => LastSigA.CLK
clk => ClkOut.CLK
clk => DirOut.CLK
rst_n => DirOut.OUTPUTSELECT
rst_n => LastSigB.ENA
rst_n => LastSigA.ENA
rst_n => ClkOut.ENA
SigA => always0.IN1
SigA => always0.IN1
SigA => LastSigA.DATAIN
SigB => always0.IN1
SigB => always0.IN1
SigB => DirOut.DATAB
SigB => LastSigB.DATAIN
Start => always1.IN1
Clr => countreg1[0].ACLR
Clr => countreg1[1].ACLR
Clr => countreg1[2].ACLR
Clr => countreg1[3].ACLR
Clr => countreg1[4].ACLR
Clr => countreg1[5].ACLR
Clr => countreg1[6].ACLR
Clr => countreg1[7].ACLR
Clr => countreg1[8].ACLR
Clr => countreg1[9].ACLR
Clr => countreg1[10].ACLR
Clr => countreg1[11].ACLR
Clr => countreg1[12].ACLR
Clr => countreg1[13].ACLR
Clr => countreg1[14].ACLR
Clr => countreg1[15].ACLR
Clr => countreg1[16].ACLR
Clr => countreg1[17].ACLR
Clr => countreg1[18].ACLR
Clr => countreg1[19].ACLR
Clr => countreg1[20].ACLR
Clr => countreg1[21].ACLR
Clr => countreg1[22].ACLR
Clr => countreg1[23].ACLR
Clr => countreg1[24].ACLR
Clr => countreg1[25].ACLR
Clr => countreg1[26].ACLR
Clr => countreg1[27].ACLR
Clr => countreg1[28].ACLR
Clr => countreg1[29].ACLR
Clr => countreg1[30].ACLR
Clr => countreg1[31].ACLR
Clr => Dout1[0].ACLR
Clr => Dout1[1].ACLR
Clr => Dout1[2].ACLR
Clr => Dout1[3].ACLR
Clr => Dout1[4].ACLR
Clr => Dout1[5].ACLR
Clr => Dout1[6].ACLR
Clr => Dout1[7].ACLR
Clr => Dout1[8].ACLR
Clr => Dout1[9].ACLR
Clr => Dout1[10].ACLR
Clr => Dout1[11].ACLR
Clr => Dout1[12].ACLR
Clr => Dout1[13].ACLR
Clr => Dout1[14].ACLR
Clr => Dout1[15].ACLR
Clr => Dout1[16].ACLR
Clr => Dout1[17].ACLR
Clr => Dout1[18].ACLR
Clr => Dout1[19].ACLR
Clr => Dout1[20].ACLR
Clr => Dout1[21].ACLR
Clr => Dout1[22].ACLR
Clr => Dout1[23].ACLR
Clr => Dout1[24].ACLR
Clr => Dout1[25].ACLR
Clr => Dout1[26].ACLR
Clr => Dout1[27].ACLR
Clr => Dout1[28].ACLR
Clr => Dout1[29].ACLR
Clr => Dout1[30].ACLR
Clr => Dout1[31].ACLR
Clr => count1[0].ACLR
Clr => count1[1].ACLR
Clr => count1[2].ACLR
Clr => count1[3].ACLR
Clr => count1[4].ACLR
Clr => count1[5].ACLR
Clr => count1[6].ACLR
Clr => count1[7].ACLR
Clr => count1[8].ACLR
Clr => count1[9].ACLR
Clr => count1[10].ACLR
Clr => count1[11].ACLR
Clr => count1[12].ACLR
Clr => count1[13].ACLR
Clr => count1[14].ACLR
Clr => count1[15].ACLR
Clr => count1[16].ACLR
Clr => count1[17].ACLR
Clr => count1[18].ACLR
Clr => count1[19].ACLR
Clr => count1[20].ACLR
Clr => count1[21].ACLR
Clr => count1[22].ACLR
Clr => count1[23].ACLR
Clr => count1[24].ACLR
Clr => count1[25].ACLR
Clr => count1[26].ACLR
Clr => count1[27].ACLR
Clr => count1[28].ACLR
Clr => count1[29].ACLR
Clr => count1[30].ACLR
Clr => count1[31].ACLR
Clr => Dout[0]~reg0.ACLR
Clr => Dout[1]~reg0.ACLR
Clr => Dout[2]~reg0.ACLR
Clr => Dout[3]~reg0.ACLR
Clr => Dout[4]~reg0.ACLR
Clr => Dout[5]~reg0.ACLR
Clr => Dout[6]~reg0.ACLR
Clr => Dout[7]~reg0.ACLR
Clr => Dout[8]~reg0.ACLR
Clr => Dout[9]~reg0.ACLR
Clr => Dout[10]~reg0.ACLR
Clr => Dout[11]~reg0.ACLR
Clr => Dout[12]~reg0.ACLR
Clr => Dout[13]~reg0.ACLR
Clr => Dout[14]~reg0.ACLR
Clr => Dout[15]~reg0.ACLR
Clr => Dout[16]~reg0.ACLR
Clr => Dout[17]~reg0.ACLR
Clr => Dout[18]~reg0.ACLR
Clr => Dout[19]~reg0.ACLR
Clr => Dout[20]~reg0.ACLR
Clr => Dout[21]~reg0.ACLR
Clr => Dout[22]~reg0.ACLR
Clr => Dout[23]~reg0.ACLR
Clr => Dout[24]~reg0.ACLR
Clr => Dout[25]~reg0.ACLR
Clr => Dout[26]~reg0.ACLR
Clr => Dout[27]~reg0.ACLR
Clr => Dout[28]~reg0.ACLR
Clr => Dout[29]~reg0.ACLR
Clr => Dout[30]~reg0.ACLR
Clr => Dout[31]~reg0.ACLR
Clr => DoutM[0]~reg0.ENA
Clr => count[31].ENA
Clr => count[30].ENA
Clr => count[29].ENA
Clr => count[28].ENA
Clr => count[27].ENA
Clr => count[26].ENA
Clr => count[25].ENA
Clr => count[24].ENA
Clr => count[23].ENA
Clr => count[22].ENA
Clr => count[21].ENA
Clr => count[20].ENA
Clr => count[19].ENA
Clr => count[18].ENA
Clr => count[17].ENA
Clr => count[16].ENA
Clr => count[15].ENA
Clr => count[14].ENA
Clr => count[13].ENA
Clr => count[12].ENA
Clr => count[11].ENA
Clr => count[10].ENA
Clr => count[9].ENA
Clr => count[8].ENA
Clr => count[7].ENA
Clr => count[6].ENA
Clr => count[5].ENA
Clr => count[4].ENA
Clr => count[3].ENA
Clr => count[2].ENA
Clr => count[1].ENA
Clr => count[0].ENA
Clr => countreg[31].ENA
Clr => countreg[30].ENA
Clr => countreg[29].ENA
Clr => countreg[28].ENA
Clr => countreg[27].ENA
Clr => countreg[26].ENA
Clr => countreg[25].ENA
Clr => countreg[24].ENA
Clr => countreg[23].ENA
Clr => countreg[22].ENA
Clr => countreg[21].ENA
Clr => countreg[20].ENA
Clr => countreg[19].ENA
Clr => countreg[18].ENA
Clr => countreg[17].ENA
Clr => countreg[16].ENA
Clr => countreg[15].ENA
Clr => countreg[14].ENA
Clr => countreg[13].ENA
Clr => countreg[12].ENA
Clr => countreg[11].ENA
Clr => countreg[10].ENA
Clr => countreg[9].ENA
Clr => countreg[8].ENA
Clr => countreg[7].ENA
Clr => countreg[6].ENA
Clr => countreg[5].ENA
Clr => countreg[4].ENA
Clr => countreg[3].ENA
Clr => countreg[2].ENA
Clr => countreg[1].ENA
Clr => countreg[0].ENA
Clr => DoutM[31]~reg0.ENA
Clr => DoutM[30]~reg0.ENA
Clr => DoutM[29]~reg0.ENA
Clr => DoutM[28]~reg0.ENA
Clr => DoutM[27]~reg0.ENA
Clr => DoutM[26]~reg0.ENA
Clr => DoutM[25]~reg0.ENA
Clr => DoutM[24]~reg0.ENA
Clr => DoutM[23]~reg0.ENA
Clr => DoutM[22]~reg0.ENA
Clr => DoutM[21]~reg0.ENA
Clr => DoutM[20]~reg0.ENA
Clr => DoutM[19]~reg0.ENA
Clr => DoutM[18]~reg0.ENA
Clr => DoutM[17]~reg0.ENA
Clr => DoutM[16]~reg0.ENA
Clr => DoutM[15]~reg0.ENA
Clr => DoutM[14]~reg0.ENA
Clr => DoutM[13]~reg0.ENA
Clr => DoutM[12]~reg0.ENA
Clr => DoutM[11]~reg0.ENA
Clr => DoutM[10]~reg0.ENA
Clr => DoutM[9]~reg0.ENA
Clr => DoutM[8]~reg0.ENA
Clr => DoutM[7]~reg0.ENA
Clr => DoutM[6]~reg0.ENA
Clr => DoutM[5]~reg0.ENA
Clr => DoutM[4]~reg0.ENA
Clr => DoutM[3]~reg0.ENA
Clr => DoutM[2]~reg0.ENA
Clr => DoutM[1]~reg0.ENA
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[0] <= DoutM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[1] <= DoutM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[2] <= DoutM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[3] <= DoutM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[4] <= DoutM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[5] <= DoutM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[6] <= DoutM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[7] <= DoutM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[8] <= DoutM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[9] <= DoutM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[10] <= DoutM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[11] <= DoutM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[12] <= DoutM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[13] <= DoutM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[14] <= DoutM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[15] <= DoutM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[16] <= DoutM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[17] <= DoutM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[18] <= DoutM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[19] <= DoutM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[20] <= DoutM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[21] <= DoutM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[22] <= DoutM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[23] <= DoutM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[24] <= DoutM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[25] <= DoutM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[26] <= DoutM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[27] <= DoutM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[28] <= DoutM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[29] <= DoutM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[30] <= DoutM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[31] <= DoutM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|one_bit_filter:inst2
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|one_bit_filter:inst3
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|code:inst22
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
clk => Dout[16]~reg0.CLK
clk => Dout[17]~reg0.CLK
clk => Dout[18]~reg0.CLK
clk => Dout[19]~reg0.CLK
clk => Dout[20]~reg0.CLK
clk => Dout[21]~reg0.CLK
clk => Dout[22]~reg0.CLK
clk => Dout[23]~reg0.CLK
clk => Dout[24]~reg0.CLK
clk => Dout[25]~reg0.CLK
clk => Dout[26]~reg0.CLK
clk => Dout[27]~reg0.CLK
clk => Dout[28]~reg0.CLK
clk => Dout[29]~reg0.CLK
clk => Dout[30]~reg0.CLK
clk => Dout[31]~reg0.CLK
clk => DoutTemp[0].CLK
clk => DoutTemp[1].CLK
clk => DoutTemp[2].CLK
clk => DoutTemp[3].CLK
clk => DoutTemp[4].CLK
clk => DoutTemp[5].CLK
clk => DoutTemp[6].CLK
clk => DoutTemp[7].CLK
clk => DoutTemp[8].CLK
clk => DoutTemp[9].CLK
clk => DoutTemp[10].CLK
clk => DoutTemp[11].CLK
clk => DoutTemp[12].CLK
clk => DoutTemp[13].CLK
clk => DoutTemp[14].CLK
clk => DoutTemp[15].CLK
clk => DoutTemp[16].CLK
clk => DoutTemp[17].CLK
clk => DoutTemp[18].CLK
clk => DoutTemp[19].CLK
clk => DoutTemp[20].CLK
clk => DoutTemp[21].CLK
clk => DoutTemp[22].CLK
clk => DoutTemp[23].CLK
clk => DoutTemp[24].CLK
clk => DoutTemp[25].CLK
clk => DoutTemp[26].CLK
clk => DoutTemp[27].CLK
clk => DoutTemp[28].CLK
clk => DoutTemp[29].CLK
clk => DoutTemp[30].CLK
clk => DoutTemp[31].CLK
clk => LastSigB.CLK
clk => LastSigA.CLK
clk => ClkOut.CLK
clk => DirOut.CLK
rst_n => DirOut.OUTPUTSELECT
rst_n => LastSigB.ENA
rst_n => LastSigA.ENA
rst_n => ClkOut.ENA
SigA => always0.IN1
SigA => always0.IN1
SigA => LastSigA.DATAIN
SigB => always0.IN1
SigB => always0.IN1
SigB => DirOut.DATAB
SigB => LastSigB.DATAIN
Start => always1.IN1
Clr => DoutTemp[0].ACLR
Clr => DoutTemp[1].ACLR
Clr => DoutTemp[2].ACLR
Clr => DoutTemp[3].ACLR
Clr => DoutTemp[4].ACLR
Clr => DoutTemp[5].ACLR
Clr => DoutTemp[6].ACLR
Clr => DoutTemp[7].ACLR
Clr => DoutTemp[8].ACLR
Clr => DoutTemp[9].ACLR
Clr => DoutTemp[10].ACLR
Clr => DoutTemp[11].ACLR
Clr => DoutTemp[12].ACLR
Clr => DoutTemp[13].ACLR
Clr => DoutTemp[14].ACLR
Clr => DoutTemp[15].ACLR
Clr => DoutTemp[16].ACLR
Clr => DoutTemp[17].ACLR
Clr => DoutTemp[18].ACLR
Clr => DoutTemp[19].ACLR
Clr => DoutTemp[20].ACLR
Clr => DoutTemp[21].ACLR
Clr => DoutTemp[22].ACLR
Clr => DoutTemp[23].ACLR
Clr => DoutTemp[24].ACLR
Clr => DoutTemp[25].ACLR
Clr => DoutTemp[26].ACLR
Clr => DoutTemp[27].ACLR
Clr => DoutTemp[28].ACLR
Clr => DoutTemp[29].ACLR
Clr => DoutTemp[30].ACLR
Clr => DoutTemp[31].ACLR
Clr => Dout[0]~reg0.ENA
Clr => Dout[31]~reg0.ENA
Clr => Dout[30]~reg0.ENA
Clr => Dout[29]~reg0.ENA
Clr => Dout[28]~reg0.ENA
Clr => Dout[27]~reg0.ENA
Clr => Dout[26]~reg0.ENA
Clr => Dout[25]~reg0.ENA
Clr => Dout[24]~reg0.ENA
Clr => Dout[23]~reg0.ENA
Clr => Dout[22]~reg0.ENA
Clr => Dout[21]~reg0.ENA
Clr => Dout[20]~reg0.ENA
Clr => Dout[19]~reg0.ENA
Clr => Dout[18]~reg0.ENA
Clr => Dout[17]~reg0.ENA
Clr => Dout[16]~reg0.ENA
Clr => Dout[15]~reg0.ENA
Clr => Dout[14]~reg0.ENA
Clr => Dout[13]~reg0.ENA
Clr => Dout[12]~reg0.ENA
Clr => Dout[11]~reg0.ENA
Clr => Dout[10]~reg0.ENA
Clr => Dout[9]~reg0.ENA
Clr => Dout[8]~reg0.ENA
Clr => Dout[7]~reg0.ENA
Clr => Dout[6]~reg0.ENA
Clr => Dout[5]~reg0.ENA
Clr => Dout[4]~reg0.ENA
Clr => Dout[3]~reg0.ENA
Clr => Dout[2]~reg0.ENA
Clr => Dout[1]~reg0.ENA
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|ADD_ver:inst10
clk => result1[0].CLK
clk => result1[1].CLK
clk => result1[2].CLK
clk => result1[3].CLK
clk => result1[4].CLK
clk => result1[5].CLK
clk => result1[6].CLK
clk => result1[7].CLK
clk => result1[8].CLK
clk => result1[9].CLK
clk => result1[10].CLK
clk => result1[11].CLK
clk => result1[12].CLK
clk => result1[13].CLK
clk => result1[14].CLK
clk => result1[15].CLK
clk => result1[16].CLK
clk => result1[17].CLK
clk => result1[18].CLK
clk => result1[19].CLK
clk => result1[20].CLK
clk => result1[21].CLK
clk => result1[22].CLK
clk => result1[23].CLK
clk => result1[24].CLK
clk => result1[25].CLK
clk => result1[26].CLK
clk => result1[27].CLK
clk => result1[28].CLK
clk => result1[29].CLK
clk => result1[30].CLK
clk => result1[31].CLK
rst_n => result1[0].ACLR
rst_n => result1[1].ACLR
rst_n => result1[2].ACLR
rst_n => result1[3].ACLR
rst_n => result1[4].ACLR
rst_n => result1[5].ACLR
rst_n => result1[6].ACLR
rst_n => result1[7].ACLR
rst_n => result1[8].ACLR
rst_n => result1[9].ACLR
rst_n => result1[10].ACLR
rst_n => result1[11].ACLR
rst_n => result1[12].ACLR
rst_n => result1[13].ACLR
rst_n => result1[14].ACLR
rst_n => result1[15].ACLR
rst_n => result1[16].ACLR
rst_n => result1[17].ACLR
rst_n => result1[18].ACLR
rst_n => result1[19].ACLR
rst_n => result1[20].ACLR
rst_n => result1[21].ACLR
rst_n => result1[22].ACLR
rst_n => result1[23].ACLR
rst_n => result1[24].ACLR
rst_n => result1[25].ACLR
rst_n => result1[26].ACLR
rst_n => result1[27].ACLR
rst_n => result1[28].ACLR
rst_n => result1[29].ACLR
rst_n => result1[30].ACLR
rst_n => result1[31].ACLR
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
delta[0] => Add0.IN32
delta[1] => Add0.IN31
delta[2] => Add0.IN30
delta[3] => Add0.IN29
delta[4] => Add0.IN28
delta[5] => Add0.IN27
delta[6] => Add0.IN26
delta[7] => Add0.IN25
delta[8] => Add0.IN24
delta[9] => Add0.IN23
delta[10] => Add0.IN22
delta[11] => Add0.IN21
delta[12] => Add0.IN20
delta[13] => Add0.IN19
delta[14] => Add0.IN18
delta[15] => Add0.IN17
delta[16] => Add0.IN16
delta[17] => Add0.IN15
delta[18] => Add0.IN14
delta[19] => Add0.IN13
delta[20] => Add0.IN12
delta[21] => Add0.IN11
delta[22] => Add0.IN10
delta[23] => Add0.IN9
delta[24] => Add0.IN8
delta[25] => Add0.IN7
delta[26] => Add0.IN6
delta[27] => Add0.IN5
delta[28] => Add0.IN4
delta[29] => Add0.IN3
delta[30] => Add0.IN2
delta[31] => Add0.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|delta_limit:inst
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => LessThan0.IN32
datain[0] => dataout.DATAA
datain[0] => LessThan1.IN32
datain[0] => dataout.DATAA
datain[0] => dataout.DATAA
datain[1] => LessThan0.IN31
datain[1] => dataout.DATAA
datain[1] => LessThan1.IN31
datain[1] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => LessThan0.IN30
datain[2] => dataout.DATAA
datain[2] => LessThan1.IN30
datain[2] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => LessThan0.IN29
datain[3] => dataout.DATAA
datain[3] => LessThan1.IN29
datain[3] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => LessThan0.IN28
datain[4] => dataout.DATAA
datain[4] => LessThan1.IN28
datain[4] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => LessThan0.IN27
datain[5] => dataout.DATAA
datain[5] => LessThan1.IN27
datain[5] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => LessThan0.IN26
datain[6] => dataout.DATAA
datain[6] => LessThan1.IN26
datain[6] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => LessThan0.IN25
datain[7] => dataout.DATAA
datain[7] => LessThan1.IN25
datain[7] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => LessThan0.IN24
datain[8] => dataout.DATAA
datain[8] => LessThan1.IN24
datain[8] => dataout.DATAA
datain[8] => dataout.DATAA
datain[9] => LessThan0.IN23
datain[9] => dataout.DATAA
datain[9] => LessThan1.IN23
datain[9] => dataout.DATAA
datain[9] => dataout.DATAA
datain[10] => LessThan0.IN22
datain[10] => dataout.DATAA
datain[10] => LessThan1.IN22
datain[10] => dataout.DATAA
datain[10] => dataout.DATAA
datain[11] => LessThan0.IN21
datain[11] => dataout.DATAA
datain[11] => LessThan1.IN21
datain[11] => dataout.DATAA
datain[11] => dataout.DATAA
datain[12] => LessThan0.IN20
datain[12] => dataout.DATAA
datain[12] => LessThan1.IN20
datain[12] => dataout.DATAA
datain[12] => dataout.DATAA
datain[13] => LessThan0.IN19
datain[13] => dataout.DATAA
datain[13] => LessThan1.IN19
datain[13] => dataout.DATAA
datain[13] => dataout.DATAA
datain[14] => LessThan0.IN18
datain[14] => dataout.DATAA
datain[14] => LessThan1.IN18
datain[14] => dataout.DATAA
datain[14] => dataout.DATAA
datain[15] => LessThan0.IN17
datain[15] => dataout.DATAA
datain[15] => LessThan1.IN17
datain[15] => dataout.DATAA
datain[15] => dataout.DATAA
datain[16] => LessThan0.IN16
datain[16] => dataout.DATAA
datain[16] => LessThan1.IN16
datain[16] => dataout.DATAA
datain[16] => dataout.DATAA
datain[17] => LessThan0.IN15
datain[17] => dataout.DATAA
datain[17] => LessThan1.IN15
datain[17] => dataout.DATAA
datain[17] => dataout.DATAA
datain[18] => LessThan0.IN14
datain[18] => dataout.DATAA
datain[18] => LessThan1.IN14
datain[18] => dataout.DATAA
datain[18] => dataout.DATAA
datain[19] => LessThan0.IN13
datain[19] => dataout.DATAA
datain[19] => LessThan1.IN13
datain[19] => dataout.DATAA
datain[19] => dataout.DATAA
datain[20] => LessThan0.IN12
datain[20] => dataout.DATAA
datain[20] => LessThan1.IN12
datain[20] => dataout.DATAA
datain[20] => dataout.DATAA
datain[21] => LessThan0.IN11
datain[21] => dataout.DATAA
datain[21] => LessThan1.IN11
datain[21] => dataout.DATAA
datain[21] => dataout.DATAA
datain[22] => LessThan0.IN10
datain[22] => dataout.DATAA
datain[22] => LessThan1.IN10
datain[22] => dataout.DATAA
datain[22] => dataout.DATAA
datain[23] => LessThan0.IN9
datain[23] => dataout.DATAA
datain[23] => LessThan1.IN9
datain[23] => dataout.DATAA
datain[23] => dataout.DATAA
datain[24] => LessThan0.IN8
datain[24] => dataout.DATAA
datain[24] => LessThan1.IN8
datain[24] => dataout.DATAA
datain[24] => dataout.DATAA
datain[25] => LessThan0.IN7
datain[25] => dataout.DATAA
datain[25] => LessThan1.IN7
datain[25] => dataout.DATAA
datain[25] => dataout.DATAA
datain[26] => LessThan0.IN6
datain[26] => dataout.DATAA
datain[26] => LessThan1.IN6
datain[26] => dataout.DATAA
datain[26] => dataout.DATAA
datain[27] => LessThan0.IN5
datain[27] => dataout.DATAA
datain[27] => LessThan1.IN5
datain[27] => dataout.DATAA
datain[27] => dataout.DATAA
datain[28] => LessThan0.IN4
datain[28] => dataout.DATAA
datain[28] => LessThan1.IN4
datain[28] => dataout.DATAA
datain[28] => dataout.DATAA
datain[29] => LessThan0.IN3
datain[29] => dataout.DATAA
datain[29] => LessThan1.IN3
datain[29] => dataout.DATAA
datain[29] => dataout.DATAA
datain[30] => LessThan0.IN2
datain[30] => dataout.DATAA
datain[30] => LessThan1.IN2
datain[30] => dataout.DATAA
datain[30] => dataout.DATAA
datain[31] => LessThan0.IN1
datain[31] => dataout.DATAA
datain[31] => LessThan1.IN1
datain[31] => dataout.DATAA
datain[31] => dataout.DATAA
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|PI_ver:inst4
clk => preError[0].CLK
clk => preError[1].CLK
clk => preError[2].CLK
clk => preError[3].CLK
clk => preError[4].CLK
clk => preError[5].CLK
clk => preError[6].CLK
clk => preError[7].CLK
clk => preError[8].CLK
clk => preError[9].CLK
clk => preError[10].CLK
clk => preError[11].CLK
clk => preError[12].CLK
clk => preError[13].CLK
clk => preError[14].CLK
clk => preError[15].CLK
clk => preError[16].CLK
clk => preError[17].CLK
clk => preError[18].CLK
clk => preError[19].CLK
clk => preError[20].CLK
clk => preError[21].CLK
clk => preError[22].CLK
clk => preError[23].CLK
clk => preError[24].CLK
clk => preError[25].CLK
clk => preError[26].CLK
clk => preError[27].CLK
clk => preError[28].CLK
clk => preError[29].CLK
clk => preError[30].CLK
clk => preError[31].CLK
clk => Error[0].CLK
clk => Error[1].CLK
clk => Error[2].CLK
clk => Error[3].CLK
clk => Error[4].CLK
clk => Error[5].CLK
clk => Error[6].CLK
clk => Error[7].CLK
clk => Error[8].CLK
clk => Error[9].CLK
clk => Error[10].CLK
clk => Error[11].CLK
clk => Error[12].CLK
clk => Error[13].CLK
clk => Error[14].CLK
clk => Error[15].CLK
clk => Error[16].CLK
clk => Error[17].CLK
clk => Error[18].CLK
clk => Error[19].CLK
clk => Error[20].CLK
clk => Error[21].CLK
clk => Error[22].CLK
clk => Error[23].CLK
clk => Error[24].CLK
clk => Error[25].CLK
clk => Error[26].CLK
clk => Error[27].CLK
clk => Error[28].CLK
clk => Error[29].CLK
clk => Error[30].CLK
clk => Error[31].CLK
clk => B_t[0].CLK
clk => B_t[1].CLK
clk => B_t[2].CLK
clk => B_t[3].CLK
clk => B_t[4].CLK
clk => B_t[5].CLK
clk => B_t[6].CLK
clk => B_t[7].CLK
clk => B_t[8].CLK
clk => B_t[9].CLK
clk => B_t[10].CLK
clk => B_t[11].CLK
clk => B_t[12].CLK
clk => B_t[13].CLK
clk => B_t[14].CLK
clk => B_t[15].CLK
clk => B_t[16].CLK
clk => B_t[17].CLK
clk => B_t[18].CLK
clk => B_t[19].CLK
clk => B_t[20].CLK
clk => B_t[21].CLK
clk => B_t[22].CLK
clk => B_t[23].CLK
clk => B_t[24].CLK
clk => B_t[25].CLK
clk => B_t[26].CLK
clk => B_t[27].CLK
clk => B_t[28].CLK
clk => B_t[29].CLK
clk => B_t[30].CLK
clk => B_t[31].CLK
clk => A_t[0].CLK
clk => A_t[1].CLK
clk => A_t[2].CLK
clk => A_t[3].CLK
clk => A_t[4].CLK
clk => A_t[5].CLK
clk => A_t[6].CLK
clk => A_t[7].CLK
clk => A_t[8].CLK
clk => A_t[9].CLK
clk => A_t[10].CLK
clk => A_t[11].CLK
clk => A_t[12].CLK
clk => A_t[13].CLK
clk => A_t[14].CLK
clk => A_t[15].CLK
clk => A_t[16].CLK
clk => A_t[17].CLK
clk => A_t[18].CLK
clk => A_t[19].CLK
clk => A_t[20].CLK
clk => A_t[21].CLK
clk => A_t[22].CLK
clk => A_t[23].CLK
clk => A_t[24].CLK
clk => A_t[25].CLK
clk => A_t[26].CLK
clk => A_t[27].CLK
clk => A_t[28].CLK
clk => A_t[29].CLK
clk => A_t[30].CLK
clk => A_t[31].CLK
rst_n => preError[0].ACLR
rst_n => preError[1].ACLR
rst_n => preError[2].ACLR
rst_n => preError[3].ACLR
rst_n => preError[4].ACLR
rst_n => preError[5].ACLR
rst_n => preError[6].ACLR
rst_n => preError[7].ACLR
rst_n => preError[8].ACLR
rst_n => preError[9].ACLR
rst_n => preError[10].ACLR
rst_n => preError[11].ACLR
rst_n => preError[12].ACLR
rst_n => preError[13].ACLR
rst_n => preError[14].ACLR
rst_n => preError[15].ACLR
rst_n => preError[16].ACLR
rst_n => preError[17].ACLR
rst_n => preError[18].ACLR
rst_n => preError[19].ACLR
rst_n => preError[20].ACLR
rst_n => preError[21].ACLR
rst_n => preError[22].ACLR
rst_n => preError[23].ACLR
rst_n => preError[24].ACLR
rst_n => preError[25].ACLR
rst_n => preError[26].ACLR
rst_n => preError[27].ACLR
rst_n => preError[28].ACLR
rst_n => preError[29].ACLR
rst_n => preError[30].ACLR
rst_n => preError[31].ACLR
rst_n => Error[0].ACLR
rst_n => Error[1].ACLR
rst_n => Error[2].ACLR
rst_n => Error[3].ACLR
rst_n => Error[4].ACLR
rst_n => Error[5].ACLR
rst_n => Error[6].ACLR
rst_n => Error[7].ACLR
rst_n => Error[8].ACLR
rst_n => Error[9].ACLR
rst_n => Error[10].ACLR
rst_n => Error[11].ACLR
rst_n => Error[12].ACLR
rst_n => Error[13].ACLR
rst_n => Error[14].ACLR
rst_n => Error[15].ACLR
rst_n => Error[16].ACLR
rst_n => Error[17].ACLR
rst_n => Error[18].ACLR
rst_n => Error[19].ACLR
rst_n => Error[20].ACLR
rst_n => Error[21].ACLR
rst_n => Error[22].ACLR
rst_n => Error[23].ACLR
rst_n => Error[24].ACLR
rst_n => Error[25].ACLR
rst_n => Error[26].ACLR
rst_n => Error[27].ACLR
rst_n => Error[28].ACLR
rst_n => Error[29].ACLR
rst_n => Error[30].ACLR
rst_n => Error[31].ACLR
rst_n => B_t[0].ACLR
rst_n => B_t[1].PRESET
rst_n => B_t[2].ACLR
rst_n => B_t[3].ACLR
rst_n => B_t[4].PRESET
rst_n => B_t[5].ACLR
rst_n => B_t[6].PRESET
rst_n => B_t[7].PRESET
rst_n => B_t[8].ACLR
rst_n => B_t[9].ACLR
rst_n => B_t[10].ACLR
rst_n => B_t[11].ACLR
rst_n => B_t[12].ACLR
rst_n => B_t[13].ACLR
rst_n => B_t[14].ACLR
rst_n => B_t[15].ACLR
rst_n => B_t[16].ACLR
rst_n => B_t[17].ACLR
rst_n => B_t[18].ACLR
rst_n => B_t[19].ACLR
rst_n => B_t[20].ACLR
rst_n => B_t[21].ACLR
rst_n => B_t[22].ACLR
rst_n => B_t[23].ACLR
rst_n => B_t[24].ACLR
rst_n => B_t[25].ACLR
rst_n => B_t[26].ACLR
rst_n => B_t[27].ACLR
rst_n => B_t[28].ACLR
rst_n => B_t[29].ACLR
rst_n => B_t[30].ACLR
rst_n => B_t[31].ACLR
rst_n => A_t[0].ACLR
rst_n => A_t[1].ACLR
rst_n => A_t[2].ACLR
rst_n => A_t[3].PRESET
rst_n => A_t[4].ACLR
rst_n => A_t[5].PRESET
rst_n => A_t[6].PRESET
rst_n => A_t[7].ACLR
rst_n => A_t[8].PRESET
rst_n => A_t[9].ACLR
rst_n => A_t[10].ACLR
rst_n => A_t[11].ACLR
rst_n => A_t[12].ACLR
rst_n => A_t[13].ACLR
rst_n => A_t[14].ACLR
rst_n => A_t[15].ACLR
rst_n => A_t[16].ACLR
rst_n => A_t[17].ACLR
rst_n => A_t[18].ACLR
rst_n => A_t[19].ACLR
rst_n => A_t[20].ACLR
rst_n => A_t[21].ACLR
rst_n => A_t[22].ACLR
rst_n => A_t[23].ACLR
rst_n => A_t[24].ACLR
rst_n => A_t[25].ACLR
rst_n => A_t[26].ACLR
rst_n => A_t[27].ACLR
rst_n => A_t[28].ACLR
rst_n => A_t[29].ACLR
rst_n => A_t[30].ACLR
rst_n => A_t[31].ACLR
enable => preError[0].ENA
enable => Error[31].ENA
enable => Error[30].ENA
enable => Error[29].ENA
enable => Error[28].ENA
enable => Error[27].ENA
enable => Error[26].ENA
enable => Error[25].ENA
enable => Error[24].ENA
enable => Error[23].ENA
enable => Error[22].ENA
enable => Error[21].ENA
enable => Error[20].ENA
enable => Error[19].ENA
enable => Error[18].ENA
enable => Error[17].ENA
enable => Error[16].ENA
enable => Error[15].ENA
enable => Error[14].ENA
enable => Error[13].ENA
enable => Error[12].ENA
enable => Error[11].ENA
enable => Error[10].ENA
enable => Error[9].ENA
enable => Error[8].ENA
enable => Error[7].ENA
enable => Error[6].ENA
enable => Error[5].ENA
enable => Error[4].ENA
enable => Error[3].ENA
enable => Error[2].ENA
enable => Error[1].ENA
enable => Error[0].ENA
enable => preError[31].ENA
enable => preError[30].ENA
enable => preError[29].ENA
enable => preError[28].ENA
enable => preError[27].ENA
enable => preError[26].ENA
enable => preError[25].ENA
enable => preError[24].ENA
enable => preError[23].ENA
enable => preError[22].ENA
enable => preError[21].ENA
enable => preError[20].ENA
enable => preError[19].ENA
enable => preError[18].ENA
enable => preError[17].ENA
enable => preError[16].ENA
enable => preError[15].ENA
enable => preError[14].ENA
enable => preError[13].ENA
enable => preError[12].ENA
enable => preError[11].ENA
enable => preError[10].ENA
enable => preError[9].ENA
enable => preError[8].ENA
enable => preError[7].ENA
enable => preError[6].ENA
enable => preError[5].ENA
enable => preError[4].ENA
enable => preError[3].ENA
enable => preError[2].ENA
enable => preError[1].ENA
set[0] => Add0.IN64
set[1] => Add0.IN63
set[2] => Add0.IN62
set[3] => Add0.IN61
set[4] => Add0.IN60
set[5] => Add0.IN59
set[6] => Add0.IN58
set[7] => Add0.IN57
set[8] => Add0.IN56
set[9] => Add0.IN55
set[10] => Add0.IN54
set[11] => Add0.IN53
set[12] => Add0.IN52
set[13] => Add0.IN51
set[14] => Add0.IN50
set[15] => Add0.IN49
set[16] => Add0.IN48
set[17] => Add0.IN47
set[18] => Add0.IN46
set[19] => Add0.IN45
set[20] => Add0.IN44
set[21] => Add0.IN43
set[22] => Add0.IN42
set[23] => Add0.IN41
set[24] => Add0.IN40
set[25] => ~NO_FANOUT~
set[26] => ~NO_FANOUT~
set[27] => ~NO_FANOUT~
set[28] => ~NO_FANOUT~
set[29] => ~NO_FANOUT~
set[30] => ~NO_FANOUT~
set[31] => ~NO_FANOUT~
feedback[0] => Add0.IN39
feedback[1] => Add0.IN38
feedback[2] => Add0.IN37
feedback[3] => Add0.IN36
feedback[4] => Add0.IN35
feedback[5] => Add0.IN34
feedback[6] => Add0.IN33
feedback[7] => Add0.IN32
feedback[8] => Add0.IN31
feedback[9] => Add0.IN30
feedback[10] => Add0.IN29
feedback[11] => Add0.IN28
feedback[12] => Add0.IN27
feedback[13] => Add0.IN26
feedback[14] => Add0.IN25
feedback[15] => Add0.IN24
feedback[16] => Add0.IN23
feedback[17] => Add0.IN22
feedback[18] => Add0.IN21
feedback[19] => Add0.IN20
feedback[20] => Add0.IN19
feedback[21] => Add0.IN18
feedback[22] => Add0.IN17
feedback[23] => Add0.IN16
feedback[24] => Add0.IN15
feedback[25] => Add0.IN14
feedback[26] => Add0.IN13
feedback[27] => Add0.IN12
feedback[28] => Add0.IN11
feedback[29] => Add0.IN10
feedback[30] => Add0.IN9
feedback[31] => Add0.IN8
A[0] => A_t[0].DATAIN
A[1] => A_t[1].DATAIN
A[2] => A_t[2].DATAIN
A[3] => A_t[3].DATAIN
A[4] => A_t[4].DATAIN
A[5] => A_t[5].DATAIN
A[6] => A_t[6].DATAIN
A[7] => A_t[7].DATAIN
A[8] => A_t[8].DATAIN
A[9] => A_t[9].DATAIN
A[10] => A_t[10].DATAIN
A[11] => A_t[11].DATAIN
A[12] => A_t[12].DATAIN
A[13] => A_t[13].DATAIN
A[14] => A_t[14].DATAIN
A[15] => A_t[15].DATAIN
A[16] => A_t[16].DATAIN
A[17] => A_t[17].DATAIN
A[18] => A_t[18].DATAIN
A[19] => A_t[19].DATAIN
A[20] => A_t[20].DATAIN
A[21] => A_t[21].DATAIN
A[22] => A_t[22].DATAIN
A[23] => A_t[23].DATAIN
A[24] => A_t[24].DATAIN
A[25] => A_t[25].DATAIN
A[26] => A_t[26].DATAIN
A[27] => A_t[27].DATAIN
A[28] => A_t[28].DATAIN
A[29] => A_t[29].DATAIN
A[30] => A_t[30].DATAIN
A[31] => A_t[31].DATAIN
B[0] => B_t[0].DATAIN
B[1] => B_t[1].DATAIN
B[2] => B_t[2].DATAIN
B[3] => B_t[3].DATAIN
B[4] => B_t[4].DATAIN
B[5] => B_t[5].DATAIN
B[6] => B_t[6].DATAIN
B[7] => B_t[7].DATAIN
B[8] => B_t[8].DATAIN
B[9] => B_t[9].DATAIN
B[10] => B_t[10].DATAIN
B[11] => B_t[11].DATAIN
B[12] => B_t[12].DATAIN
B[13] => B_t[13].DATAIN
B[14] => B_t[14].DATAIN
B[15] => B_t[15].DATAIN
B[16] => B_t[16].DATAIN
B[17] => B_t[17].DATAIN
B[18] => B_t[18].DATAIN
B[19] => B_t[19].DATAIN
B[20] => B_t[20].DATAIN
B[21] => B_t[21].DATAIN
B[22] => B_t[22].DATAIN
B[23] => B_t[23].DATAIN
B[24] => B_t[24].DATAIN
B[25] => B_t[25].DATAIN
B[26] => B_t[26].DATAIN
B[27] => B_t[27].DATAIN
B[28] => B_t[28].DATAIN
B[29] => B_t[29].DATAIN
B[30] => B_t[30].DATAIN
B[31] => B_t[31].DATAIN
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|code_hold:inst11
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|code_hold:inst25
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst4|judgePorN:inst24
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
datain[0] => dataout.DATAA
datain[0] => Add0.IN64
datain[1] => dataout.DATAA
datain[1] => Add0.IN63
datain[2] => dataout.DATAA
datain[2] => Add0.IN62
datain[3] => dataout.DATAA
datain[3] => Add0.IN61
datain[4] => dataout.DATAA
datain[4] => Add0.IN60
datain[5] => dataout.DATAA
datain[5] => Add0.IN59
datain[6] => dataout.DATAA
datain[6] => Add0.IN58
datain[7] => dataout.DATAA
datain[7] => Add0.IN57
datain[8] => dataout.DATAA
datain[8] => Add0.IN56
datain[9] => dataout.DATAA
datain[9] => Add0.IN55
datain[10] => dataout.DATAA
datain[10] => Add0.IN54
datain[11] => dataout.DATAA
datain[11] => Add0.IN53
datain[12] => dataout.DATAA
datain[12] => Add0.IN52
datain[13] => dataout.DATAA
datain[13] => Add0.IN51
datain[14] => dataout.DATAA
datain[14] => Add0.IN50
datain[15] => dataout.DATAA
datain[15] => Add0.IN49
datain[16] => dataout.DATAA
datain[16] => Add0.IN48
datain[17] => dataout.DATAA
datain[17] => Add0.IN47
datain[18] => dataout.DATAA
datain[18] => Add0.IN46
datain[19] => dataout.DATAA
datain[19] => Add0.IN45
datain[20] => dataout.DATAA
datain[20] => Add0.IN44
datain[21] => dataout.DATAA
datain[21] => Add0.IN43
datain[22] => dataout.DATAA
datain[22] => Add0.IN42
datain[23] => dataout.DATAA
datain[23] => Add0.IN41
datain[24] => dataout.DATAA
datain[24] => Add0.IN40
datain[25] => dataout.DATAA
datain[25] => Add0.IN39
datain[26] => dataout.DATAA
datain[26] => Add0.IN38
datain[27] => dataout.DATAA
datain[27] => Add0.IN37
datain[28] => dataout.DATAA
datain[28] => Add0.IN36
datain[29] => dataout.DATAA
datain[29] => Add0.IN35
datain[30] => dataout.DATAA
datain[30] => Add0.IN34
datain[31] => dataout.DATAA
datain[31] => Add0.IN33
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT


|SMALL_V14|motorcontrol:inst4|code_hold:inst23
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5
AT <= inst1.DB_MAX_OUTPUT_PORT_TYPE
clock_in => OpenOrCloseLoop:inst27.clk
clock_in => dataprocess:inst6.clk
clock_in => controlstate:inst5.clk
clock_in => timer_ver:inst7.clk
clock_in => SwitchData:inst20.clk
clock_in => meanfilter:inst26.clk
clock_in => code_mt:inst8.clk
clock_in => one_bit_filter:inst2.clk
clock_in => one_bit_filter:inst3.clk
clock_in => code:inst22.clk
clock_in => ADD_ver:inst10.clk
clock_in => delta_limit:inst.clk
clock_in => PI_ver:inst4.clk
clock_in => code_hold:inst11.clk
clock_in => 33035:inst12.clk
clock_in => code_hold:inst25.clk
clock_in => judgePorN:inst24.clk
clock_in => code_hold:inst23.clk
reset_n => OpenOrCloseLoop:inst27.rst_n
reset_n => dataprocess:inst6.rst_n
reset_n => controlstate:inst5.rst_n
reset_n => timer_ver:inst7.rst_n
reset_n => SwitchData:inst20.rst_n
reset_n => meanfilter:inst26.rst_n
reset_n => code_mt:inst8.rst_n
reset_n => one_bit_filter:inst2.rst_n
reset_n => one_bit_filter:inst3.rst_n
reset_n => code:inst22.rst_n
reset_n => ADD_ver:inst10.rst_n
reset_n => delta_limit:inst.rst_n
reset_n => PI_ver:inst4.rst_n
reset_n => code_hold:inst11.rst_n
reset_n => 33035:inst12.rst_n
reset_n => code_hold:inst25.rst_n
reset_n => judgePorN:inst24.rst_n
reset_n => code_hold:inst23.rst_n
OpenDir => OpenOrCloseLoop:inst27.Open_dec
SigA => one_bit_filter:inst2.bit_in
SigB => one_bit_filter:inst3.bit_in
A[0] => PI_ver:inst4.A[0]
A[1] => PI_ver:inst4.A[1]
A[2] => PI_ver:inst4.A[2]
A[3] => PI_ver:inst4.A[3]
A[4] => PI_ver:inst4.A[4]
A[5] => PI_ver:inst4.A[5]
A[6] => PI_ver:inst4.A[6]
A[7] => PI_ver:inst4.A[7]
A[8] => PI_ver:inst4.A[8]
A[9] => PI_ver:inst4.A[9]
A[10] => PI_ver:inst4.A[10]
A[11] => PI_ver:inst4.A[11]
A[12] => PI_ver:inst4.A[12]
A[13] => PI_ver:inst4.A[13]
A[14] => PI_ver:inst4.A[14]
A[15] => PI_ver:inst4.A[15]
A[16] => PI_ver:inst4.A[16]
A[17] => PI_ver:inst4.A[17]
A[18] => PI_ver:inst4.A[18]
A[19] => PI_ver:inst4.A[19]
A[20] => PI_ver:inst4.A[20]
A[21] => PI_ver:inst4.A[21]
A[22] => PI_ver:inst4.A[22]
A[23] => PI_ver:inst4.A[23]
A[24] => PI_ver:inst4.A[24]
A[25] => PI_ver:inst4.A[25]
A[26] => PI_ver:inst4.A[26]
A[27] => PI_ver:inst4.A[27]
A[28] => PI_ver:inst4.A[28]
A[29] => PI_ver:inst4.A[29]
A[30] => PI_ver:inst4.A[30]
A[31] => PI_ver:inst4.A[31]
B[0] => PI_ver:inst4.B[0]
B[1] => PI_ver:inst4.B[1]
B[2] => PI_ver:inst4.B[2]
B[3] => PI_ver:inst4.B[3]
B[4] => PI_ver:inst4.B[4]
B[5] => PI_ver:inst4.B[5]
B[6] => PI_ver:inst4.B[6]
B[7] => PI_ver:inst4.B[7]
B[8] => PI_ver:inst4.B[8]
B[9] => PI_ver:inst4.B[9]
B[10] => PI_ver:inst4.B[10]
B[11] => PI_ver:inst4.B[11]
B[12] => PI_ver:inst4.B[12]
B[13] => PI_ver:inst4.B[13]
B[14] => PI_ver:inst4.B[14]
B[15] => PI_ver:inst4.B[15]
B[16] => PI_ver:inst4.B[16]
B[17] => PI_ver:inst4.B[17]
B[18] => PI_ver:inst4.B[18]
B[19] => PI_ver:inst4.B[19]
B[20] => PI_ver:inst4.B[20]
B[21] => PI_ver:inst4.B[21]
B[22] => PI_ver:inst4.B[22]
B[23] => PI_ver:inst4.B[23]
B[24] => PI_ver:inst4.B[24]
B[25] => PI_ver:inst4.B[25]
B[26] => PI_ver:inst4.B[26]
B[27] => PI_ver:inst4.B[27]
B[28] => PI_ver:inst4.B[28]
B[29] => PI_ver:inst4.B[29]
B[30] => PI_ver:inst4.B[30]
B[31] => PI_ver:inst4.B[31]
set[0] => PI_ver:inst4.set[0]
set[0] => OpenOrCloseLoop:inst27.set_Open[0]
set[1] => PI_ver:inst4.set[1]
set[1] => OpenOrCloseLoop:inst27.set_Open[1]
set[2] => PI_ver:inst4.set[2]
set[2] => OpenOrCloseLoop:inst27.set_Open[2]
set[3] => PI_ver:inst4.set[3]
set[3] => OpenOrCloseLoop:inst27.set_Open[3]
set[4] => PI_ver:inst4.set[4]
set[4] => OpenOrCloseLoop:inst27.set_Open[4]
set[5] => PI_ver:inst4.set[5]
set[5] => OpenOrCloseLoop:inst27.set_Open[5]
set[6] => PI_ver:inst4.set[6]
set[6] => OpenOrCloseLoop:inst27.set_Open[6]
set[7] => PI_ver:inst4.set[7]
set[7] => OpenOrCloseLoop:inst27.set_Open[7]
set[8] => PI_ver:inst4.set[8]
set[8] => OpenOrCloseLoop:inst27.set_Open[8]
set[9] => PI_ver:inst4.set[9]
set[9] => OpenOrCloseLoop:inst27.set_Open[9]
set[10] => PI_ver:inst4.set[10]
set[10] => OpenOrCloseLoop:inst27.set_Open[10]
set[11] => PI_ver:inst4.set[11]
set[11] => OpenOrCloseLoop:inst27.set_Open[11]
set[12] => PI_ver:inst4.set[12]
set[12] => OpenOrCloseLoop:inst27.set_Open[12]
set[13] => PI_ver:inst4.set[13]
set[13] => OpenOrCloseLoop:inst27.set_Open[13]
set[14] => PI_ver:inst4.set[14]
set[14] => OpenOrCloseLoop:inst27.set_Open[14]
set[15] => PI_ver:inst4.set[15]
set[15] => OpenOrCloseLoop:inst27.set_Open[15]
set[16] => PI_ver:inst4.set[16]
set[16] => OpenOrCloseLoop:inst27.set_Open[16]
set[17] => PI_ver:inst4.set[17]
set[17] => OpenOrCloseLoop:inst27.set_Open[17]
set[18] => PI_ver:inst4.set[18]
set[18] => OpenOrCloseLoop:inst27.set_Open[18]
set[19] => PI_ver:inst4.set[19]
set[19] => OpenOrCloseLoop:inst27.set_Open[19]
set[20] => PI_ver:inst4.set[20]
set[20] => OpenOrCloseLoop:inst27.set_Open[20]
set[21] => PI_ver:inst4.set[21]
set[21] => OpenOrCloseLoop:inst27.set_Open[21]
set[22] => PI_ver:inst4.set[22]
set[22] => OpenOrCloseLoop:inst27.set_Open[22]
set[23] => PI_ver:inst4.set[23]
set[23] => OpenOrCloseLoop:inst27.set_Open[23]
set[24] => PI_ver:inst4.set[24]
set[24] => OpenOrCloseLoop:inst27.set_Open[24]
set[25] => PI_ver:inst4.set[25]
set[25] => OpenOrCloseLoop:inst27.set_Open[25]
set[26] => PI_ver:inst4.set[26]
set[26] => OpenOrCloseLoop:inst27.set_Open[26]
set[27] => PI_ver:inst4.set[27]
set[27] => OpenOrCloseLoop:inst27.set_Open[27]
set[28] => PI_ver:inst4.set[28]
set[28] => OpenOrCloseLoop:inst27.set_Open[28]
set[29] => PI_ver:inst4.set[29]
set[29] => OpenOrCloseLoop:inst27.set_Open[29]
set[30] => PI_ver:inst4.set[30]
set[30] => OpenOrCloseLoop:inst27.set_Open[30]
set[31] => PI_ver:inst4.set[31]
set[31] => OpenOrCloseLoop:inst27.set_Open[31]
SA_in => inst28.IN0
Is_Brushless => inst32.IN0
Is_Brushless => inst30.IN0
Is_Brushless => inst31.IN0
SB_in => inst30.IN1
SC_in => inst31.IN1
overcurrent => 33035:inst12.overcurrent
BT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CT <= inst15.DB_MAX_OUTPUT_PORT_TYPE
AB <= inst17.DB_MAX_OUTPUT_PORT_TYPE
BB <= inst18.DB_MAX_OUTPUT_PORT_TYPE
CB <= inst19.DB_MAX_OUTPUT_PORT_TYPE
hull_fault <= 33035:inst12.oc
cdmt[0] <= code_hold:inst11.dataout[0]
cdmt[1] <= code_hold:inst11.dataout[1]
cdmt[2] <= code_hold:inst11.dataout[2]
cdmt[3] <= code_hold:inst11.dataout[3]
cdmt[4] <= code_hold:inst11.dataout[4]
cdmt[5] <= code_hold:inst11.dataout[5]
cdmt[6] <= code_hold:inst11.dataout[6]
cdmt[7] <= code_hold:inst11.dataout[7]
cdmt[8] <= code_hold:inst11.dataout[8]
cdmt[9] <= code_hold:inst11.dataout[9]
cdmt[10] <= code_hold:inst11.dataout[10]
cdmt[11] <= code_hold:inst11.dataout[11]
cdmt[12] <= code_hold:inst11.dataout[12]
cdmt[13] <= code_hold:inst11.dataout[13]
cdmt[14] <= code_hold:inst11.dataout[14]
cdmt[15] <= code_hold:inst11.dataout[15]
cdmt[16] <= code_hold:inst11.dataout[16]
cdmt[17] <= code_hold:inst11.dataout[17]
cdmt[18] <= code_hold:inst11.dataout[18]
cdmt[19] <= code_hold:inst11.dataout[19]
cdmt[20] <= code_hold:inst11.dataout[20]
cdmt[21] <= code_hold:inst11.dataout[21]
cdmt[22] <= code_hold:inst11.dataout[22]
cdmt[23] <= code_hold:inst11.dataout[23]
cdmt[24] <= code_hold:inst11.dataout[24]
cdmt[25] <= code_hold:inst11.dataout[25]
cdmt[26] <= code_hold:inst11.dataout[26]
cdmt[27] <= code_hold:inst11.dataout[27]
cdmt[28] <= code_hold:inst11.dataout[28]
cdmt[29] <= code_hold:inst11.dataout[29]
cdmt[30] <= code_hold:inst11.dataout[30]
cdmt[31] <= code_hold:inst11.dataout[31]
cdmt_m[0] <= code_hold:inst25.dataout[0]
cdmt_m[1] <= code_hold:inst25.dataout[1]
cdmt_m[2] <= code_hold:inst25.dataout[2]
cdmt_m[3] <= code_hold:inst25.dataout[3]
cdmt_m[4] <= code_hold:inst25.dataout[4]
cdmt_m[5] <= code_hold:inst25.dataout[5]
cdmt_m[6] <= code_hold:inst25.dataout[6]
cdmt_m[7] <= code_hold:inst25.dataout[7]
cdmt_m[8] <= code_hold:inst25.dataout[8]
cdmt_m[9] <= code_hold:inst25.dataout[9]
cdmt_m[10] <= code_hold:inst25.dataout[10]
cdmt_m[11] <= code_hold:inst25.dataout[11]
cdmt_m[12] <= code_hold:inst25.dataout[12]
cdmt_m[13] <= code_hold:inst25.dataout[13]
cdmt_m[14] <= code_hold:inst25.dataout[14]
cdmt_m[15] <= code_hold:inst25.dataout[15]
cdmt_m[16] <= code_hold:inst25.dataout[16]
cdmt_m[17] <= code_hold:inst25.dataout[17]
cdmt_m[18] <= code_hold:inst25.dataout[18]
cdmt_m[19] <= code_hold:inst25.dataout[19]
cdmt_m[20] <= code_hold:inst25.dataout[20]
cdmt_m[21] <= code_hold:inst25.dataout[21]
cdmt_m[22] <= code_hold:inst25.dataout[22]
cdmt_m[23] <= code_hold:inst25.dataout[23]
cdmt_m[24] <= code_hold:inst25.dataout[24]
cdmt_m[25] <= code_hold:inst25.dataout[25]
cdmt_m[26] <= code_hold:inst25.dataout[26]
cdmt_m[27] <= code_hold:inst25.dataout[27]
cdmt_m[28] <= code_hold:inst25.dataout[28]
cdmt_m[29] <= code_hold:inst25.dataout[29]
cdmt_m[30] <= code_hold:inst25.dataout[30]
cdmt_m[31] <= code_hold:inst25.dataout[31]
codef[0] <= meanfilter:inst26.dataout[0]
codef[1] <= meanfilter:inst26.dataout[1]
codef[2] <= meanfilter:inst26.dataout[2]
codef[3] <= meanfilter:inst26.dataout[3]
codef[4] <= meanfilter:inst26.dataout[4]
codef[5] <= meanfilter:inst26.dataout[5]
codef[6] <= meanfilter:inst26.dataout[6]
codef[7] <= meanfilter:inst26.dataout[7]
codef[8] <= meanfilter:inst26.dataout[8]
codef[9] <= meanfilter:inst26.dataout[9]
codef[10] <= meanfilter:inst26.dataout[10]
codef[11] <= meanfilter:inst26.dataout[11]
codef[12] <= meanfilter:inst26.dataout[12]
codef[13] <= meanfilter:inst26.dataout[13]
codef[14] <= meanfilter:inst26.dataout[14]
codef[15] <= meanfilter:inst26.dataout[15]
codef[16] <= meanfilter:inst26.dataout[16]
codef[17] <= meanfilter:inst26.dataout[17]
codef[18] <= meanfilter:inst26.dataout[18]
codef[19] <= meanfilter:inst26.dataout[19]
codef[20] <= meanfilter:inst26.dataout[20]
codef[21] <= meanfilter:inst26.dataout[21]
codef[22] <= meanfilter:inst26.dataout[22]
codef[23] <= meanfilter:inst26.dataout[23]
codef[24] <= meanfilter:inst26.dataout[24]
codef[25] <= meanfilter:inst26.dataout[25]
codef[26] <= meanfilter:inst26.dataout[26]
codef[27] <= meanfilter:inst26.dataout[27]
codef[28] <= meanfilter:inst26.dataout[28]
codef[29] <= meanfilter:inst26.dataout[29]
codef[30] <= meanfilter:inst26.dataout[30]
codef[31] <= meanfilter:inst26.dataout[31]
duty[0] <= judgePorN:inst24.dataout[0]
duty[1] <= judgePorN:inst24.dataout[1]
duty[2] <= judgePorN:inst24.dataout[2]
duty[3] <= judgePorN:inst24.dataout[3]
duty[4] <= judgePorN:inst24.dataout[4]
duty[5] <= judgePorN:inst24.dataout[5]
duty[6] <= judgePorN:inst24.dataout[6]
duty[7] <= judgePorN:inst24.dataout[7]
duty[8] <= judgePorN:inst24.dataout[8]
duty[9] <= judgePorN:inst24.dataout[9]
duty[10] <= judgePorN:inst24.dataout[10]
duty[11] <= judgePorN:inst24.dataout[11]
duty[12] <= judgePorN:inst24.dataout[12]
duty[13] <= judgePorN:inst24.dataout[13]
duty[14] <= judgePorN:inst24.dataout[14]
duty[15] <= judgePorN:inst24.dataout[15]
duty[16] <= judgePorN:inst24.dataout[16]
duty[17] <= judgePorN:inst24.dataout[17]
duty[18] <= judgePorN:inst24.dataout[18]
duty[19] <= judgePorN:inst24.dataout[19]
duty[20] <= judgePorN:inst24.dataout[20]
duty[21] <= judgePorN:inst24.dataout[21]
duty[22] <= judgePorN:inst24.dataout[22]
duty[23] <= judgePorN:inst24.dataout[23]
duty[24] <= judgePorN:inst24.dataout[24]
duty[25] <= judgePorN:inst24.dataout[25]
duty[26] <= judgePorN:inst24.dataout[26]
duty[27] <= judgePorN:inst24.dataout[27]
duty[28] <= judgePorN:inst24.dataout[28]
duty[29] <= judgePorN:inst24.dataout[29]
duty[30] <= judgePorN:inst24.dataout[30]
duty[31] <= judgePorN:inst24.dataout[31]


|SMALL_V14|motorcontrol:inst5|33035:inst12
AT <= inst13.DB_MAX_OUTPUT_PORT_TYPE
clk => pwm_counter:inst12.clk
clk => I2t:inst7.clk
clk => one_bit_filter:inst1.clk
clk => MC33035_ver_62:inst2.clk
clk => HULL_CHECK:inst10.clk
clk => hallfilter:inst.clk
rst_n => pwm_counter:inst12.rst_n
rst_n => I2t:inst7.rst_n
rst_n => one_bit_filter:inst1.rst_n
rst_n => MC33035_ver_62:inst2.rst_n
rst_n => HULL_CHECK:inst10.reset
rst_n => hallfilter:inst.rst_n
enable => pwm_counter:inst12.enable
enable => inst8.IN1
duty[0] => pwm_counter:inst12.duty[0]
duty[1] => pwm_counter:inst12.duty[1]
duty[2] => pwm_counter:inst12.duty[2]
duty[3] => pwm_counter:inst12.duty[3]
duty[4] => pwm_counter:inst12.duty[4]
duty[5] => pwm_counter:inst12.duty[5]
duty[6] => pwm_counter:inst12.duty[6]
duty[7] => pwm_counter:inst12.duty[7]
duty[8] => pwm_counter:inst12.duty[8]
duty[9] => pwm_counter:inst12.duty[9]
duty[10] => pwm_counter:inst12.duty[10]
duty[11] => pwm_counter:inst12.duty[11]
duty[12] => pwm_counter:inst12.duty[12]
duty[13] => pwm_counter:inst12.duty[13]
duty[14] => pwm_counter:inst12.duty[14]
duty[15] => pwm_counter:inst12.duty[15]
duty[16] => pwm_counter:inst12.duty[16]
duty[17] => pwm_counter:inst12.duty[17]
duty[18] => pwm_counter:inst12.duty[18]
duty[19] => pwm_counter:inst12.duty[19]
duty[20] => pwm_counter:inst12.duty[20]
duty[21] => pwm_counter:inst12.duty[21]
duty[22] => pwm_counter:inst12.duty[22]
duty[23] => pwm_counter:inst12.duty[23]
duty[24] => pwm_counter:inst12.duty[24]
duty[25] => pwm_counter:inst12.duty[25]
duty[26] => pwm_counter:inst12.duty[26]
duty[27] => pwm_counter:inst12.duty[27]
duty[28] => pwm_counter:inst12.duty[28]
duty[29] => pwm_counter:inst12.duty[29]
duty[30] => pwm_counter:inst12.duty[30]
duty[31] => pwm_counter:inst12.duty[31]
overcurrent => one_bit_filter:inst1.bit_in
dir => HULL_CHECK:inst10.dir
dir => MC33035_ver_62:inst2.dir
SA_in => hallfilter:inst.SA_in
SB_in => hallfilter:inst.SB_in
SC_in => hallfilter:inst.SC_in
BT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CT <= inst15.DB_MAX_OUTPUT_PORT_TYPE
AB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
BB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CB <= inst5.DB_MAX_OUTPUT_PORT_TYPE
oc <= HULL_CHECK:inst10.fault
overcurentout <= I2t:inst7.act


|SMALL_V14|motorcontrol:inst5|33035:inst12|pwm_counter:inst12
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => pwm~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => pwm~reg0.ACLR
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => pwm.OUTPUTSELECT
duty[0] => LessThan1.IN32
duty[1] => LessThan1.IN31
duty[2] => LessThan1.IN30
duty[3] => LessThan1.IN29
duty[4] => LessThan1.IN28
duty[5] => LessThan1.IN27
duty[6] => LessThan1.IN26
duty[7] => LessThan1.IN25
duty[8] => LessThan1.IN24
duty[9] => LessThan1.IN23
duty[10] => LessThan1.IN22
duty[11] => LessThan1.IN21
duty[12] => LessThan1.IN20
duty[13] => LessThan1.IN19
duty[14] => LessThan1.IN18
duty[15] => LessThan1.IN17
duty[16] => LessThan1.IN16
duty[17] => LessThan1.IN15
duty[18] => LessThan1.IN14
duty[19] => LessThan1.IN13
duty[20] => LessThan1.IN12
duty[21] => LessThan1.IN11
duty[22] => LessThan1.IN10
duty[23] => LessThan1.IN9
duty[24] => LessThan1.IN8
duty[25] => LessThan1.IN7
duty[26] => LessThan1.IN6
duty[27] => LessThan1.IN5
duty[28] => LessThan1.IN4
duty[29] => LessThan1.IN3
duty[30] => LessThan1.IN2
duty[31] => LessThan1.IN1
pwm <= pwm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|33035:inst12|I2t:inst7
clk => act~reg0.CLK
clk => flag[0].CLK
clk => flag[1].CLK
clk => flag[2].CLK
clk => flag[3].CLK
clk => flag[4].CLK
clk => flag[5].CLK
clk => flag[6].CLK
clk => flag[7].CLK
clk => flag[8].CLK
clk => flag[9].CLK
clk => flag[10].CLK
clk => flag[11].CLK
clk => flag[12].CLK
clk => flag[13].CLK
clk => flag[14].CLK
clk => flag[15].CLK
clk => flag[16].CLK
clk => flag[17].CLK
clk => flag[18].CLK
clk => flag[19].CLK
clk => flag[20].CLK
clk => flag[21].CLK
clk => flag[22].CLK
clk => flag[23].CLK
clk => flag[24].CLK
clk => flag[25].CLK
clk => flag[26].CLK
clk => flag[27].CLK
clk => flag[28].CLK
clk => flag[29].CLK
clk => flag[30].CLK
clk => flag[31].CLK
rst_n => act~reg0.PRESET
rst_n => flag[0].ACLR
rst_n => flag[1].PRESET
rst_n => flag[2].ACLR
rst_n => flag[3].ACLR
rst_n => flag[4].ACLR
rst_n => flag[5].ACLR
rst_n => flag[6].ACLR
rst_n => flag[7].ACLR
rst_n => flag[8].ACLR
rst_n => flag[9].ACLR
rst_n => flag[10].ACLR
rst_n => flag[11].ACLR
rst_n => flag[12].ACLR
rst_n => flag[13].ACLR
rst_n => flag[14].ACLR
rst_n => flag[15].ACLR
rst_n => flag[16].ACLR
rst_n => flag[17].ACLR
rst_n => flag[18].ACLR
rst_n => flag[19].ACLR
rst_n => flag[20].ACLR
rst_n => flag[21].ACLR
rst_n => flag[22].ACLR
rst_n => flag[23].ACLR
rst_n => flag[24].ACLR
rst_n => flag[25].ACLR
rst_n => flag[26].ACLR
rst_n => flag[27].ACLR
rst_n => flag[28].ACLR
rst_n => flag[29].ACLR
rst_n => flag[30].ACLR
rst_n => flag[31].ACLR
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => act.OUTPUTSELECT
act <= act~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|33035:inst12|one_bit_filter:inst1
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|33035:inst12|MC33035_ver_62:inst2
clk => fault~reg0.CLK
clk => CB~reg0.CLK
clk => BB~reg0.CLK
clk => AB~reg0.CLK
clk => CT~reg0.CLK
clk => BT~reg0.CLK
clk => AT~reg0.CLK
rst_n => fault~reg0.PRESET
rst_n => CB~reg0.ACLR
rst_n => BB~reg0.ACLR
rst_n => AB~reg0.ACLR
rst_n => CT~reg0.PRESET
rst_n => BT~reg0.PRESET
rst_n => AT~reg0.PRESET
enable => fault.OUTPUTSELECT
enable => AT.OUTPUTSELECT
enable => BT.OUTPUTSELECT
enable => CT.OUTPUTSELECT
enable => AB.OUTPUTSELECT
enable => BB.OUTPUTSELECT
enable => CB.OUTPUTSELECT
dir => Mux0.IN4
dir => Mux3.IN4
dir => Mux1.IN4
dir => Mux4.IN4
dir => Mux1.IN5
dir => Mux4.IN5
dir => Mux2.IN4
dir => Mux5.IN4
dir => Mux2.IN5
dir => Mux5.IN5
dir => Mux0.IN5
dir => Mux3.IN5
dir => Mux0.IN2
dir => Mux3.IN2
dir => Mux0.IN3
dir => Mux3.IN3
dir => Mux1.IN2
dir => Mux4.IN2
dir => Mux1.IN3
dir => Mux4.IN3
dir => Mux2.IN2
dir => Mux5.IN2
dir => Mux2.IN3
dir => Mux5.IN3
SA => Decoder0.IN0
SA => Mux0.IN6
SA => Mux1.IN6
SA => Mux2.IN6
SA => Mux3.IN6
SA => Mux4.IN6
SA => Mux5.IN6
SB => Decoder0.IN1
SB => Mux0.IN7
SB => Mux1.IN7
SB => Mux2.IN7
SB => Mux3.IN7
SB => Mux4.IN7
SB => Mux5.IN7
SC => Decoder0.IN2
SC => Mux0.IN8
SC => Mux1.IN8
SC => Mux2.IN8
SC => Mux3.IN8
SC => Mux4.IN8
SC => Mux5.IN8
AT <= AT~reg0.DB_MAX_OUTPUT_PORT_TYPE
BT <= BT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CT <= CT~reg0.DB_MAX_OUTPUT_PORT_TYPE
AB <= AB~reg0.DB_MAX_OUTPUT_PORT_TYPE
BB <= BB~reg0.DB_MAX_OUTPUT_PORT_TYPE
CB <= CB~reg0.DB_MAX_OUTPUT_PORT_TYPE
fault <= fault~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm => ~NO_FANOUT~


|SMALL_V14|motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10
clk => default_counter[0].CLK
clk => default_counter[1].CLK
clk => default_counter[2].CLK
clk => fault_counter[0].CLK
clk => fault_counter[1].CLK
clk => clk_reg[0].CLK
clk => clk_reg[1].CLK
clk => clk_reg[2].CLK
clk => clk_reg[3].CLK
clk => clk_reg[4].CLK
clk => clk_reg[5].CLK
clk => clk_reg[6].CLK
clk => clk_reg[7].CLK
clk => clk_reg[8].CLK
clk => clk_reg[9].CLK
clk => clk_reg[10].CLK
clk => clk_reg[11].CLK
clk => clk_reg[12].CLK
clk => clk_reg[13].CLK
clk => clk_reg[14].CLK
clk => clk_reg[15].CLK
clk => clk_reg[16].CLK
clk => clk_counter[0].CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
clk => clk_counter[12].CLK
clk => clk_counter[13].CLK
clk => clk_counter[14].CLK
clk => clk_counter[15].CLK
clk => clk_counter[16].CLK
clk => SC_out.CLK
clk => SB_out.CLK
clk => SA_out.CLK
clk => fault~reg0.CLK
clk => arbt.CLK
reset => default_counter[0].ACLR
reset => default_counter[1].ACLR
reset => default_counter[2].ACLR
reset => fault_counter[0].ACLR
reset => fault_counter[1].ACLR
reset => clk_reg[0].ACLR
reset => clk_reg[1].ACLR
reset => clk_reg[2].ACLR
reset => clk_reg[3].ACLR
reset => clk_reg[4].ACLR
reset => clk_reg[5].ACLR
reset => clk_reg[6].ACLR
reset => clk_reg[7].ACLR
reset => clk_reg[8].ACLR
reset => clk_reg[9].ACLR
reset => clk_reg[10].ACLR
reset => clk_reg[11].ACLR
reset => clk_reg[12].ACLR
reset => clk_reg[13].ACLR
reset => clk_reg[14].ACLR
reset => clk_reg[15].ACLR
reset => clk_reg[16].ACLR
reset => clk_counter[0].ACLR
reset => clk_counter[1].ACLR
reset => clk_counter[2].ACLR
reset => clk_counter[3].ACLR
reset => clk_counter[4].ACLR
reset => clk_counter[5].ACLR
reset => clk_counter[6].ACLR
reset => clk_counter[7].ACLR
reset => clk_counter[8].ACLR
reset => clk_counter[9].ACLR
reset => clk_counter[10].ACLR
reset => clk_counter[11].ACLR
reset => clk_counter[12].ACLR
reset => clk_counter[13].ACLR
reset => clk_counter[14].ACLR
reset => clk_counter[15].ACLR
reset => clk_counter[16].ACLR
reset => SC_out.ALOAD
reset => SB_out.ALOAD
reset => SA_out.ALOAD
reset => fault~reg0.PRESET
reset => arbt.ENA
dir => ~NO_FANOUT~
SA_in => Equal0.IN0
SA_in => Decoder0.IN0
SA_in => Mux0.IN6
SA_in => SA_out.ADATA
SA_in => SA_out.DATAIN
SB_in => Equal0.IN1
SB_in => Decoder0.IN1
SB_in => Mux0.IN7
SB_in => SB_out.ADATA
SB_in => SB_out.DATAIN
SC_in => Equal0.IN2
SC_in => Decoder0.IN2
SC_in => Mux0.IN8
SC_in => SC_out.ADATA
SC_in => SC_out.DATAIN
fault <= fault~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|33035:inst12|hallfilter:inst
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => SC_out~reg0.CLK
clk => SB_out~reg0.CLK
clk => SA_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer[0].ACLR
rst_n => buffer[1].ACLR
rst_n => buffer[2].ACLR
rst_n => SC_out~reg0.ACLR
rst_n => SB_out~reg0.ACLR
rst_n => SA_out~reg0.ACLR
SA_in => Equal0.IN0
SA_in => SA_out.DATAB
SA_in => buffer[2].DATAIN
SB_in => Equal0.IN1
SB_in => SB_out.DATAB
SB_in => buffer[1].DATAIN
SC_in => Equal0.IN2
SC_in => SC_out.DATAB
SC_in => buffer[0].DATAIN
SA_out <= SA_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SB_out <= SB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SC_out <= SC_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|OpenOrCloseLoop:inst27
clk => dir_out~reg0.CLK
clk => set[0]~reg0.CLK
clk => set[1]~reg0.CLK
clk => set[2]~reg0.CLK
clk => set[3]~reg0.CLK
clk => set[4]~reg0.CLK
clk => set[5]~reg0.CLK
clk => set[6]~reg0.CLK
clk => set[7]~reg0.CLK
clk => set[8]~reg0.CLK
clk => set[9]~reg0.CLK
clk => set[10]~reg0.CLK
clk => set[11]~reg0.CLK
clk => set[12]~reg0.CLK
clk => set[13]~reg0.CLK
clk => set[14]~reg0.CLK
clk => set[15]~reg0.CLK
clk => set[16]~reg0.CLK
clk => set[17]~reg0.CLK
clk => set[18]~reg0.CLK
clk => set[19]~reg0.CLK
clk => set[20]~reg0.CLK
clk => set[21]~reg0.CLK
clk => set[22]~reg0.CLK
clk => set[23]~reg0.CLK
clk => set[24]~reg0.CLK
clk => set[25]~reg0.CLK
clk => set[26]~reg0.CLK
clk => set[27]~reg0.CLK
clk => set[28]~reg0.CLK
clk => set[29]~reg0.CLK
clk => set[30]~reg0.CLK
clk => set[31]~reg0.CLK
rst_n => dir_out~reg0.ACLR
rst_n => set[0]~reg0.ACLR
rst_n => set[1]~reg0.ACLR
rst_n => set[2]~reg0.ACLR
rst_n => set[3]~reg0.ACLR
rst_n => set[4]~reg0.ACLR
rst_n => set[5]~reg0.ACLR
rst_n => set[6]~reg0.ACLR
rst_n => set[7]~reg0.ACLR
rst_n => set[8]~reg0.ACLR
rst_n => set[9]~reg0.ACLR
rst_n => set[10]~reg0.ACLR
rst_n => set[11]~reg0.ACLR
rst_n => set[12]~reg0.ACLR
rst_n => set[13]~reg0.ACLR
rst_n => set[14]~reg0.ACLR
rst_n => set[15]~reg0.ACLR
rst_n => set[16]~reg0.ACLR
rst_n => set[17]~reg0.ACLR
rst_n => set[18]~reg0.ACLR
rst_n => set[19]~reg0.ACLR
rst_n => set[20]~reg0.ACLR
rst_n => set[21]~reg0.ACLR
rst_n => set[22]~reg0.ACLR
rst_n => set[23]~reg0.ACLR
rst_n => set[24]~reg0.ACLR
rst_n => set[25]~reg0.ACLR
rst_n => set[26]~reg0.ACLR
rst_n => set[27]~reg0.ACLR
rst_n => set[28]~reg0.ACLR
rst_n => set[29]~reg0.ACLR
rst_n => set[30]~reg0.ACLR
rst_n => set[31]~reg0.ACLR
set[0] <= set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[1] <= set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[2] <= set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[3] <= set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[4] <= set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[5] <= set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[6] <= set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[7] <= set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[8] <= set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[9] <= set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[10] <= set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[11] <= set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[12] <= set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[13] <= set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[14] <= set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[15] <= set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[16] <= set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[17] <= set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[18] <= set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[19] <= set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[20] <= set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[21] <= set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[22] <= set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[23] <= set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[24] <= set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[25] <= set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[26] <= set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[27] <= set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[28] <= set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[29] <= set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[30] <= set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[31] <= set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => dir_out.OUTPUTSELECT
dir_in => dir_out.DATAA
set_Open[0] => set.DATAB
set_Open[0] => Equal0.IN31
set_Open[0] => Add0.IN64
set_Open[1] => set.DATAB
set_Open[1] => Equal0.IN30
set_Open[1] => Add0.IN63
set_Open[2] => set.DATAB
set_Open[2] => Equal0.IN29
set_Open[2] => Add0.IN62
set_Open[3] => set.DATAB
set_Open[3] => Equal0.IN28
set_Open[3] => Add0.IN61
set_Open[4] => set.DATAB
set_Open[4] => Equal0.IN27
set_Open[4] => Add0.IN60
set_Open[5] => set.DATAB
set_Open[5] => Equal0.IN26
set_Open[5] => Add0.IN59
set_Open[6] => set.DATAB
set_Open[6] => Equal0.IN25
set_Open[6] => Add0.IN58
set_Open[7] => set.DATAB
set_Open[7] => Equal0.IN24
set_Open[7] => Add0.IN57
set_Open[8] => set.DATAB
set_Open[8] => Equal0.IN23
set_Open[8] => Add0.IN56
set_Open[9] => set.DATAB
set_Open[9] => Equal0.IN22
set_Open[9] => Add0.IN55
set_Open[10] => set.DATAB
set_Open[10] => Equal0.IN21
set_Open[10] => Add0.IN54
set_Open[11] => set.DATAB
set_Open[11] => Equal0.IN20
set_Open[11] => Add0.IN53
set_Open[12] => set.DATAB
set_Open[12] => Equal0.IN19
set_Open[12] => Add0.IN52
set_Open[13] => set.DATAB
set_Open[13] => Equal0.IN18
set_Open[13] => Add0.IN51
set_Open[14] => set.DATAB
set_Open[14] => Equal0.IN17
set_Open[14] => Add0.IN50
set_Open[15] => set.DATAB
set_Open[15] => Equal0.IN16
set_Open[15] => Add0.IN49
set_Open[16] => set.DATAB
set_Open[16] => Equal0.IN15
set_Open[16] => Add0.IN48
set_Open[17] => set.DATAB
set_Open[17] => Equal0.IN14
set_Open[17] => Add0.IN47
set_Open[18] => set.DATAB
set_Open[18] => Equal0.IN13
set_Open[18] => Add0.IN46
set_Open[19] => set.DATAB
set_Open[19] => Equal0.IN12
set_Open[19] => Add0.IN45
set_Open[20] => set.DATAB
set_Open[20] => Equal0.IN11
set_Open[20] => Add0.IN44
set_Open[21] => set.DATAB
set_Open[21] => Equal0.IN10
set_Open[21] => Add0.IN43
set_Open[22] => set.DATAB
set_Open[22] => Equal0.IN9
set_Open[22] => Add0.IN42
set_Open[23] => set.DATAB
set_Open[23] => Equal0.IN8
set_Open[23] => Add0.IN41
set_Open[24] => set.DATAB
set_Open[24] => Equal0.IN7
set_Open[24] => Add0.IN40
set_Open[25] => set.DATAB
set_Open[25] => Equal0.IN6
set_Open[25] => Add0.IN39
set_Open[26] => set.DATAB
set_Open[26] => Equal0.IN5
set_Open[26] => Add0.IN38
set_Open[27] => set.DATAB
set_Open[27] => Equal0.IN4
set_Open[27] => Add0.IN37
set_Open[28] => set.DATAB
set_Open[28] => Equal0.IN3
set_Open[28] => Add0.IN36
set_Open[29] => set.DATAB
set_Open[29] => Equal0.IN2
set_Open[29] => Add0.IN35
set_Open[30] => set.DATAB
set_Open[30] => Equal0.IN1
set_Open[30] => Add0.IN34
set_Open[31] => set.DATAB
set_Open[31] => Add0.IN33
set_Open[31] => always0.IN1
set_Close[0] => set.DATAA
set_Close[1] => set.DATAA
set_Close[2] => set.DATAA
set_Close[3] => set.DATAA
set_Close[4] => set.DATAA
set_Close[5] => set.DATAA
set_Close[6] => set.DATAA
set_Close[7] => set.DATAA
set_Close[8] => set.DATAA
set_Close[9] => set.DATAA
set_Close[10] => set.DATAA
set_Close[11] => set.DATAA
set_Close[12] => set.DATAA
set_Close[13] => set.DATAA
set_Close[14] => set.DATAA
set_Close[15] => set.DATAA
set_Close[16] => set.DATAA
set_Close[17] => set.DATAA
set_Close[18] => set.DATAA
set_Close[19] => set.DATAA
set_Close[20] => set.DATAA
set_Close[21] => set.DATAA
set_Close[22] => set.DATAA
set_Close[23] => set.DATAA
set_Close[24] => set.DATAA
set_Close[25] => set.DATAA
set_Close[26] => set.DATAA
set_Close[27] => set.DATAA
set_Close[28] => set.DATAA
set_Close[29] => set.DATAA
set_Close[30] => set.DATAA
set_Close[31] => set.DATAA
dir_out <= dir_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|dataprocess:inst6
clk => dir~reg0.CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
rst_n => dir~reg0.ACLR
rst_n => buffer[12].ACLR
rst_n => buffer[13].ACLR
rst_n => buffer[14].ACLR
rst_n => buffer[15].ACLR
rst_n => buffer[16].ACLR
rst_n => buffer[17].ACLR
rst_n => buffer[18].ACLR
rst_n => buffer[19].ACLR
rst_n => buffer[20].ACLR
rst_n => buffer[21].ACLR
rst_n => buffer[22].ACLR
rst_n => buffer[23].ACLR
rst_n => buffer[24].ACLR
rst_n => buffer[25].ACLR
rst_n => buffer[26].ACLR
rst_n => buffer[27].ACLR
rst_n => buffer[28].ACLR
rst_n => buffer[29].ACLR
rst_n => buffer[30].ACLR
rst_n => buffer[31].ACLR
enable => buffer[31].ENA
enable => buffer[30].ENA
enable => buffer[29].ENA
enable => buffer[28].ENA
enable => buffer[27].ENA
enable => buffer[26].ENA
enable => buffer[25].ENA
enable => buffer[24].ENA
enable => buffer[23].ENA
enable => buffer[22].ENA
enable => buffer[21].ENA
enable => buffer[20].ENA
enable => buffer[19].ENA
enable => buffer[18].ENA
enable => buffer[17].ENA
enable => buffer[16].ENA
enable => buffer[15].ENA
enable => buffer[14].ENA
enable => buffer[13].ENA
enable => buffer[12].ENA
enable => dir~reg0.ENA
datain[0] => Add0.IN64
datain[1] => Add0.IN63
datain[2] => Add0.IN62
datain[3] => Add0.IN61
datain[4] => Add0.IN60
datain[5] => Add0.IN59
datain[6] => Add0.IN58
datain[7] => Add0.IN57
datain[8] => Add0.IN56
datain[9] => Add0.IN55
datain[10] => Add0.IN54
datain[11] => Add0.IN53
datain[12] => buffer.DATAB
datain[12] => Add0.IN52
datain[13] => buffer.DATAB
datain[13] => Add0.IN51
datain[14] => buffer.DATAB
datain[14] => Add0.IN50
datain[15] => buffer.DATAB
datain[15] => Add0.IN49
datain[16] => buffer.DATAB
datain[16] => Add0.IN48
datain[17] => buffer.DATAB
datain[17] => Add0.IN47
datain[18] => buffer.DATAB
datain[18] => Add0.IN46
datain[19] => buffer.DATAB
datain[19] => Add0.IN45
datain[20] => buffer.DATAB
datain[20] => Add0.IN44
datain[21] => buffer.DATAB
datain[21] => Add0.IN43
datain[22] => buffer.DATAB
datain[22] => Add0.IN42
datain[23] => buffer.DATAB
datain[23] => Add0.IN41
datain[24] => buffer.DATAB
datain[24] => Add0.IN40
datain[25] => buffer.DATAB
datain[25] => Add0.IN39
datain[26] => buffer.DATAB
datain[26] => Add0.IN38
datain[27] => buffer.DATAB
datain[27] => Add0.IN37
datain[28] => buffer.DATAB
datain[28] => Add0.IN36
datain[29] => buffer.DATAB
datain[29] => Add0.IN35
datain[30] => buffer.DATAB
datain[30] => Add0.IN34
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => Add0.IN33
datain[31] => dir~reg0.DATAIN
dataout[0] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= <GND>
dataout[21] <= <GND>
dataout[22] <= <GND>
dataout[23] <= <GND>
dataout[24] <= <GND>
dataout[25] <= <GND>
dataout[26] <= <GND>
dataout[27] <= <GND>
dataout[28] <= <GND>
dataout[29] <= <GND>
dataout[30] <= <GND>
dataout[31] <= <GND>
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[0] => ~NO_FANOUT~
feedback[1] => ~NO_FANOUT~
feedback[2] => ~NO_FANOUT~
feedback[3] => ~NO_FANOUT~
feedback[4] => ~NO_FANOUT~
feedback[5] => ~NO_FANOUT~
feedback[6] => ~NO_FANOUT~
feedback[7] => ~NO_FANOUT~
feedback[8] => ~NO_FANOUT~
feedback[9] => ~NO_FANOUT~
feedback[10] => ~NO_FANOUT~
feedback[11] => ~NO_FANOUT~
feedback[12] => ~NO_FANOUT~
feedback[13] => ~NO_FANOUT~
feedback[14] => ~NO_FANOUT~
feedback[15] => ~NO_FANOUT~
feedback[16] => ~NO_FANOUT~
feedback[17] => ~NO_FANOUT~
feedback[18] => ~NO_FANOUT~
feedback[19] => ~NO_FANOUT~
feedback[20] => ~NO_FANOUT~
feedback[21] => ~NO_FANOUT~
feedback[22] => ~NO_FANOUT~
feedback[23] => ~NO_FANOUT~
feedback[24] => ~NO_FANOUT~
feedback[25] => ~NO_FANOUT~
feedback[26] => ~NO_FANOUT~
feedback[27] => ~NO_FANOUT~
feedback[28] => ~NO_FANOUT~
feedback[29] => ~NO_FANOUT~
feedback[30] => ~NO_FANOUT~
feedback[31] => ~NO_FANOUT~


|SMALL_V14|motorcontrol:inst5|controlstate:inst5
clk => ADD_en~reg0.CLK
clk => mc_en~reg0.CLK
clk => dp_en~reg0.CLK
clk => dl_en~reg0.CLK
clk => PI_en~reg0.CLK
clk => filter_en~reg0.CLK
clk => cod_clr~reg0.CLK
clk => cod_start~reg0.CLK
clk => state~11.DATAIN
rst_n => ADD_en~reg0.ACLR
rst_n => mc_en~reg0.ACLR
rst_n => dp_en~reg0.ACLR
rst_n => dl_en~reg0.ACLR
rst_n => PI_en~reg0.ACLR
rst_n => filter_en~reg0.ACLR
rst_n => cod_clr~reg0.ACLR
rst_n => cod_start~reg0.ACLR
rst_n => state~13.DATAIN
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
cod_start <= cod_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
cod_clr <= cod_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
PI_en <= PI_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dl_en <= dl_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_en <= ADD_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_en <= dp_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
mc_en <= mc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_en <= filter_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT


|SMALL_V14|motorcontrol:inst5|timer_ver:inst7
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => en_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => en_out~reg0.ACLR
en_out <= en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|SwitchData:inst20
datainm[0] => LessThan0.IN32
datainm[0] => LessThan1.IN32
datainm[0] => dataout.DATAA
datainm[1] => LessThan0.IN31
datainm[1] => LessThan1.IN31
datainm[1] => dataout.DATAA
datainm[2] => LessThan0.IN30
datainm[2] => LessThan1.IN30
datainm[2] => dataout.DATAA
datainm[3] => LessThan0.IN29
datainm[3] => LessThan1.IN29
datainm[3] => dataout.DATAA
datainm[4] => LessThan0.IN28
datainm[4] => LessThan1.IN28
datainm[4] => dataout.DATAA
datainm[5] => LessThan0.IN27
datainm[5] => LessThan1.IN27
datainm[5] => dataout.DATAA
datainm[6] => LessThan0.IN26
datainm[6] => LessThan1.IN26
datainm[6] => dataout.DATAA
datainm[7] => LessThan0.IN25
datainm[7] => LessThan1.IN25
datainm[7] => dataout.DATAA
datainm[8] => Add0.IN48
datainm[8] => Add1.IN48
datainm[8] => dataout.DATAA
datainm[9] => Add0.IN47
datainm[9] => Add1.IN47
datainm[9] => dataout.DATAA
datainm[10] => Add0.IN46
datainm[10] => Add1.IN46
datainm[10] => dataout.DATAA
datainm[11] => Add0.IN45
datainm[11] => Add1.IN45
datainm[11] => dataout.DATAA
datainm[12] => Add0.IN44
datainm[12] => Add1.IN44
datainm[12] => dataout.DATAA
datainm[13] => Add0.IN43
datainm[13] => Add1.IN43
datainm[13] => dataout.DATAA
datainm[14] => Add0.IN42
datainm[14] => Add1.IN42
datainm[14] => dataout.DATAA
datainm[15] => Add0.IN41
datainm[15] => Add1.IN41
datainm[15] => dataout.DATAA
datainm[16] => Add0.IN40
datainm[16] => Add1.IN40
datainm[16] => dataout.DATAA
datainm[17] => Add0.IN39
datainm[17] => Add1.IN39
datainm[17] => dataout.DATAA
datainm[18] => Add0.IN38
datainm[18] => Add1.IN38
datainm[18] => dataout.DATAA
datainm[19] => Add0.IN37
datainm[19] => Add1.IN37
datainm[19] => dataout.DATAA
datainm[20] => Add0.IN36
datainm[20] => Add1.IN36
datainm[20] => dataout.DATAA
datainm[21] => Add0.IN35
datainm[21] => Add1.IN35
datainm[21] => dataout.DATAA
datainm[22] => Add0.IN34
datainm[22] => Add1.IN34
datainm[22] => dataout.DATAA
datainm[23] => Add0.IN33
datainm[23] => Add1.IN33
datainm[23] => dataout.DATAA
datainm[24] => Add0.IN32
datainm[24] => Add1.IN32
datainm[24] => dataout.DATAA
datainm[25] => Add0.IN31
datainm[25] => Add1.IN31
datainm[25] => dataout.DATAA
datainm[26] => Add0.IN30
datainm[26] => Add1.IN30
datainm[26] => dataout.DATAA
datainm[27] => Add0.IN29
datainm[27] => Add1.IN29
datainm[27] => dataout.DATAA
datainm[28] => Add0.IN28
datainm[28] => Add1.IN28
datainm[28] => dataout.DATAA
datainm[29] => Add0.IN27
datainm[29] => Add1.IN27
datainm[29] => dataout.DATAA
datainm[30] => Add0.IN26
datainm[30] => Add1.IN26
datainm[30] => dataout.DATAA
datainm[31] => Add0.IN25
datainm[31] => Add1.IN25
datainm[31] => dataout.DATAA
datainf[0] => LessThan0.IN64
datainf[0] => LessThan1.IN64
datainf[0] => dataout.DATAB
datainf[1] => LessThan0.IN63
datainf[1] => LessThan1.IN63
datainf[1] => dataout.DATAB
datainf[2] => LessThan0.IN62
datainf[2] => LessThan1.IN62
datainf[2] => dataout.DATAB
datainf[3] => LessThan0.IN61
datainf[3] => LessThan1.IN61
datainf[3] => dataout.DATAB
datainf[4] => LessThan0.IN60
datainf[4] => LessThan1.IN60
datainf[4] => dataout.DATAB
datainf[5] => LessThan0.IN59
datainf[5] => LessThan1.IN59
datainf[5] => dataout.DATAB
datainf[6] => LessThan0.IN58
datainf[6] => LessThan1.IN58
datainf[6] => dataout.DATAB
datainf[7] => LessThan0.IN57
datainf[7] => LessThan1.IN57
datainf[7] => dataout.DATAB
datainf[8] => LessThan0.IN56
datainf[8] => LessThan1.IN56
datainf[8] => dataout.DATAB
datainf[9] => LessThan0.IN55
datainf[9] => LessThan1.IN55
datainf[9] => dataout.DATAB
datainf[10] => LessThan0.IN54
datainf[10] => LessThan1.IN54
datainf[10] => dataout.DATAB
datainf[11] => LessThan0.IN53
datainf[11] => LessThan1.IN53
datainf[11] => dataout.DATAB
datainf[12] => LessThan0.IN52
datainf[12] => LessThan1.IN52
datainf[12] => dataout.DATAB
datainf[13] => LessThan0.IN51
datainf[13] => LessThan1.IN51
datainf[13] => dataout.DATAB
datainf[14] => LessThan0.IN50
datainf[14] => LessThan1.IN50
datainf[14] => dataout.DATAB
datainf[15] => LessThan0.IN49
datainf[15] => LessThan1.IN49
datainf[15] => dataout.DATAB
datainf[16] => LessThan0.IN48
datainf[16] => LessThan1.IN48
datainf[16] => dataout.DATAB
datainf[17] => LessThan0.IN47
datainf[17] => LessThan1.IN47
datainf[17] => dataout.DATAB
datainf[18] => LessThan0.IN46
datainf[18] => LessThan1.IN46
datainf[18] => dataout.DATAB
datainf[19] => LessThan0.IN45
datainf[19] => LessThan1.IN45
datainf[19] => dataout.DATAB
datainf[20] => LessThan0.IN44
datainf[20] => LessThan1.IN44
datainf[20] => dataout.DATAB
datainf[21] => LessThan0.IN43
datainf[21] => LessThan1.IN43
datainf[21] => dataout.DATAB
datainf[22] => LessThan0.IN42
datainf[22] => LessThan1.IN42
datainf[22] => dataout.DATAB
datainf[23] => LessThan0.IN41
datainf[23] => LessThan1.IN41
datainf[23] => dataout.DATAB
datainf[24] => LessThan0.IN40
datainf[24] => LessThan1.IN40
datainf[24] => dataout.DATAB
datainf[25] => LessThan0.IN39
datainf[25] => LessThan1.IN39
datainf[25] => dataout.DATAB
datainf[26] => LessThan0.IN38
datainf[26] => LessThan1.IN38
datainf[26] => dataout.DATAB
datainf[27] => LessThan0.IN37
datainf[27] => LessThan1.IN37
datainf[27] => dataout.DATAB
datainf[28] => LessThan0.IN36
datainf[28] => LessThan1.IN36
datainf[28] => dataout.DATAB
datainf[29] => LessThan0.IN35
datainf[29] => LessThan1.IN35
datainf[29] => dataout.DATAB
datainf[30] => LessThan0.IN34
datainf[30] => LessThan1.IN34
datainf[30] => dataout.DATAB
datainf[31] => LessThan0.IN33
datainf[31] => LessThan1.IN33
datainf[31] => dataout.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => overout~reg0.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
rst_n => overout~reg0.ENA
over => overout~reg0.DATAIN
over => dataout[31]~reg0.ENA
over => dataout[30]~reg0.ENA
over => dataout[29]~reg0.ENA
over => dataout[28]~reg0.ENA
over => dataout[27]~reg0.ENA
over => dataout[26]~reg0.ENA
over => dataout[25]~reg0.ENA
over => dataout[24]~reg0.ENA
over => dataout[23]~reg0.ENA
over => dataout[22]~reg0.ENA
over => dataout[21]~reg0.ENA
over => dataout[20]~reg0.ENA
over => dataout[19]~reg0.ENA
over => dataout[18]~reg0.ENA
over => dataout[17]~reg0.ENA
over => dataout[16]~reg0.ENA
over => dataout[15]~reg0.ENA
over => dataout[14]~reg0.ENA
over => dataout[13]~reg0.ENA
over => dataout[12]~reg0.ENA
over => dataout[11]~reg0.ENA
over => dataout[10]~reg0.ENA
over => dataout[9]~reg0.ENA
over => dataout[8]~reg0.ENA
over => dataout[7]~reg0.ENA
over => dataout[6]~reg0.ENA
over => dataout[5]~reg0.ENA
over => dataout[4]~reg0.ENA
over => dataout[3]~reg0.ENA
over => dataout[2]~reg0.ENA
over => dataout[1]~reg0.ENA
over => dataout[0]~reg0.ENA
overout <= overout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|meanfilter:inst26
datain[0] => data1[0].DATAIN
datain[1] => data1[1].DATAIN
datain[2] => data1[2].DATAIN
datain[3] => data1[3].DATAIN
datain[4] => data1[4].DATAIN
datain[5] => data1[5].DATAIN
datain[6] => data1[6].DATAIN
datain[7] => data1[7].DATAIN
datain[8] => data1[8].DATAIN
datain[9] => data1[9].DATAIN
datain[10] => data1[10].DATAIN
datain[11] => data1[11].DATAIN
datain[12] => data1[12].DATAIN
datain[13] => data1[13].DATAIN
datain[14] => data1[14].DATAIN
datain[15] => data1[15].DATAIN
datain[16] => data1[16].DATAIN
datain[17] => data1[17].DATAIN
datain[18] => data1[18].DATAIN
datain[19] => data1[19].DATAIN
datain[20] => data1[20].DATAIN
datain[21] => data1[21].DATAIN
datain[22] => data1[22].DATAIN
datain[23] => data1[23].DATAIN
datain[24] => data1[24].DATAIN
datain[25] => data1[25].DATAIN
datain[26] => data1[26].DATAIN
datain[27] => data1[27].DATAIN
datain[28] => data1[28].DATAIN
datain[29] => data1[29].DATAIN
datain[30] => data1[30].DATAIN
datain[31] => data1[31].DATAIN
enable => always0.IN1
enable => over.OUTPUTSELECT
rst_n => data8[0].ACLR
rst_n => data8[1].ACLR
rst_n => data8[2].ACLR
rst_n => data8[3].ACLR
rst_n => data8[4].ACLR
rst_n => data8[5].ACLR
rst_n => data8[6].ACLR
rst_n => data8[7].ACLR
rst_n => data8[8].ACLR
rst_n => data8[9].ACLR
rst_n => data8[10].ACLR
rst_n => data8[11].ACLR
rst_n => data8[12].ACLR
rst_n => data8[13].ACLR
rst_n => data8[14].ACLR
rst_n => data8[15].ACLR
rst_n => data8[16].ACLR
rst_n => data8[17].ACLR
rst_n => data8[18].ACLR
rst_n => data8[19].ACLR
rst_n => data8[20].ACLR
rst_n => data8[21].ACLR
rst_n => data8[22].ACLR
rst_n => data8[23].ACLR
rst_n => data8[24].ACLR
rst_n => data8[25].ACLR
rst_n => data8[26].ACLR
rst_n => data8[27].ACLR
rst_n => data8[28].ACLR
rst_n => data8[29].ACLR
rst_n => data8[30].ACLR
rst_n => data8[31].ACLR
rst_n => data7[0].ACLR
rst_n => data7[1].ACLR
rst_n => data7[2].ACLR
rst_n => data7[3].ACLR
rst_n => data7[4].ACLR
rst_n => data7[5].ACLR
rst_n => data7[6].ACLR
rst_n => data7[7].ACLR
rst_n => data7[8].ACLR
rst_n => data7[9].ACLR
rst_n => data7[10].ACLR
rst_n => data7[11].ACLR
rst_n => data7[12].ACLR
rst_n => data7[13].ACLR
rst_n => data7[14].ACLR
rst_n => data7[15].ACLR
rst_n => data7[16].ACLR
rst_n => data7[17].ACLR
rst_n => data7[18].ACLR
rst_n => data7[19].ACLR
rst_n => data7[20].ACLR
rst_n => data7[21].ACLR
rst_n => data7[22].ACLR
rst_n => data7[23].ACLR
rst_n => data7[24].ACLR
rst_n => data7[25].ACLR
rst_n => data7[26].ACLR
rst_n => data7[27].ACLR
rst_n => data7[28].ACLR
rst_n => data7[29].ACLR
rst_n => data7[30].ACLR
rst_n => data7[31].ACLR
rst_n => data6[0].ACLR
rst_n => data6[1].ACLR
rst_n => data6[2].ACLR
rst_n => data6[3].ACLR
rst_n => data6[4].ACLR
rst_n => data6[5].ACLR
rst_n => data6[6].ACLR
rst_n => data6[7].ACLR
rst_n => data6[8].ACLR
rst_n => data6[9].ACLR
rst_n => data6[10].ACLR
rst_n => data6[11].ACLR
rst_n => data6[12].ACLR
rst_n => data6[13].ACLR
rst_n => data6[14].ACLR
rst_n => data6[15].ACLR
rst_n => data6[16].ACLR
rst_n => data6[17].ACLR
rst_n => data6[18].ACLR
rst_n => data6[19].ACLR
rst_n => data6[20].ACLR
rst_n => data6[21].ACLR
rst_n => data6[22].ACLR
rst_n => data6[23].ACLR
rst_n => data6[24].ACLR
rst_n => data6[25].ACLR
rst_n => data6[26].ACLR
rst_n => data6[27].ACLR
rst_n => data6[28].ACLR
rst_n => data6[29].ACLR
rst_n => data6[30].ACLR
rst_n => data6[31].ACLR
rst_n => data5[0].ACLR
rst_n => data5[1].ACLR
rst_n => data5[2].ACLR
rst_n => data5[3].ACLR
rst_n => data5[4].ACLR
rst_n => data5[5].ACLR
rst_n => data5[6].ACLR
rst_n => data5[7].ACLR
rst_n => data5[8].ACLR
rst_n => data5[9].ACLR
rst_n => data5[10].ACLR
rst_n => data5[11].ACLR
rst_n => data5[12].ACLR
rst_n => data5[13].ACLR
rst_n => data5[14].ACLR
rst_n => data5[15].ACLR
rst_n => data5[16].ACLR
rst_n => data5[17].ACLR
rst_n => data5[18].ACLR
rst_n => data5[19].ACLR
rst_n => data5[20].ACLR
rst_n => data5[21].ACLR
rst_n => data5[22].ACLR
rst_n => data5[23].ACLR
rst_n => data5[24].ACLR
rst_n => data5[25].ACLR
rst_n => data5[26].ACLR
rst_n => data5[27].ACLR
rst_n => data5[28].ACLR
rst_n => data5[29].ACLR
rst_n => data5[30].ACLR
rst_n => data5[31].ACLR
rst_n => data4[0].ACLR
rst_n => data4[1].ACLR
rst_n => data4[2].ACLR
rst_n => data4[3].ACLR
rst_n => data4[4].ACLR
rst_n => data4[5].ACLR
rst_n => data4[6].ACLR
rst_n => data4[7].ACLR
rst_n => data4[8].ACLR
rst_n => data4[9].ACLR
rst_n => data4[10].ACLR
rst_n => data4[11].ACLR
rst_n => data4[12].ACLR
rst_n => data4[13].ACLR
rst_n => data4[14].ACLR
rst_n => data4[15].ACLR
rst_n => data4[16].ACLR
rst_n => data4[17].ACLR
rst_n => data4[18].ACLR
rst_n => data4[19].ACLR
rst_n => data4[20].ACLR
rst_n => data4[21].ACLR
rst_n => data4[22].ACLR
rst_n => data4[23].ACLR
rst_n => data4[24].ACLR
rst_n => data4[25].ACLR
rst_n => data4[26].ACLR
rst_n => data4[27].ACLR
rst_n => data4[28].ACLR
rst_n => data4[29].ACLR
rst_n => data4[30].ACLR
rst_n => data4[31].ACLR
rst_n => data3[0].ACLR
rst_n => data3[1].ACLR
rst_n => data3[2].ACLR
rst_n => data3[3].ACLR
rst_n => data3[4].ACLR
rst_n => data3[5].ACLR
rst_n => data3[6].ACLR
rst_n => data3[7].ACLR
rst_n => data3[8].ACLR
rst_n => data3[9].ACLR
rst_n => data3[10].ACLR
rst_n => data3[11].ACLR
rst_n => data3[12].ACLR
rst_n => data3[13].ACLR
rst_n => data3[14].ACLR
rst_n => data3[15].ACLR
rst_n => data3[16].ACLR
rst_n => data3[17].ACLR
rst_n => data3[18].ACLR
rst_n => data3[19].ACLR
rst_n => data3[20].ACLR
rst_n => data3[21].ACLR
rst_n => data3[22].ACLR
rst_n => data3[23].ACLR
rst_n => data3[24].ACLR
rst_n => data3[25].ACLR
rst_n => data3[26].ACLR
rst_n => data3[27].ACLR
rst_n => data3[28].ACLR
rst_n => data3[29].ACLR
rst_n => data3[30].ACLR
rst_n => data3[31].ACLR
rst_n => data2[0].ACLR
rst_n => data2[1].ACLR
rst_n => data2[2].ACLR
rst_n => data2[3].ACLR
rst_n => data2[4].ACLR
rst_n => data2[5].ACLR
rst_n => data2[6].ACLR
rst_n => data2[7].ACLR
rst_n => data2[8].ACLR
rst_n => data2[9].ACLR
rst_n => data2[10].ACLR
rst_n => data2[11].ACLR
rst_n => data2[12].ACLR
rst_n => data2[13].ACLR
rst_n => data2[14].ACLR
rst_n => data2[15].ACLR
rst_n => data2[16].ACLR
rst_n => data2[17].ACLR
rst_n => data2[18].ACLR
rst_n => data2[19].ACLR
rst_n => data2[20].ACLR
rst_n => data2[21].ACLR
rst_n => data2[22].ACLR
rst_n => data2[23].ACLR
rst_n => data2[24].ACLR
rst_n => data2[25].ACLR
rst_n => data2[26].ACLR
rst_n => data2[27].ACLR
rst_n => data2[28].ACLR
rst_n => data2[29].ACLR
rst_n => data2[30].ACLR
rst_n => data2[31].ACLR
rst_n => data1[0].ACLR
rst_n => data1[1].ACLR
rst_n => data1[2].ACLR
rst_n => data1[3].ACLR
rst_n => data1[4].ACLR
rst_n => data1[5].ACLR
rst_n => data1[6].ACLR
rst_n => data1[7].ACLR
rst_n => data1[8].ACLR
rst_n => data1[9].ACLR
rst_n => data1[10].ACLR
rst_n => data1[11].ACLR
rst_n => data1[12].ACLR
rst_n => data1[13].ACLR
rst_n => data1[14].ACLR
rst_n => data1[15].ACLR
rst_n => data1[16].ACLR
rst_n => data1[17].ACLR
rst_n => data1[18].ACLR
rst_n => data1[19].ACLR
rst_n => data1[20].ACLR
rst_n => data1[21].ACLR
rst_n => data1[22].ACLR
rst_n => data1[23].ACLR
rst_n => data1[24].ACLR
rst_n => data1[25].ACLR
rst_n => data1[26].ACLR
rst_n => data1[27].ACLR
rst_n => data1[28].ACLR
rst_n => data1[29].ACLR
rst_n => data1[30].ACLR
rst_n => data1[31].ACLR
rst_n => over~reg0.ENA
clk => over~reg0.CLK
clk => data8[0].CLK
clk => data8[1].CLK
clk => data8[2].CLK
clk => data8[3].CLK
clk => data8[4].CLK
clk => data8[5].CLK
clk => data8[6].CLK
clk => data8[7].CLK
clk => data8[8].CLK
clk => data8[9].CLK
clk => data8[10].CLK
clk => data8[11].CLK
clk => data8[12].CLK
clk => data8[13].CLK
clk => data8[14].CLK
clk => data8[15].CLK
clk => data8[16].CLK
clk => data8[17].CLK
clk => data8[18].CLK
clk => data8[19].CLK
clk => data8[20].CLK
clk => data8[21].CLK
clk => data8[22].CLK
clk => data8[23].CLK
clk => data8[24].CLK
clk => data8[25].CLK
clk => data8[26].CLK
clk => data8[27].CLK
clk => data8[28].CLK
clk => data8[29].CLK
clk => data8[30].CLK
clk => data8[31].CLK
clk => data7[0].CLK
clk => data7[1].CLK
clk => data7[2].CLK
clk => data7[3].CLK
clk => data7[4].CLK
clk => data7[5].CLK
clk => data7[6].CLK
clk => data7[7].CLK
clk => data7[8].CLK
clk => data7[9].CLK
clk => data7[10].CLK
clk => data7[11].CLK
clk => data7[12].CLK
clk => data7[13].CLK
clk => data7[14].CLK
clk => data7[15].CLK
clk => data7[16].CLK
clk => data7[17].CLK
clk => data7[18].CLK
clk => data7[19].CLK
clk => data7[20].CLK
clk => data7[21].CLK
clk => data7[22].CLK
clk => data7[23].CLK
clk => data7[24].CLK
clk => data7[25].CLK
clk => data7[26].CLK
clk => data7[27].CLK
clk => data7[28].CLK
clk => data7[29].CLK
clk => data7[30].CLK
clk => data7[31].CLK
clk => data6[0].CLK
clk => data6[1].CLK
clk => data6[2].CLK
clk => data6[3].CLK
clk => data6[4].CLK
clk => data6[5].CLK
clk => data6[6].CLK
clk => data6[7].CLK
clk => data6[8].CLK
clk => data6[9].CLK
clk => data6[10].CLK
clk => data6[11].CLK
clk => data6[12].CLK
clk => data6[13].CLK
clk => data6[14].CLK
clk => data6[15].CLK
clk => data6[16].CLK
clk => data6[17].CLK
clk => data6[18].CLK
clk => data6[19].CLK
clk => data6[20].CLK
clk => data6[21].CLK
clk => data6[22].CLK
clk => data6[23].CLK
clk => data6[24].CLK
clk => data6[25].CLK
clk => data6[26].CLK
clk => data6[27].CLK
clk => data6[28].CLK
clk => data6[29].CLK
clk => data6[30].CLK
clk => data6[31].CLK
clk => data5[0].CLK
clk => data5[1].CLK
clk => data5[2].CLK
clk => data5[3].CLK
clk => data5[4].CLK
clk => data5[5].CLK
clk => data5[6].CLK
clk => data5[7].CLK
clk => data5[8].CLK
clk => data5[9].CLK
clk => data5[10].CLK
clk => data5[11].CLK
clk => data5[12].CLK
clk => data5[13].CLK
clk => data5[14].CLK
clk => data5[15].CLK
clk => data5[16].CLK
clk => data5[17].CLK
clk => data5[18].CLK
clk => data5[19].CLK
clk => data5[20].CLK
clk => data5[21].CLK
clk => data5[22].CLK
clk => data5[23].CLK
clk => data5[24].CLK
clk => data5[25].CLK
clk => data5[26].CLK
clk => data5[27].CLK
clk => data5[28].CLK
clk => data5[29].CLK
clk => data5[30].CLK
clk => data5[31].CLK
clk => data4[0].CLK
clk => data4[1].CLK
clk => data4[2].CLK
clk => data4[3].CLK
clk => data4[4].CLK
clk => data4[5].CLK
clk => data4[6].CLK
clk => data4[7].CLK
clk => data4[8].CLK
clk => data4[9].CLK
clk => data4[10].CLK
clk => data4[11].CLK
clk => data4[12].CLK
clk => data4[13].CLK
clk => data4[14].CLK
clk => data4[15].CLK
clk => data4[16].CLK
clk => data4[17].CLK
clk => data4[18].CLK
clk => data4[19].CLK
clk => data4[20].CLK
clk => data4[21].CLK
clk => data4[22].CLK
clk => data4[23].CLK
clk => data4[24].CLK
clk => data4[25].CLK
clk => data4[26].CLK
clk => data4[27].CLK
clk => data4[28].CLK
clk => data4[29].CLK
clk => data4[30].CLK
clk => data4[31].CLK
clk => data3[0].CLK
clk => data3[1].CLK
clk => data3[2].CLK
clk => data3[3].CLK
clk => data3[4].CLK
clk => data3[5].CLK
clk => data3[6].CLK
clk => data3[7].CLK
clk => data3[8].CLK
clk => data3[9].CLK
clk => data3[10].CLK
clk => data3[11].CLK
clk => data3[12].CLK
clk => data3[13].CLK
clk => data3[14].CLK
clk => data3[15].CLK
clk => data3[16].CLK
clk => data3[17].CLK
clk => data3[18].CLK
clk => data3[19].CLK
clk => data3[20].CLK
clk => data3[21].CLK
clk => data3[22].CLK
clk => data3[23].CLK
clk => data3[24].CLK
clk => data3[25].CLK
clk => data3[26].CLK
clk => data3[27].CLK
clk => data3[28].CLK
clk => data3[29].CLK
clk => data3[30].CLK
clk => data3[31].CLK
clk => data2[0].CLK
clk => data2[1].CLK
clk => data2[2].CLK
clk => data2[3].CLK
clk => data2[4].CLK
clk => data2[5].CLK
clk => data2[6].CLK
clk => data2[7].CLK
clk => data2[8].CLK
clk => data2[9].CLK
clk => data2[10].CLK
clk => data2[11].CLK
clk => data2[12].CLK
clk => data2[13].CLK
clk => data2[14].CLK
clk => data2[15].CLK
clk => data2[16].CLK
clk => data2[17].CLK
clk => data2[18].CLK
clk => data2[19].CLK
clk => data2[20].CLK
clk => data2[21].CLK
clk => data2[22].CLK
clk => data2[23].CLK
clk => data2[24].CLK
clk => data2[25].CLK
clk => data2[26].CLK
clk => data2[27].CLK
clk => data2[28].CLK
clk => data2[29].CLK
clk => data2[30].CLK
clk => data2[31].CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
dataout[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
over <= over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|code_mt:inst8
clk => DoutM[0]~reg0.CLK
clk => DoutM[1]~reg0.CLK
clk => DoutM[2]~reg0.CLK
clk => DoutM[3]~reg0.CLK
clk => DoutM[4]~reg0.CLK
clk => DoutM[5]~reg0.CLK
clk => DoutM[6]~reg0.CLK
clk => DoutM[7]~reg0.CLK
clk => DoutM[8]~reg0.CLK
clk => DoutM[9]~reg0.CLK
clk => DoutM[10]~reg0.CLK
clk => DoutM[11]~reg0.CLK
clk => DoutM[12]~reg0.CLK
clk => DoutM[13]~reg0.CLK
clk => DoutM[14]~reg0.CLK
clk => DoutM[15]~reg0.CLK
clk => DoutM[16]~reg0.CLK
clk => DoutM[17]~reg0.CLK
clk => DoutM[18]~reg0.CLK
clk => DoutM[19]~reg0.CLK
clk => DoutM[20]~reg0.CLK
clk => DoutM[21]~reg0.CLK
clk => DoutM[22]~reg0.CLK
clk => DoutM[23]~reg0.CLK
clk => DoutM[24]~reg0.CLK
clk => DoutM[25]~reg0.CLK
clk => DoutM[26]~reg0.CLK
clk => DoutM[27]~reg0.CLK
clk => DoutM[28]~reg0.CLK
clk => DoutM[29]~reg0.CLK
clk => DoutM[30]~reg0.CLK
clk => DoutM[31]~reg0.CLK
clk => countreg1[0].CLK
clk => countreg1[1].CLK
clk => countreg1[2].CLK
clk => countreg1[3].CLK
clk => countreg1[4].CLK
clk => countreg1[5].CLK
clk => countreg1[6].CLK
clk => countreg1[7].CLK
clk => countreg1[8].CLK
clk => countreg1[9].CLK
clk => countreg1[10].CLK
clk => countreg1[11].CLK
clk => countreg1[12].CLK
clk => countreg1[13].CLK
clk => countreg1[14].CLK
clk => countreg1[15].CLK
clk => countreg1[16].CLK
clk => countreg1[17].CLK
clk => countreg1[18].CLK
clk => countreg1[19].CLK
clk => countreg1[20].CLK
clk => countreg1[21].CLK
clk => countreg1[22].CLK
clk => countreg1[23].CLK
clk => countreg1[24].CLK
clk => countreg1[25].CLK
clk => countreg1[26].CLK
clk => countreg1[27].CLK
clk => countreg1[28].CLK
clk => countreg1[29].CLK
clk => countreg1[30].CLK
clk => countreg1[31].CLK
clk => Dout1[0].CLK
clk => Dout1[1].CLK
clk => Dout1[2].CLK
clk => Dout1[3].CLK
clk => Dout1[4].CLK
clk => Dout1[5].CLK
clk => Dout1[6].CLK
clk => Dout1[7].CLK
clk => Dout1[8].CLK
clk => Dout1[9].CLK
clk => Dout1[10].CLK
clk => Dout1[11].CLK
clk => Dout1[12].CLK
clk => Dout1[13].CLK
clk => Dout1[14].CLK
clk => Dout1[15].CLK
clk => Dout1[16].CLK
clk => Dout1[17].CLK
clk => Dout1[18].CLK
clk => Dout1[19].CLK
clk => Dout1[20].CLK
clk => Dout1[21].CLK
clk => Dout1[22].CLK
clk => Dout1[23].CLK
clk => Dout1[24].CLK
clk => Dout1[25].CLK
clk => Dout1[26].CLK
clk => Dout1[27].CLK
clk => Dout1[28].CLK
clk => Dout1[29].CLK
clk => Dout1[30].CLK
clk => Dout1[31].CLK
clk => countreg[0].CLK
clk => countreg[1].CLK
clk => countreg[2].CLK
clk => countreg[3].CLK
clk => countreg[4].CLK
clk => countreg[5].CLK
clk => countreg[6].CLK
clk => countreg[7].CLK
clk => countreg[8].CLK
clk => countreg[9].CLK
clk => countreg[10].CLK
clk => countreg[11].CLK
clk => countreg[12].CLK
clk => countreg[13].CLK
clk => countreg[14].CLK
clk => countreg[15].CLK
clk => countreg[16].CLK
clk => countreg[17].CLK
clk => countreg[18].CLK
clk => countreg[19].CLK
clk => countreg[20].CLK
clk => countreg[21].CLK
clk => countreg[22].CLK
clk => countreg[23].CLK
clk => countreg[24].CLK
clk => countreg[25].CLK
clk => countreg[26].CLK
clk => countreg[27].CLK
clk => countreg[28].CLK
clk => countreg[29].CLK
clk => countreg[30].CLK
clk => countreg[31].CLK
clk => count1[0].CLK
clk => count1[1].CLK
clk => count1[2].CLK
clk => count1[3].CLK
clk => count1[4].CLK
clk => count1[5].CLK
clk => count1[6].CLK
clk => count1[7].CLK
clk => count1[8].CLK
clk => count1[9].CLK
clk => count1[10].CLK
clk => count1[11].CLK
clk => count1[12].CLK
clk => count1[13].CLK
clk => count1[14].CLK
clk => count1[15].CLK
clk => count1[16].CLK
clk => count1[17].CLK
clk => count1[18].CLK
clk => count1[19].CLK
clk => count1[20].CLK
clk => count1[21].CLK
clk => count1[22].CLK
clk => count1[23].CLK
clk => count1[24].CLK
clk => count1[25].CLK
clk => count1[26].CLK
clk => count1[27].CLK
clk => count1[28].CLK
clk => count1[29].CLK
clk => count1[30].CLK
clk => count1[31].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
clk => Dout[16]~reg0.CLK
clk => Dout[17]~reg0.CLK
clk => Dout[18]~reg0.CLK
clk => Dout[19]~reg0.CLK
clk => Dout[20]~reg0.CLK
clk => Dout[21]~reg0.CLK
clk => Dout[22]~reg0.CLK
clk => Dout[23]~reg0.CLK
clk => Dout[24]~reg0.CLK
clk => Dout[25]~reg0.CLK
clk => Dout[26]~reg0.CLK
clk => Dout[27]~reg0.CLK
clk => Dout[28]~reg0.CLK
clk => Dout[29]~reg0.CLK
clk => Dout[30]~reg0.CLK
clk => Dout[31]~reg0.CLK
clk => LastSigB.CLK
clk => LastSigA.CLK
clk => ClkOut.CLK
clk => DirOut.CLK
rst_n => DirOut.OUTPUTSELECT
rst_n => LastSigB.ENA
rst_n => LastSigA.ENA
rst_n => ClkOut.ENA
SigA => always0.IN1
SigA => always0.IN1
SigA => LastSigA.DATAIN
SigB => always0.IN1
SigB => always0.IN1
SigB => DirOut.DATAB
SigB => LastSigB.DATAIN
Start => always1.IN1
Clr => countreg1[0].ACLR
Clr => countreg1[1].ACLR
Clr => countreg1[2].ACLR
Clr => countreg1[3].ACLR
Clr => countreg1[4].ACLR
Clr => countreg1[5].ACLR
Clr => countreg1[6].ACLR
Clr => countreg1[7].ACLR
Clr => countreg1[8].ACLR
Clr => countreg1[9].ACLR
Clr => countreg1[10].ACLR
Clr => countreg1[11].ACLR
Clr => countreg1[12].ACLR
Clr => countreg1[13].ACLR
Clr => countreg1[14].ACLR
Clr => countreg1[15].ACLR
Clr => countreg1[16].ACLR
Clr => countreg1[17].ACLR
Clr => countreg1[18].ACLR
Clr => countreg1[19].ACLR
Clr => countreg1[20].ACLR
Clr => countreg1[21].ACLR
Clr => countreg1[22].ACLR
Clr => countreg1[23].ACLR
Clr => countreg1[24].ACLR
Clr => countreg1[25].ACLR
Clr => countreg1[26].ACLR
Clr => countreg1[27].ACLR
Clr => countreg1[28].ACLR
Clr => countreg1[29].ACLR
Clr => countreg1[30].ACLR
Clr => countreg1[31].ACLR
Clr => Dout1[0].ACLR
Clr => Dout1[1].ACLR
Clr => Dout1[2].ACLR
Clr => Dout1[3].ACLR
Clr => Dout1[4].ACLR
Clr => Dout1[5].ACLR
Clr => Dout1[6].ACLR
Clr => Dout1[7].ACLR
Clr => Dout1[8].ACLR
Clr => Dout1[9].ACLR
Clr => Dout1[10].ACLR
Clr => Dout1[11].ACLR
Clr => Dout1[12].ACLR
Clr => Dout1[13].ACLR
Clr => Dout1[14].ACLR
Clr => Dout1[15].ACLR
Clr => Dout1[16].ACLR
Clr => Dout1[17].ACLR
Clr => Dout1[18].ACLR
Clr => Dout1[19].ACLR
Clr => Dout1[20].ACLR
Clr => Dout1[21].ACLR
Clr => Dout1[22].ACLR
Clr => Dout1[23].ACLR
Clr => Dout1[24].ACLR
Clr => Dout1[25].ACLR
Clr => Dout1[26].ACLR
Clr => Dout1[27].ACLR
Clr => Dout1[28].ACLR
Clr => Dout1[29].ACLR
Clr => Dout1[30].ACLR
Clr => Dout1[31].ACLR
Clr => count1[0].ACLR
Clr => count1[1].ACLR
Clr => count1[2].ACLR
Clr => count1[3].ACLR
Clr => count1[4].ACLR
Clr => count1[5].ACLR
Clr => count1[6].ACLR
Clr => count1[7].ACLR
Clr => count1[8].ACLR
Clr => count1[9].ACLR
Clr => count1[10].ACLR
Clr => count1[11].ACLR
Clr => count1[12].ACLR
Clr => count1[13].ACLR
Clr => count1[14].ACLR
Clr => count1[15].ACLR
Clr => count1[16].ACLR
Clr => count1[17].ACLR
Clr => count1[18].ACLR
Clr => count1[19].ACLR
Clr => count1[20].ACLR
Clr => count1[21].ACLR
Clr => count1[22].ACLR
Clr => count1[23].ACLR
Clr => count1[24].ACLR
Clr => count1[25].ACLR
Clr => count1[26].ACLR
Clr => count1[27].ACLR
Clr => count1[28].ACLR
Clr => count1[29].ACLR
Clr => count1[30].ACLR
Clr => count1[31].ACLR
Clr => Dout[0]~reg0.ACLR
Clr => Dout[1]~reg0.ACLR
Clr => Dout[2]~reg0.ACLR
Clr => Dout[3]~reg0.ACLR
Clr => Dout[4]~reg0.ACLR
Clr => Dout[5]~reg0.ACLR
Clr => Dout[6]~reg0.ACLR
Clr => Dout[7]~reg0.ACLR
Clr => Dout[8]~reg0.ACLR
Clr => Dout[9]~reg0.ACLR
Clr => Dout[10]~reg0.ACLR
Clr => Dout[11]~reg0.ACLR
Clr => Dout[12]~reg0.ACLR
Clr => Dout[13]~reg0.ACLR
Clr => Dout[14]~reg0.ACLR
Clr => Dout[15]~reg0.ACLR
Clr => Dout[16]~reg0.ACLR
Clr => Dout[17]~reg0.ACLR
Clr => Dout[18]~reg0.ACLR
Clr => Dout[19]~reg0.ACLR
Clr => Dout[20]~reg0.ACLR
Clr => Dout[21]~reg0.ACLR
Clr => Dout[22]~reg0.ACLR
Clr => Dout[23]~reg0.ACLR
Clr => Dout[24]~reg0.ACLR
Clr => Dout[25]~reg0.ACLR
Clr => Dout[26]~reg0.ACLR
Clr => Dout[27]~reg0.ACLR
Clr => Dout[28]~reg0.ACLR
Clr => Dout[29]~reg0.ACLR
Clr => Dout[30]~reg0.ACLR
Clr => Dout[31]~reg0.ACLR
Clr => DoutM[0]~reg0.ENA
Clr => count[31].ENA
Clr => count[30].ENA
Clr => count[29].ENA
Clr => count[28].ENA
Clr => count[27].ENA
Clr => count[26].ENA
Clr => count[25].ENA
Clr => count[24].ENA
Clr => count[23].ENA
Clr => count[22].ENA
Clr => count[21].ENA
Clr => count[20].ENA
Clr => count[19].ENA
Clr => count[18].ENA
Clr => count[17].ENA
Clr => count[16].ENA
Clr => count[15].ENA
Clr => count[14].ENA
Clr => count[13].ENA
Clr => count[12].ENA
Clr => count[11].ENA
Clr => count[10].ENA
Clr => count[9].ENA
Clr => count[8].ENA
Clr => count[7].ENA
Clr => count[6].ENA
Clr => count[5].ENA
Clr => count[4].ENA
Clr => count[3].ENA
Clr => count[2].ENA
Clr => count[1].ENA
Clr => count[0].ENA
Clr => countreg[31].ENA
Clr => countreg[30].ENA
Clr => countreg[29].ENA
Clr => countreg[28].ENA
Clr => countreg[27].ENA
Clr => countreg[26].ENA
Clr => countreg[25].ENA
Clr => countreg[24].ENA
Clr => countreg[23].ENA
Clr => countreg[22].ENA
Clr => countreg[21].ENA
Clr => countreg[20].ENA
Clr => countreg[19].ENA
Clr => countreg[18].ENA
Clr => countreg[17].ENA
Clr => countreg[16].ENA
Clr => countreg[15].ENA
Clr => countreg[14].ENA
Clr => countreg[13].ENA
Clr => countreg[12].ENA
Clr => countreg[11].ENA
Clr => countreg[10].ENA
Clr => countreg[9].ENA
Clr => countreg[8].ENA
Clr => countreg[7].ENA
Clr => countreg[6].ENA
Clr => countreg[5].ENA
Clr => countreg[4].ENA
Clr => countreg[3].ENA
Clr => countreg[2].ENA
Clr => countreg[1].ENA
Clr => countreg[0].ENA
Clr => DoutM[31]~reg0.ENA
Clr => DoutM[30]~reg0.ENA
Clr => DoutM[29]~reg0.ENA
Clr => DoutM[28]~reg0.ENA
Clr => DoutM[27]~reg0.ENA
Clr => DoutM[26]~reg0.ENA
Clr => DoutM[25]~reg0.ENA
Clr => DoutM[24]~reg0.ENA
Clr => DoutM[23]~reg0.ENA
Clr => DoutM[22]~reg0.ENA
Clr => DoutM[21]~reg0.ENA
Clr => DoutM[20]~reg0.ENA
Clr => DoutM[19]~reg0.ENA
Clr => DoutM[18]~reg0.ENA
Clr => DoutM[17]~reg0.ENA
Clr => DoutM[16]~reg0.ENA
Clr => DoutM[15]~reg0.ENA
Clr => DoutM[14]~reg0.ENA
Clr => DoutM[13]~reg0.ENA
Clr => DoutM[12]~reg0.ENA
Clr => DoutM[11]~reg0.ENA
Clr => DoutM[10]~reg0.ENA
Clr => DoutM[9]~reg0.ENA
Clr => DoutM[8]~reg0.ENA
Clr => DoutM[7]~reg0.ENA
Clr => DoutM[6]~reg0.ENA
Clr => DoutM[5]~reg0.ENA
Clr => DoutM[4]~reg0.ENA
Clr => DoutM[3]~reg0.ENA
Clr => DoutM[2]~reg0.ENA
Clr => DoutM[1]~reg0.ENA
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[0] <= DoutM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[1] <= DoutM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[2] <= DoutM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[3] <= DoutM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[4] <= DoutM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[5] <= DoutM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[6] <= DoutM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[7] <= DoutM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[8] <= DoutM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[9] <= DoutM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[10] <= DoutM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[11] <= DoutM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[12] <= DoutM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[13] <= DoutM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[14] <= DoutM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[15] <= DoutM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[16] <= DoutM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[17] <= DoutM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[18] <= DoutM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[19] <= DoutM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[20] <= DoutM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[21] <= DoutM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[22] <= DoutM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[23] <= DoutM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[24] <= DoutM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[25] <= DoutM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[26] <= DoutM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[27] <= DoutM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[28] <= DoutM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[29] <= DoutM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[30] <= DoutM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[31] <= DoutM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|one_bit_filter:inst2
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|one_bit_filter:inst3
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|code:inst22
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
clk => Dout[16]~reg0.CLK
clk => Dout[17]~reg0.CLK
clk => Dout[18]~reg0.CLK
clk => Dout[19]~reg0.CLK
clk => Dout[20]~reg0.CLK
clk => Dout[21]~reg0.CLK
clk => Dout[22]~reg0.CLK
clk => Dout[23]~reg0.CLK
clk => Dout[24]~reg0.CLK
clk => Dout[25]~reg0.CLK
clk => Dout[26]~reg0.CLK
clk => Dout[27]~reg0.CLK
clk => Dout[28]~reg0.CLK
clk => Dout[29]~reg0.CLK
clk => Dout[30]~reg0.CLK
clk => Dout[31]~reg0.CLK
clk => DoutTemp[0].CLK
clk => DoutTemp[1].CLK
clk => DoutTemp[2].CLK
clk => DoutTemp[3].CLK
clk => DoutTemp[4].CLK
clk => DoutTemp[5].CLK
clk => DoutTemp[6].CLK
clk => DoutTemp[7].CLK
clk => DoutTemp[8].CLK
clk => DoutTemp[9].CLK
clk => DoutTemp[10].CLK
clk => DoutTemp[11].CLK
clk => DoutTemp[12].CLK
clk => DoutTemp[13].CLK
clk => DoutTemp[14].CLK
clk => DoutTemp[15].CLK
clk => DoutTemp[16].CLK
clk => DoutTemp[17].CLK
clk => DoutTemp[18].CLK
clk => DoutTemp[19].CLK
clk => DoutTemp[20].CLK
clk => DoutTemp[21].CLK
clk => DoutTemp[22].CLK
clk => DoutTemp[23].CLK
clk => DoutTemp[24].CLK
clk => DoutTemp[25].CLK
clk => DoutTemp[26].CLK
clk => DoutTemp[27].CLK
clk => DoutTemp[28].CLK
clk => DoutTemp[29].CLK
clk => DoutTemp[30].CLK
clk => DoutTemp[31].CLK
clk => LastSigB.CLK
clk => LastSigA.CLK
clk => ClkOut.CLK
clk => DirOut.CLK
rst_n => DirOut.OUTPUTSELECT
rst_n => LastSigB.ENA
rst_n => LastSigA.ENA
rst_n => ClkOut.ENA
SigA => always0.IN1
SigA => always0.IN1
SigA => LastSigA.DATAIN
SigB => always0.IN1
SigB => always0.IN1
SigB => DirOut.DATAB
SigB => LastSigB.DATAIN
Start => always1.IN1
Clr => DoutTemp[0].ACLR
Clr => DoutTemp[1].ACLR
Clr => DoutTemp[2].ACLR
Clr => DoutTemp[3].ACLR
Clr => DoutTemp[4].ACLR
Clr => DoutTemp[5].ACLR
Clr => DoutTemp[6].ACLR
Clr => DoutTemp[7].ACLR
Clr => DoutTemp[8].ACLR
Clr => DoutTemp[9].ACLR
Clr => DoutTemp[10].ACLR
Clr => DoutTemp[11].ACLR
Clr => DoutTemp[12].ACLR
Clr => DoutTemp[13].ACLR
Clr => DoutTemp[14].ACLR
Clr => DoutTemp[15].ACLR
Clr => DoutTemp[16].ACLR
Clr => DoutTemp[17].ACLR
Clr => DoutTemp[18].ACLR
Clr => DoutTemp[19].ACLR
Clr => DoutTemp[20].ACLR
Clr => DoutTemp[21].ACLR
Clr => DoutTemp[22].ACLR
Clr => DoutTemp[23].ACLR
Clr => DoutTemp[24].ACLR
Clr => DoutTemp[25].ACLR
Clr => DoutTemp[26].ACLR
Clr => DoutTemp[27].ACLR
Clr => DoutTemp[28].ACLR
Clr => DoutTemp[29].ACLR
Clr => DoutTemp[30].ACLR
Clr => DoutTemp[31].ACLR
Clr => Dout[0]~reg0.ENA
Clr => Dout[31]~reg0.ENA
Clr => Dout[30]~reg0.ENA
Clr => Dout[29]~reg0.ENA
Clr => Dout[28]~reg0.ENA
Clr => Dout[27]~reg0.ENA
Clr => Dout[26]~reg0.ENA
Clr => Dout[25]~reg0.ENA
Clr => Dout[24]~reg0.ENA
Clr => Dout[23]~reg0.ENA
Clr => Dout[22]~reg0.ENA
Clr => Dout[21]~reg0.ENA
Clr => Dout[20]~reg0.ENA
Clr => Dout[19]~reg0.ENA
Clr => Dout[18]~reg0.ENA
Clr => Dout[17]~reg0.ENA
Clr => Dout[16]~reg0.ENA
Clr => Dout[15]~reg0.ENA
Clr => Dout[14]~reg0.ENA
Clr => Dout[13]~reg0.ENA
Clr => Dout[12]~reg0.ENA
Clr => Dout[11]~reg0.ENA
Clr => Dout[10]~reg0.ENA
Clr => Dout[9]~reg0.ENA
Clr => Dout[8]~reg0.ENA
Clr => Dout[7]~reg0.ENA
Clr => Dout[6]~reg0.ENA
Clr => Dout[5]~reg0.ENA
Clr => Dout[4]~reg0.ENA
Clr => Dout[3]~reg0.ENA
Clr => Dout[2]~reg0.ENA
Clr => Dout[1]~reg0.ENA
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|ADD_ver:inst10
clk => result1[0].CLK
clk => result1[1].CLK
clk => result1[2].CLK
clk => result1[3].CLK
clk => result1[4].CLK
clk => result1[5].CLK
clk => result1[6].CLK
clk => result1[7].CLK
clk => result1[8].CLK
clk => result1[9].CLK
clk => result1[10].CLK
clk => result1[11].CLK
clk => result1[12].CLK
clk => result1[13].CLK
clk => result1[14].CLK
clk => result1[15].CLK
clk => result1[16].CLK
clk => result1[17].CLK
clk => result1[18].CLK
clk => result1[19].CLK
clk => result1[20].CLK
clk => result1[21].CLK
clk => result1[22].CLK
clk => result1[23].CLK
clk => result1[24].CLK
clk => result1[25].CLK
clk => result1[26].CLK
clk => result1[27].CLK
clk => result1[28].CLK
clk => result1[29].CLK
clk => result1[30].CLK
clk => result1[31].CLK
rst_n => result1[0].ACLR
rst_n => result1[1].ACLR
rst_n => result1[2].ACLR
rst_n => result1[3].ACLR
rst_n => result1[4].ACLR
rst_n => result1[5].ACLR
rst_n => result1[6].ACLR
rst_n => result1[7].ACLR
rst_n => result1[8].ACLR
rst_n => result1[9].ACLR
rst_n => result1[10].ACLR
rst_n => result1[11].ACLR
rst_n => result1[12].ACLR
rst_n => result1[13].ACLR
rst_n => result1[14].ACLR
rst_n => result1[15].ACLR
rst_n => result1[16].ACLR
rst_n => result1[17].ACLR
rst_n => result1[18].ACLR
rst_n => result1[19].ACLR
rst_n => result1[20].ACLR
rst_n => result1[21].ACLR
rst_n => result1[22].ACLR
rst_n => result1[23].ACLR
rst_n => result1[24].ACLR
rst_n => result1[25].ACLR
rst_n => result1[26].ACLR
rst_n => result1[27].ACLR
rst_n => result1[28].ACLR
rst_n => result1[29].ACLR
rst_n => result1[30].ACLR
rst_n => result1[31].ACLR
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
delta[0] => Add0.IN32
delta[1] => Add0.IN31
delta[2] => Add0.IN30
delta[3] => Add0.IN29
delta[4] => Add0.IN28
delta[5] => Add0.IN27
delta[6] => Add0.IN26
delta[7] => Add0.IN25
delta[8] => Add0.IN24
delta[9] => Add0.IN23
delta[10] => Add0.IN22
delta[11] => Add0.IN21
delta[12] => Add0.IN20
delta[13] => Add0.IN19
delta[14] => Add0.IN18
delta[15] => Add0.IN17
delta[16] => Add0.IN16
delta[17] => Add0.IN15
delta[18] => Add0.IN14
delta[19] => Add0.IN13
delta[20] => Add0.IN12
delta[21] => Add0.IN11
delta[22] => Add0.IN10
delta[23] => Add0.IN9
delta[24] => Add0.IN8
delta[25] => Add0.IN7
delta[26] => Add0.IN6
delta[27] => Add0.IN5
delta[28] => Add0.IN4
delta[29] => Add0.IN3
delta[30] => Add0.IN2
delta[31] => Add0.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|delta_limit:inst
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => LessThan0.IN32
datain[0] => dataout.DATAA
datain[0] => LessThan1.IN32
datain[0] => dataout.DATAA
datain[0] => dataout.DATAA
datain[1] => LessThan0.IN31
datain[1] => dataout.DATAA
datain[1] => LessThan1.IN31
datain[1] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => LessThan0.IN30
datain[2] => dataout.DATAA
datain[2] => LessThan1.IN30
datain[2] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => LessThan0.IN29
datain[3] => dataout.DATAA
datain[3] => LessThan1.IN29
datain[3] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => LessThan0.IN28
datain[4] => dataout.DATAA
datain[4] => LessThan1.IN28
datain[4] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => LessThan0.IN27
datain[5] => dataout.DATAA
datain[5] => LessThan1.IN27
datain[5] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => LessThan0.IN26
datain[6] => dataout.DATAA
datain[6] => LessThan1.IN26
datain[6] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => LessThan0.IN25
datain[7] => dataout.DATAA
datain[7] => LessThan1.IN25
datain[7] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => LessThan0.IN24
datain[8] => dataout.DATAA
datain[8] => LessThan1.IN24
datain[8] => dataout.DATAA
datain[8] => dataout.DATAA
datain[9] => LessThan0.IN23
datain[9] => dataout.DATAA
datain[9] => LessThan1.IN23
datain[9] => dataout.DATAA
datain[9] => dataout.DATAA
datain[10] => LessThan0.IN22
datain[10] => dataout.DATAA
datain[10] => LessThan1.IN22
datain[10] => dataout.DATAA
datain[10] => dataout.DATAA
datain[11] => LessThan0.IN21
datain[11] => dataout.DATAA
datain[11] => LessThan1.IN21
datain[11] => dataout.DATAA
datain[11] => dataout.DATAA
datain[12] => LessThan0.IN20
datain[12] => dataout.DATAA
datain[12] => LessThan1.IN20
datain[12] => dataout.DATAA
datain[12] => dataout.DATAA
datain[13] => LessThan0.IN19
datain[13] => dataout.DATAA
datain[13] => LessThan1.IN19
datain[13] => dataout.DATAA
datain[13] => dataout.DATAA
datain[14] => LessThan0.IN18
datain[14] => dataout.DATAA
datain[14] => LessThan1.IN18
datain[14] => dataout.DATAA
datain[14] => dataout.DATAA
datain[15] => LessThan0.IN17
datain[15] => dataout.DATAA
datain[15] => LessThan1.IN17
datain[15] => dataout.DATAA
datain[15] => dataout.DATAA
datain[16] => LessThan0.IN16
datain[16] => dataout.DATAA
datain[16] => LessThan1.IN16
datain[16] => dataout.DATAA
datain[16] => dataout.DATAA
datain[17] => LessThan0.IN15
datain[17] => dataout.DATAA
datain[17] => LessThan1.IN15
datain[17] => dataout.DATAA
datain[17] => dataout.DATAA
datain[18] => LessThan0.IN14
datain[18] => dataout.DATAA
datain[18] => LessThan1.IN14
datain[18] => dataout.DATAA
datain[18] => dataout.DATAA
datain[19] => LessThan0.IN13
datain[19] => dataout.DATAA
datain[19] => LessThan1.IN13
datain[19] => dataout.DATAA
datain[19] => dataout.DATAA
datain[20] => LessThan0.IN12
datain[20] => dataout.DATAA
datain[20] => LessThan1.IN12
datain[20] => dataout.DATAA
datain[20] => dataout.DATAA
datain[21] => LessThan0.IN11
datain[21] => dataout.DATAA
datain[21] => LessThan1.IN11
datain[21] => dataout.DATAA
datain[21] => dataout.DATAA
datain[22] => LessThan0.IN10
datain[22] => dataout.DATAA
datain[22] => LessThan1.IN10
datain[22] => dataout.DATAA
datain[22] => dataout.DATAA
datain[23] => LessThan0.IN9
datain[23] => dataout.DATAA
datain[23] => LessThan1.IN9
datain[23] => dataout.DATAA
datain[23] => dataout.DATAA
datain[24] => LessThan0.IN8
datain[24] => dataout.DATAA
datain[24] => LessThan1.IN8
datain[24] => dataout.DATAA
datain[24] => dataout.DATAA
datain[25] => LessThan0.IN7
datain[25] => dataout.DATAA
datain[25] => LessThan1.IN7
datain[25] => dataout.DATAA
datain[25] => dataout.DATAA
datain[26] => LessThan0.IN6
datain[26] => dataout.DATAA
datain[26] => LessThan1.IN6
datain[26] => dataout.DATAA
datain[26] => dataout.DATAA
datain[27] => LessThan0.IN5
datain[27] => dataout.DATAA
datain[27] => LessThan1.IN5
datain[27] => dataout.DATAA
datain[27] => dataout.DATAA
datain[28] => LessThan0.IN4
datain[28] => dataout.DATAA
datain[28] => LessThan1.IN4
datain[28] => dataout.DATAA
datain[28] => dataout.DATAA
datain[29] => LessThan0.IN3
datain[29] => dataout.DATAA
datain[29] => LessThan1.IN3
datain[29] => dataout.DATAA
datain[29] => dataout.DATAA
datain[30] => LessThan0.IN2
datain[30] => dataout.DATAA
datain[30] => LessThan1.IN2
datain[30] => dataout.DATAA
datain[30] => dataout.DATAA
datain[31] => LessThan0.IN1
datain[31] => dataout.DATAA
datain[31] => LessThan1.IN1
datain[31] => dataout.DATAA
datain[31] => dataout.DATAA
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|PI_ver:inst4
clk => preError[0].CLK
clk => preError[1].CLK
clk => preError[2].CLK
clk => preError[3].CLK
clk => preError[4].CLK
clk => preError[5].CLK
clk => preError[6].CLK
clk => preError[7].CLK
clk => preError[8].CLK
clk => preError[9].CLK
clk => preError[10].CLK
clk => preError[11].CLK
clk => preError[12].CLK
clk => preError[13].CLK
clk => preError[14].CLK
clk => preError[15].CLK
clk => preError[16].CLK
clk => preError[17].CLK
clk => preError[18].CLK
clk => preError[19].CLK
clk => preError[20].CLK
clk => preError[21].CLK
clk => preError[22].CLK
clk => preError[23].CLK
clk => preError[24].CLK
clk => preError[25].CLK
clk => preError[26].CLK
clk => preError[27].CLK
clk => preError[28].CLK
clk => preError[29].CLK
clk => preError[30].CLK
clk => preError[31].CLK
clk => Error[0].CLK
clk => Error[1].CLK
clk => Error[2].CLK
clk => Error[3].CLK
clk => Error[4].CLK
clk => Error[5].CLK
clk => Error[6].CLK
clk => Error[7].CLK
clk => Error[8].CLK
clk => Error[9].CLK
clk => Error[10].CLK
clk => Error[11].CLK
clk => Error[12].CLK
clk => Error[13].CLK
clk => Error[14].CLK
clk => Error[15].CLK
clk => Error[16].CLK
clk => Error[17].CLK
clk => Error[18].CLK
clk => Error[19].CLK
clk => Error[20].CLK
clk => Error[21].CLK
clk => Error[22].CLK
clk => Error[23].CLK
clk => Error[24].CLK
clk => Error[25].CLK
clk => Error[26].CLK
clk => Error[27].CLK
clk => Error[28].CLK
clk => Error[29].CLK
clk => Error[30].CLK
clk => Error[31].CLK
clk => B_t[0].CLK
clk => B_t[1].CLK
clk => B_t[2].CLK
clk => B_t[3].CLK
clk => B_t[4].CLK
clk => B_t[5].CLK
clk => B_t[6].CLK
clk => B_t[7].CLK
clk => B_t[8].CLK
clk => B_t[9].CLK
clk => B_t[10].CLK
clk => B_t[11].CLK
clk => B_t[12].CLK
clk => B_t[13].CLK
clk => B_t[14].CLK
clk => B_t[15].CLK
clk => B_t[16].CLK
clk => B_t[17].CLK
clk => B_t[18].CLK
clk => B_t[19].CLK
clk => B_t[20].CLK
clk => B_t[21].CLK
clk => B_t[22].CLK
clk => B_t[23].CLK
clk => B_t[24].CLK
clk => B_t[25].CLK
clk => B_t[26].CLK
clk => B_t[27].CLK
clk => B_t[28].CLK
clk => B_t[29].CLK
clk => B_t[30].CLK
clk => B_t[31].CLK
clk => A_t[0].CLK
clk => A_t[1].CLK
clk => A_t[2].CLK
clk => A_t[3].CLK
clk => A_t[4].CLK
clk => A_t[5].CLK
clk => A_t[6].CLK
clk => A_t[7].CLK
clk => A_t[8].CLK
clk => A_t[9].CLK
clk => A_t[10].CLK
clk => A_t[11].CLK
clk => A_t[12].CLK
clk => A_t[13].CLK
clk => A_t[14].CLK
clk => A_t[15].CLK
clk => A_t[16].CLK
clk => A_t[17].CLK
clk => A_t[18].CLK
clk => A_t[19].CLK
clk => A_t[20].CLK
clk => A_t[21].CLK
clk => A_t[22].CLK
clk => A_t[23].CLK
clk => A_t[24].CLK
clk => A_t[25].CLK
clk => A_t[26].CLK
clk => A_t[27].CLK
clk => A_t[28].CLK
clk => A_t[29].CLK
clk => A_t[30].CLK
clk => A_t[31].CLK
rst_n => preError[0].ACLR
rst_n => preError[1].ACLR
rst_n => preError[2].ACLR
rst_n => preError[3].ACLR
rst_n => preError[4].ACLR
rst_n => preError[5].ACLR
rst_n => preError[6].ACLR
rst_n => preError[7].ACLR
rst_n => preError[8].ACLR
rst_n => preError[9].ACLR
rst_n => preError[10].ACLR
rst_n => preError[11].ACLR
rst_n => preError[12].ACLR
rst_n => preError[13].ACLR
rst_n => preError[14].ACLR
rst_n => preError[15].ACLR
rst_n => preError[16].ACLR
rst_n => preError[17].ACLR
rst_n => preError[18].ACLR
rst_n => preError[19].ACLR
rst_n => preError[20].ACLR
rst_n => preError[21].ACLR
rst_n => preError[22].ACLR
rst_n => preError[23].ACLR
rst_n => preError[24].ACLR
rst_n => preError[25].ACLR
rst_n => preError[26].ACLR
rst_n => preError[27].ACLR
rst_n => preError[28].ACLR
rst_n => preError[29].ACLR
rst_n => preError[30].ACLR
rst_n => preError[31].ACLR
rst_n => Error[0].ACLR
rst_n => Error[1].ACLR
rst_n => Error[2].ACLR
rst_n => Error[3].ACLR
rst_n => Error[4].ACLR
rst_n => Error[5].ACLR
rst_n => Error[6].ACLR
rst_n => Error[7].ACLR
rst_n => Error[8].ACLR
rst_n => Error[9].ACLR
rst_n => Error[10].ACLR
rst_n => Error[11].ACLR
rst_n => Error[12].ACLR
rst_n => Error[13].ACLR
rst_n => Error[14].ACLR
rst_n => Error[15].ACLR
rst_n => Error[16].ACLR
rst_n => Error[17].ACLR
rst_n => Error[18].ACLR
rst_n => Error[19].ACLR
rst_n => Error[20].ACLR
rst_n => Error[21].ACLR
rst_n => Error[22].ACLR
rst_n => Error[23].ACLR
rst_n => Error[24].ACLR
rst_n => Error[25].ACLR
rst_n => Error[26].ACLR
rst_n => Error[27].ACLR
rst_n => Error[28].ACLR
rst_n => Error[29].ACLR
rst_n => Error[30].ACLR
rst_n => Error[31].ACLR
rst_n => B_t[0].ACLR
rst_n => B_t[1].PRESET
rst_n => B_t[2].ACLR
rst_n => B_t[3].ACLR
rst_n => B_t[4].PRESET
rst_n => B_t[5].ACLR
rst_n => B_t[6].PRESET
rst_n => B_t[7].PRESET
rst_n => B_t[8].ACLR
rst_n => B_t[9].ACLR
rst_n => B_t[10].ACLR
rst_n => B_t[11].ACLR
rst_n => B_t[12].ACLR
rst_n => B_t[13].ACLR
rst_n => B_t[14].ACLR
rst_n => B_t[15].ACLR
rst_n => B_t[16].ACLR
rst_n => B_t[17].ACLR
rst_n => B_t[18].ACLR
rst_n => B_t[19].ACLR
rst_n => B_t[20].ACLR
rst_n => B_t[21].ACLR
rst_n => B_t[22].ACLR
rst_n => B_t[23].ACLR
rst_n => B_t[24].ACLR
rst_n => B_t[25].ACLR
rst_n => B_t[26].ACLR
rst_n => B_t[27].ACLR
rst_n => B_t[28].ACLR
rst_n => B_t[29].ACLR
rst_n => B_t[30].ACLR
rst_n => B_t[31].ACLR
rst_n => A_t[0].ACLR
rst_n => A_t[1].ACLR
rst_n => A_t[2].ACLR
rst_n => A_t[3].PRESET
rst_n => A_t[4].ACLR
rst_n => A_t[5].PRESET
rst_n => A_t[6].PRESET
rst_n => A_t[7].ACLR
rst_n => A_t[8].PRESET
rst_n => A_t[9].ACLR
rst_n => A_t[10].ACLR
rst_n => A_t[11].ACLR
rst_n => A_t[12].ACLR
rst_n => A_t[13].ACLR
rst_n => A_t[14].ACLR
rst_n => A_t[15].ACLR
rst_n => A_t[16].ACLR
rst_n => A_t[17].ACLR
rst_n => A_t[18].ACLR
rst_n => A_t[19].ACLR
rst_n => A_t[20].ACLR
rst_n => A_t[21].ACLR
rst_n => A_t[22].ACLR
rst_n => A_t[23].ACLR
rst_n => A_t[24].ACLR
rst_n => A_t[25].ACLR
rst_n => A_t[26].ACLR
rst_n => A_t[27].ACLR
rst_n => A_t[28].ACLR
rst_n => A_t[29].ACLR
rst_n => A_t[30].ACLR
rst_n => A_t[31].ACLR
enable => preError[0].ENA
enable => Error[31].ENA
enable => Error[30].ENA
enable => Error[29].ENA
enable => Error[28].ENA
enable => Error[27].ENA
enable => Error[26].ENA
enable => Error[25].ENA
enable => Error[24].ENA
enable => Error[23].ENA
enable => Error[22].ENA
enable => Error[21].ENA
enable => Error[20].ENA
enable => Error[19].ENA
enable => Error[18].ENA
enable => Error[17].ENA
enable => Error[16].ENA
enable => Error[15].ENA
enable => Error[14].ENA
enable => Error[13].ENA
enable => Error[12].ENA
enable => Error[11].ENA
enable => Error[10].ENA
enable => Error[9].ENA
enable => Error[8].ENA
enable => Error[7].ENA
enable => Error[6].ENA
enable => Error[5].ENA
enable => Error[4].ENA
enable => Error[3].ENA
enable => Error[2].ENA
enable => Error[1].ENA
enable => Error[0].ENA
enable => preError[31].ENA
enable => preError[30].ENA
enable => preError[29].ENA
enable => preError[28].ENA
enable => preError[27].ENA
enable => preError[26].ENA
enable => preError[25].ENA
enable => preError[24].ENA
enable => preError[23].ENA
enable => preError[22].ENA
enable => preError[21].ENA
enable => preError[20].ENA
enable => preError[19].ENA
enable => preError[18].ENA
enable => preError[17].ENA
enable => preError[16].ENA
enable => preError[15].ENA
enable => preError[14].ENA
enable => preError[13].ENA
enable => preError[12].ENA
enable => preError[11].ENA
enable => preError[10].ENA
enable => preError[9].ENA
enable => preError[8].ENA
enable => preError[7].ENA
enable => preError[6].ENA
enable => preError[5].ENA
enable => preError[4].ENA
enable => preError[3].ENA
enable => preError[2].ENA
enable => preError[1].ENA
set[0] => Add0.IN64
set[1] => Add0.IN63
set[2] => Add0.IN62
set[3] => Add0.IN61
set[4] => Add0.IN60
set[5] => Add0.IN59
set[6] => Add0.IN58
set[7] => Add0.IN57
set[8] => Add0.IN56
set[9] => Add0.IN55
set[10] => Add0.IN54
set[11] => Add0.IN53
set[12] => Add0.IN52
set[13] => Add0.IN51
set[14] => Add0.IN50
set[15] => Add0.IN49
set[16] => Add0.IN48
set[17] => Add0.IN47
set[18] => Add0.IN46
set[19] => Add0.IN45
set[20] => Add0.IN44
set[21] => Add0.IN43
set[22] => Add0.IN42
set[23] => Add0.IN41
set[24] => Add0.IN40
set[25] => ~NO_FANOUT~
set[26] => ~NO_FANOUT~
set[27] => ~NO_FANOUT~
set[28] => ~NO_FANOUT~
set[29] => ~NO_FANOUT~
set[30] => ~NO_FANOUT~
set[31] => ~NO_FANOUT~
feedback[0] => Add0.IN39
feedback[1] => Add0.IN38
feedback[2] => Add0.IN37
feedback[3] => Add0.IN36
feedback[4] => Add0.IN35
feedback[5] => Add0.IN34
feedback[6] => Add0.IN33
feedback[7] => Add0.IN32
feedback[8] => Add0.IN31
feedback[9] => Add0.IN30
feedback[10] => Add0.IN29
feedback[11] => Add0.IN28
feedback[12] => Add0.IN27
feedback[13] => Add0.IN26
feedback[14] => Add0.IN25
feedback[15] => Add0.IN24
feedback[16] => Add0.IN23
feedback[17] => Add0.IN22
feedback[18] => Add0.IN21
feedback[19] => Add0.IN20
feedback[20] => Add0.IN19
feedback[21] => Add0.IN18
feedback[22] => Add0.IN17
feedback[23] => Add0.IN16
feedback[24] => Add0.IN15
feedback[25] => Add0.IN14
feedback[26] => Add0.IN13
feedback[27] => Add0.IN12
feedback[28] => Add0.IN11
feedback[29] => Add0.IN10
feedback[30] => Add0.IN9
feedback[31] => Add0.IN8
A[0] => A_t[0].DATAIN
A[1] => A_t[1].DATAIN
A[2] => A_t[2].DATAIN
A[3] => A_t[3].DATAIN
A[4] => A_t[4].DATAIN
A[5] => A_t[5].DATAIN
A[6] => A_t[6].DATAIN
A[7] => A_t[7].DATAIN
A[8] => A_t[8].DATAIN
A[9] => A_t[9].DATAIN
A[10] => A_t[10].DATAIN
A[11] => A_t[11].DATAIN
A[12] => A_t[12].DATAIN
A[13] => A_t[13].DATAIN
A[14] => A_t[14].DATAIN
A[15] => A_t[15].DATAIN
A[16] => A_t[16].DATAIN
A[17] => A_t[17].DATAIN
A[18] => A_t[18].DATAIN
A[19] => A_t[19].DATAIN
A[20] => A_t[20].DATAIN
A[21] => A_t[21].DATAIN
A[22] => A_t[22].DATAIN
A[23] => A_t[23].DATAIN
A[24] => A_t[24].DATAIN
A[25] => A_t[25].DATAIN
A[26] => A_t[26].DATAIN
A[27] => A_t[27].DATAIN
A[28] => A_t[28].DATAIN
A[29] => A_t[29].DATAIN
A[30] => A_t[30].DATAIN
A[31] => A_t[31].DATAIN
B[0] => B_t[0].DATAIN
B[1] => B_t[1].DATAIN
B[2] => B_t[2].DATAIN
B[3] => B_t[3].DATAIN
B[4] => B_t[4].DATAIN
B[5] => B_t[5].DATAIN
B[6] => B_t[6].DATAIN
B[7] => B_t[7].DATAIN
B[8] => B_t[8].DATAIN
B[9] => B_t[9].DATAIN
B[10] => B_t[10].DATAIN
B[11] => B_t[11].DATAIN
B[12] => B_t[12].DATAIN
B[13] => B_t[13].DATAIN
B[14] => B_t[14].DATAIN
B[15] => B_t[15].DATAIN
B[16] => B_t[16].DATAIN
B[17] => B_t[17].DATAIN
B[18] => B_t[18].DATAIN
B[19] => B_t[19].DATAIN
B[20] => B_t[20].DATAIN
B[21] => B_t[21].DATAIN
B[22] => B_t[22].DATAIN
B[23] => B_t[23].DATAIN
B[24] => B_t[24].DATAIN
B[25] => B_t[25].DATAIN
B[26] => B_t[26].DATAIN
B[27] => B_t[27].DATAIN
B[28] => B_t[28].DATAIN
B[29] => B_t[29].DATAIN
B[30] => B_t[30].DATAIN
B[31] => B_t[31].DATAIN
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|code_hold:inst11
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|code_hold:inst25
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol:inst5|judgePorN:inst24
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
datain[0] => dataout.DATAA
datain[0] => Add0.IN64
datain[1] => dataout.DATAA
datain[1] => Add0.IN63
datain[2] => dataout.DATAA
datain[2] => Add0.IN62
datain[3] => dataout.DATAA
datain[3] => Add0.IN61
datain[4] => dataout.DATAA
datain[4] => Add0.IN60
datain[5] => dataout.DATAA
datain[5] => Add0.IN59
datain[6] => dataout.DATAA
datain[6] => Add0.IN58
datain[7] => dataout.DATAA
datain[7] => Add0.IN57
datain[8] => dataout.DATAA
datain[8] => Add0.IN56
datain[9] => dataout.DATAA
datain[9] => Add0.IN55
datain[10] => dataout.DATAA
datain[10] => Add0.IN54
datain[11] => dataout.DATAA
datain[11] => Add0.IN53
datain[12] => dataout.DATAA
datain[12] => Add0.IN52
datain[13] => dataout.DATAA
datain[13] => Add0.IN51
datain[14] => dataout.DATAA
datain[14] => Add0.IN50
datain[15] => dataout.DATAA
datain[15] => Add0.IN49
datain[16] => dataout.DATAA
datain[16] => Add0.IN48
datain[17] => dataout.DATAA
datain[17] => Add0.IN47
datain[18] => dataout.DATAA
datain[18] => Add0.IN46
datain[19] => dataout.DATAA
datain[19] => Add0.IN45
datain[20] => dataout.DATAA
datain[20] => Add0.IN44
datain[21] => dataout.DATAA
datain[21] => Add0.IN43
datain[22] => dataout.DATAA
datain[22] => Add0.IN42
datain[23] => dataout.DATAA
datain[23] => Add0.IN41
datain[24] => dataout.DATAA
datain[24] => Add0.IN40
datain[25] => dataout.DATAA
datain[25] => Add0.IN39
datain[26] => dataout.DATAA
datain[26] => Add0.IN38
datain[27] => dataout.DATAA
datain[27] => Add0.IN37
datain[28] => dataout.DATAA
datain[28] => Add0.IN36
datain[29] => dataout.DATAA
datain[29] => Add0.IN35
datain[30] => dataout.DATAA
datain[30] => Add0.IN34
datain[31] => dataout.DATAA
datain[31] => Add0.IN33
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT


|SMALL_V14|motorcontrol:inst5|code_hold:inst23
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|infra_filter:inst14
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|testhull:inst12
Dout1[0] <= Timer_hull:inst2.Dout1[0]
Dout1[1] <= Timer_hull:inst2.Dout1[1]
Dout1[2] <= Timer_hull:inst2.Dout1[2]
Dout1[3] <= Timer_hull:inst2.Dout1[3]
Dout1[4] <= Timer_hull:inst2.Dout1[4]
Dout1[5] <= Timer_hull:inst2.Dout1[5]
Dout1[6] <= Timer_hull:inst2.Dout1[6]
Dout1[7] <= Timer_hull:inst2.Dout1[7]
Dout1[8] <= Timer_hull:inst2.Dout1[8]
Dout1[9] <= Timer_hull:inst2.Dout1[9]
Dout1[10] <= Timer_hull:inst2.Dout1[10]
Dout1[11] <= Timer_hull:inst2.Dout1[11]
Dout1[12] <= Timer_hull:inst2.Dout1[12]
Dout1[13] <= Timer_hull:inst2.Dout1[13]
Dout1[14] <= Timer_hull:inst2.Dout1[14]
Dout1[15] <= Timer_hull:inst2.Dout1[15]
Dout1[16] <= Timer_hull:inst2.Dout1[16]
Dout1[17] <= Timer_hull:inst2.Dout1[17]
Dout1[18] <= Timer_hull:inst2.Dout1[18]
Dout1[19] <= Timer_hull:inst2.Dout1[19]
Dout1[20] <= Timer_hull:inst2.Dout1[20]
Dout1[21] <= Timer_hull:inst2.Dout1[21]
Dout1[22] <= Timer_hull:inst2.Dout1[22]
Dout1[23] <= Timer_hull:inst2.Dout1[23]
Dout1[24] <= Timer_hull:inst2.Dout1[24]
Dout1[25] <= Timer_hull:inst2.Dout1[25]
Dout1[26] <= Timer_hull:inst2.Dout1[26]
Dout1[27] <= Timer_hull:inst2.Dout1[27]
Dout1[28] <= Timer_hull:inst2.Dout1[28]
Dout1[29] <= Timer_hull:inst2.Dout1[29]
Dout1[30] <= Timer_hull:inst2.Dout1[30]
Dout1[31] <= Timer_hull:inst2.Dout1[31]
clk => Timer_hull:inst2.Clk
clk => DIR_3:inst.Clk
clk => hulltimer:inst1.clk
rst_n => Timer_hull:inst2.rst_n
rst_n => DIR_3:inst.reset
rst_n => hulltimer:inst1.rst_n
SA => DIR_3:inst.SA
SB => DIR_3:inst.SB
SC => DIR_3:inst.SC


|SMALL_V14|testhull:inst12|Timer_hull:inst2
Clk => Dout1[0]~reg0.CLK
Clk => Dout1[1]~reg0.CLK
Clk => Dout1[2]~reg0.CLK
Clk => Dout1[3]~reg0.CLK
Clk => Dout1[4]~reg0.CLK
Clk => Dout1[5]~reg0.CLK
Clk => Dout1[6]~reg0.CLK
Clk => Dout1[7]~reg0.CLK
Clk => Dout1[8]~reg0.CLK
Clk => Dout1[9]~reg0.CLK
Clk => Dout1[10]~reg0.CLK
Clk => Dout1[11]~reg0.CLK
Clk => Dout1[12]~reg0.CLK
Clk => Dout1[13]~reg0.CLK
Clk => Dout1[14]~reg0.CLK
Clk => Dout1[15]~reg0.CLK
Clk => Dout1[16]~reg0.CLK
Clk => Dout1[17]~reg0.CLK
Clk => Dout1[18]~reg0.CLK
Clk => Dout1[19]~reg0.CLK
Clk => Dout1[20]~reg0.CLK
Clk => Dout1[21]~reg0.CLK
Clk => Dout1[22]~reg0.CLK
Clk => Dout1[23]~reg0.CLK
Clk => Dout1[24]~reg0.CLK
Clk => Dout1[25]~reg0.CLK
Clk => Dout1[26]~reg0.CLK
Clk => Dout1[27]~reg0.CLK
Clk => Dout1[28]~reg0.CLK
Clk => Dout1[29]~reg0.CLK
Clk => Dout1[30]~reg0.CLK
Clk => Dout1[31]~reg0.CLK
Clk => Dout[0].CLK
Clk => Dout[1].CLK
Clk => Dout[2].CLK
Clk => Dout[3].CLK
Clk => Dout[4].CLK
Clk => Dout[5].CLK
Clk => Dout[6].CLK
Clk => Dout[7].CLK
Clk => Dout[8].CLK
Clk => Dout[9].CLK
Clk => Dout[10].CLK
Clk => Dout[11].CLK
Clk => Dout[12].CLK
Clk => Dout[13].CLK
Clk => Dout[14].CLK
Clk => Dout[15].CLK
Clk => Dout[16].CLK
Clk => Dout[17].CLK
Clk => Dout[18].CLK
Clk => Dout[19].CLK
Clk => Dout[20].CLK
Clk => Dout[21].CLK
Clk => Dout[22].CLK
Clk => Dout[23].CLK
Clk => Dout[24].CLK
Clk => Dout[25].CLK
Clk => Dout[26].CLK
Clk => Dout[27].CLK
Clk => Dout[28].CLK
Clk => Dout[29].CLK
Clk => Dout[30].CLK
Clk => Dout[31].CLK
rst_n => Dout1[0]~reg0.ACLR
rst_n => Dout1[1]~reg0.ACLR
rst_n => Dout1[2]~reg0.ACLR
rst_n => Dout1[3]~reg0.ACLR
rst_n => Dout1[4]~reg0.ACLR
rst_n => Dout1[5]~reg0.ACLR
rst_n => Dout1[6]~reg0.ACLR
rst_n => Dout1[7]~reg0.ACLR
rst_n => Dout1[8]~reg0.ACLR
rst_n => Dout1[9]~reg0.ACLR
rst_n => Dout1[10]~reg0.ACLR
rst_n => Dout1[11]~reg0.ACLR
rst_n => Dout1[12]~reg0.ACLR
rst_n => Dout1[13]~reg0.ACLR
rst_n => Dout1[14]~reg0.ACLR
rst_n => Dout1[15]~reg0.ACLR
rst_n => Dout1[16]~reg0.ACLR
rst_n => Dout1[17]~reg0.ACLR
rst_n => Dout1[18]~reg0.ACLR
rst_n => Dout1[19]~reg0.ACLR
rst_n => Dout1[20]~reg0.ACLR
rst_n => Dout1[21]~reg0.ACLR
rst_n => Dout1[22]~reg0.ACLR
rst_n => Dout1[23]~reg0.ACLR
rst_n => Dout1[24]~reg0.ACLR
rst_n => Dout1[25]~reg0.ACLR
rst_n => Dout1[26]~reg0.ACLR
rst_n => Dout1[27]~reg0.ACLR
rst_n => Dout1[28]~reg0.ACLR
rst_n => Dout1[29]~reg0.ACLR
rst_n => Dout1[30]~reg0.ACLR
rst_n => Dout1[31]~reg0.ACLR
rst_n => Dout[31].IN0
Enable => always0.IN0
Start => always0.IN1
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Start => Dout1.OUTPUTSELECT
Clr => Dout[31].IN1
Clr => Dout1[0]~reg0.ENA
Clr => Dout1[31]~reg0.ENA
Clr => Dout1[30]~reg0.ENA
Clr => Dout1[29]~reg0.ENA
Clr => Dout1[28]~reg0.ENA
Clr => Dout1[27]~reg0.ENA
Clr => Dout1[26]~reg0.ENA
Clr => Dout1[25]~reg0.ENA
Clr => Dout1[24]~reg0.ENA
Clr => Dout1[23]~reg0.ENA
Clr => Dout1[22]~reg0.ENA
Clr => Dout1[21]~reg0.ENA
Clr => Dout1[20]~reg0.ENA
Clr => Dout1[19]~reg0.ENA
Clr => Dout1[18]~reg0.ENA
Clr => Dout1[17]~reg0.ENA
Clr => Dout1[16]~reg0.ENA
Clr => Dout1[15]~reg0.ENA
Clr => Dout1[14]~reg0.ENA
Clr => Dout1[13]~reg0.ENA
Clr => Dout1[12]~reg0.ENA
Clr => Dout1[11]~reg0.ENA
Clr => Dout1[10]~reg0.ENA
Clr => Dout1[9]~reg0.ENA
Clr => Dout1[8]~reg0.ENA
Clr => Dout1[7]~reg0.ENA
Clr => Dout1[6]~reg0.ENA
Clr => Dout1[5]~reg0.ENA
Clr => Dout1[4]~reg0.ENA
Clr => Dout1[3]~reg0.ENA
Clr => Dout1[2]~reg0.ENA
Clr => Dout1[1]~reg0.ENA
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dir => Dout.OUTPUTSELECT
Dout1[0] <= Dout1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[1] <= Dout1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[2] <= Dout1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[3] <= Dout1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[4] <= Dout1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[5] <= Dout1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[6] <= Dout1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[7] <= Dout1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[8] <= Dout1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[9] <= Dout1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[10] <= Dout1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[11] <= Dout1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[12] <= Dout1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[13] <= Dout1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[14] <= Dout1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[15] <= Dout1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[16] <= Dout1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[17] <= Dout1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[18] <= Dout1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[19] <= Dout1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[20] <= Dout1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[21] <= Dout1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[22] <= Dout1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[23] <= Dout1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[24] <= Dout1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[25] <= Dout1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[26] <= Dout1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[27] <= Dout1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[28] <= Dout1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[29] <= Dout1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[30] <= Dout1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout1[31] <= Dout1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|testhull:inst12|DIR_3:inst
Clk => LastSC.CLK
Clk => LastSB.CLK
Clk => LastSA.CLK
Clk => ClkOut~reg0.CLK
Clk => DirOut~reg0.CLK
reset => DirOut.OUTPUTSELECT
reset => ClkOut.OUTPUTSELECT
reset => LastSA.OUTPUTSELECT
reset => LastSB.OUTPUTSELECT
reset => LastSC.OUTPUTSELECT
SA => always0.IN1
SA => LastSA.DATAA
SA => always0.IN1
SB => always0.IN1
SB => LastSB.DATAA
SB => always0.IN1
SB => DirOut.DATAB
SC => always0.IN1
SC => LastSC.DATAA
SC => always0.IN1
ClkOut <= ClkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
DirOut <= DirOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|testhull:inst12|hulltimer:inst1
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => clr~reg0.CLK
clk => start~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => clr~reg0.ACLR
rst_n => start~reg0.ACLR
start <= start~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr <= clr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21
AT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
clock_in => judgeSet:inst6.clk
clock_in => OpenOrCloseLoop:inst27.clk
clock_in => dataprocess_db:inst4.clk
clock_in => controlstate:inst5.clk
clock_in => timer_ver_db:inst36.clk
clock_in => SwitchData:inst20.clk
clock_in => meanfilter:inst26.clk
clock_in => code_mt_db:inst33.clk
clock_in => one_bit_filter:inst2.clk
clock_in => one_bit_filter:inst3.clk
clock_in => one_bit_filter:inst29.clk
clock_in => code_db:inst34.clk
clock_in => ADD_ver:inst10.clk
clock_in => delta_limit:inst.clk
clock_in => PI_ver_db:inst7.clk
clock_in => code_hold:inst11.clk
clock_in => 33035_DB2:inst12.clk
clock_in => code_hold:inst25.clk
clock_in => judgePorN:inst24.clk
clock_in => code_hold:inst23.clk
reset_n => judgeSet:inst6.rst_n
reset_n => OpenOrCloseLoop:inst27.rst_n
reset_n => dataprocess_db:inst4.rst_n
reset_n => controlstate:inst5.rst_n
reset_n => timer_ver_db:inst36.rst_n
reset_n => SwitchData:inst20.rst_n
reset_n => meanfilter:inst26.rst_n
reset_n => code_mt_db:inst33.rst_n
reset_n => one_bit_filter:inst2.rst_n
reset_n => one_bit_filter:inst3.rst_n
reset_n => one_bit_filter:inst29.rst_n
reset_n => code_db:inst34.rst_n
reset_n => ADD_ver:inst10.rst_n
reset_n => delta_limit:inst.rst_n
reset_n => PI_ver_db:inst7.rst_n
reset_n => code_hold:inst11.rst_n
reset_n => 33035_DB2:inst12.rst_n
reset_n => code_hold:inst25.rst_n
reset_n => judgePorN:inst24.rst_n
reset_n => code_hold:inst23.rst_n
set[0] => judgeSet:inst6.set[0]
set[0] => PI_ver_db:inst7.set[0]
set[0] => OpenOrCloseLoop:inst27.set_Open[0]
set[1] => judgeSet:inst6.set[1]
set[1] => PI_ver_db:inst7.set[1]
set[1] => OpenOrCloseLoop:inst27.set_Open[1]
set[2] => judgeSet:inst6.set[2]
set[2] => PI_ver_db:inst7.set[2]
set[2] => OpenOrCloseLoop:inst27.set_Open[2]
set[3] => judgeSet:inst6.set[3]
set[3] => PI_ver_db:inst7.set[3]
set[3] => OpenOrCloseLoop:inst27.set_Open[3]
set[4] => judgeSet:inst6.set[4]
set[4] => PI_ver_db:inst7.set[4]
set[4] => OpenOrCloseLoop:inst27.set_Open[4]
set[5] => judgeSet:inst6.set[5]
set[5] => PI_ver_db:inst7.set[5]
set[5] => OpenOrCloseLoop:inst27.set_Open[5]
set[6] => judgeSet:inst6.set[6]
set[6] => PI_ver_db:inst7.set[6]
set[6] => OpenOrCloseLoop:inst27.set_Open[6]
set[7] => judgeSet:inst6.set[7]
set[7] => PI_ver_db:inst7.set[7]
set[7] => OpenOrCloseLoop:inst27.set_Open[7]
set[8] => judgeSet:inst6.set[8]
set[8] => PI_ver_db:inst7.set[8]
set[8] => OpenOrCloseLoop:inst27.set_Open[8]
set[9] => judgeSet:inst6.set[9]
set[9] => PI_ver_db:inst7.set[9]
set[9] => OpenOrCloseLoop:inst27.set_Open[9]
set[10] => judgeSet:inst6.set[10]
set[10] => PI_ver_db:inst7.set[10]
set[10] => OpenOrCloseLoop:inst27.set_Open[10]
set[11] => judgeSet:inst6.set[11]
set[11] => PI_ver_db:inst7.set[11]
set[11] => OpenOrCloseLoop:inst27.set_Open[11]
set[12] => judgeSet:inst6.set[12]
set[12] => PI_ver_db:inst7.set[12]
set[12] => OpenOrCloseLoop:inst27.set_Open[12]
set[13] => judgeSet:inst6.set[13]
set[13] => PI_ver_db:inst7.set[13]
set[13] => OpenOrCloseLoop:inst27.set_Open[13]
set[14] => judgeSet:inst6.set[14]
set[14] => PI_ver_db:inst7.set[14]
set[14] => OpenOrCloseLoop:inst27.set_Open[14]
set[15] => judgeSet:inst6.set[15]
set[15] => PI_ver_db:inst7.set[15]
set[15] => OpenOrCloseLoop:inst27.set_Open[15]
set[16] => judgeSet:inst6.set[16]
set[16] => PI_ver_db:inst7.set[16]
set[16] => OpenOrCloseLoop:inst27.set_Open[16]
set[17] => judgeSet:inst6.set[17]
set[17] => PI_ver_db:inst7.set[17]
set[17] => OpenOrCloseLoop:inst27.set_Open[17]
set[18] => judgeSet:inst6.set[18]
set[18] => PI_ver_db:inst7.set[18]
set[18] => OpenOrCloseLoop:inst27.set_Open[18]
set[19] => judgeSet:inst6.set[19]
set[19] => PI_ver_db:inst7.set[19]
set[19] => OpenOrCloseLoop:inst27.set_Open[19]
set[20] => judgeSet:inst6.set[20]
set[20] => PI_ver_db:inst7.set[20]
set[20] => OpenOrCloseLoop:inst27.set_Open[20]
set[21] => judgeSet:inst6.set[21]
set[21] => PI_ver_db:inst7.set[21]
set[21] => OpenOrCloseLoop:inst27.set_Open[21]
set[22] => judgeSet:inst6.set[22]
set[22] => PI_ver_db:inst7.set[22]
set[22] => OpenOrCloseLoop:inst27.set_Open[22]
set[23] => judgeSet:inst6.set[23]
set[23] => PI_ver_db:inst7.set[23]
set[23] => OpenOrCloseLoop:inst27.set_Open[23]
set[24] => judgeSet:inst6.set[24]
set[24] => PI_ver_db:inst7.set[24]
set[24] => OpenOrCloseLoop:inst27.set_Open[24]
set[25] => judgeSet:inst6.set[25]
set[25] => PI_ver_db:inst7.set[25]
set[25] => OpenOrCloseLoop:inst27.set_Open[25]
set[26] => judgeSet:inst6.set[26]
set[26] => PI_ver_db:inst7.set[26]
set[26] => OpenOrCloseLoop:inst27.set_Open[26]
set[27] => judgeSet:inst6.set[27]
set[27] => PI_ver_db:inst7.set[27]
set[27] => OpenOrCloseLoop:inst27.set_Open[27]
set[28] => judgeSet:inst6.set[28]
set[28] => PI_ver_db:inst7.set[28]
set[28] => OpenOrCloseLoop:inst27.set_Open[28]
set[29] => judgeSet:inst6.set[29]
set[29] => PI_ver_db:inst7.set[29]
set[29] => OpenOrCloseLoop:inst27.set_Open[29]
set[30] => judgeSet:inst6.set[30]
set[30] => PI_ver_db:inst7.set[30]
set[30] => OpenOrCloseLoop:inst27.set_Open[30]
set[31] => judgeSet:inst6.set[31]
set[31] => PI_ver_db:inst7.set[31]
set[31] => OpenOrCloseLoop:inst27.set_Open[31]
OpenDir => OpenOrCloseLoop:inst27.Open_dec
SigA => one_bit_filter:inst2.bit_in
SigB => one_bit_filter:inst3.bit_in
SigC => one_bit_filter:inst29.bit_in
infrain => PI_ver_db:inst7.infrain
A[0] => PI_ver_db:inst7.A[0]
A[1] => PI_ver_db:inst7.A[1]
A[2] => PI_ver_db:inst7.A[2]
A[3] => PI_ver_db:inst7.A[3]
A[4] => PI_ver_db:inst7.A[4]
A[5] => PI_ver_db:inst7.A[5]
A[6] => PI_ver_db:inst7.A[6]
A[7] => PI_ver_db:inst7.A[7]
A[8] => PI_ver_db:inst7.A[8]
A[9] => PI_ver_db:inst7.A[9]
A[10] => PI_ver_db:inst7.A[10]
A[11] => PI_ver_db:inst7.A[11]
A[12] => PI_ver_db:inst7.A[12]
A[13] => PI_ver_db:inst7.A[13]
A[14] => PI_ver_db:inst7.A[14]
A[15] => PI_ver_db:inst7.A[15]
A[16] => PI_ver_db:inst7.A[16]
A[17] => PI_ver_db:inst7.A[17]
A[18] => PI_ver_db:inst7.A[18]
A[19] => PI_ver_db:inst7.A[19]
A[20] => PI_ver_db:inst7.A[20]
A[21] => PI_ver_db:inst7.A[21]
A[22] => PI_ver_db:inst7.A[22]
A[23] => PI_ver_db:inst7.A[23]
A[24] => PI_ver_db:inst7.A[24]
A[25] => PI_ver_db:inst7.A[25]
A[26] => PI_ver_db:inst7.A[26]
A[27] => PI_ver_db:inst7.A[27]
A[28] => PI_ver_db:inst7.A[28]
A[29] => PI_ver_db:inst7.A[29]
A[30] => PI_ver_db:inst7.A[30]
A[31] => PI_ver_db:inst7.A[31]
B[0] => PI_ver_db:inst7.B[0]
B[1] => PI_ver_db:inst7.B[1]
B[2] => PI_ver_db:inst7.B[2]
B[3] => PI_ver_db:inst7.B[3]
B[4] => PI_ver_db:inst7.B[4]
B[5] => PI_ver_db:inst7.B[5]
B[6] => PI_ver_db:inst7.B[6]
B[7] => PI_ver_db:inst7.B[7]
B[8] => PI_ver_db:inst7.B[8]
B[9] => PI_ver_db:inst7.B[9]
B[10] => PI_ver_db:inst7.B[10]
B[11] => PI_ver_db:inst7.B[11]
B[12] => PI_ver_db:inst7.B[12]
B[13] => PI_ver_db:inst7.B[13]
B[14] => PI_ver_db:inst7.B[14]
B[15] => PI_ver_db:inst7.B[15]
B[16] => PI_ver_db:inst7.B[16]
B[17] => PI_ver_db:inst7.B[17]
B[18] => PI_ver_db:inst7.B[18]
B[19] => PI_ver_db:inst7.B[19]
B[20] => PI_ver_db:inst7.B[20]
B[21] => PI_ver_db:inst7.B[21]
B[22] => PI_ver_db:inst7.B[22]
B[23] => PI_ver_db:inst7.B[23]
B[24] => PI_ver_db:inst7.B[24]
B[25] => PI_ver_db:inst7.B[25]
B[26] => PI_ver_db:inst7.B[26]
B[27] => PI_ver_db:inst7.B[27]
B[28] => PI_ver_db:inst7.B[28]
B[29] => PI_ver_db:inst7.B[29]
B[30] => PI_ver_db:inst7.B[30]
B[31] => PI_ver_db:inst7.B[31]
SA_in => inst28.IN0
Is_Brushless => inst32.IN0
Is_Brushless => inst30.IN0
Is_Brushless => inst31.IN0
SB_in => inst30.IN1
SC_in => inst31.IN1
overcurrent => 33035_DB2:inst12.overcurrent
BT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CT <= inst15.DB_MAX_OUTPUT_PORT_TYPE
AB <= inst17.DB_MAX_OUTPUT_PORT_TYPE
BB <= inst18.DB_MAX_OUTPUT_PORT_TYPE
CB <= inst19.DB_MAX_OUTPUT_PORT_TYPE
hull_fault <= 33035_DB2:inst12.oc
cdmt[0] <= code_hold:inst11.dataout[0]
cdmt[1] <= code_hold:inst11.dataout[1]
cdmt[2] <= code_hold:inst11.dataout[2]
cdmt[3] <= code_hold:inst11.dataout[3]
cdmt[4] <= code_hold:inst11.dataout[4]
cdmt[5] <= code_hold:inst11.dataout[5]
cdmt[6] <= code_hold:inst11.dataout[6]
cdmt[7] <= code_hold:inst11.dataout[7]
cdmt[8] <= code_hold:inst11.dataout[8]
cdmt[9] <= code_hold:inst11.dataout[9]
cdmt[10] <= code_hold:inst11.dataout[10]
cdmt[11] <= code_hold:inst11.dataout[11]
cdmt[12] <= code_hold:inst11.dataout[12]
cdmt[13] <= code_hold:inst11.dataout[13]
cdmt[14] <= code_hold:inst11.dataout[14]
cdmt[15] <= code_hold:inst11.dataout[15]
cdmt[16] <= code_hold:inst11.dataout[16]
cdmt[17] <= code_hold:inst11.dataout[17]
cdmt[18] <= code_hold:inst11.dataout[18]
cdmt[19] <= code_hold:inst11.dataout[19]
cdmt[20] <= code_hold:inst11.dataout[20]
cdmt[21] <= code_hold:inst11.dataout[21]
cdmt[22] <= code_hold:inst11.dataout[22]
cdmt[23] <= code_hold:inst11.dataout[23]
cdmt[24] <= code_hold:inst11.dataout[24]
cdmt[25] <= code_hold:inst11.dataout[25]
cdmt[26] <= code_hold:inst11.dataout[26]
cdmt[27] <= code_hold:inst11.dataout[27]
cdmt[28] <= code_hold:inst11.dataout[28]
cdmt[29] <= code_hold:inst11.dataout[29]
cdmt[30] <= code_hold:inst11.dataout[30]
cdmt[31] <= code_hold:inst11.dataout[31]
cdmt_m[0] <= code_hold:inst25.dataout[0]
cdmt_m[1] <= code_hold:inst25.dataout[1]
cdmt_m[2] <= code_hold:inst25.dataout[2]
cdmt_m[3] <= code_hold:inst25.dataout[3]
cdmt_m[4] <= code_hold:inst25.dataout[4]
cdmt_m[5] <= code_hold:inst25.dataout[5]
cdmt_m[6] <= code_hold:inst25.dataout[6]
cdmt_m[7] <= code_hold:inst25.dataout[7]
cdmt_m[8] <= code_hold:inst25.dataout[8]
cdmt_m[9] <= code_hold:inst25.dataout[9]
cdmt_m[10] <= code_hold:inst25.dataout[10]
cdmt_m[11] <= code_hold:inst25.dataout[11]
cdmt_m[12] <= code_hold:inst25.dataout[12]
cdmt_m[13] <= code_hold:inst25.dataout[13]
cdmt_m[14] <= code_hold:inst25.dataout[14]
cdmt_m[15] <= code_hold:inst25.dataout[15]
cdmt_m[16] <= code_hold:inst25.dataout[16]
cdmt_m[17] <= code_hold:inst25.dataout[17]
cdmt_m[18] <= code_hold:inst25.dataout[18]
cdmt_m[19] <= code_hold:inst25.dataout[19]
cdmt_m[20] <= code_hold:inst25.dataout[20]
cdmt_m[21] <= code_hold:inst25.dataout[21]
cdmt_m[22] <= code_hold:inst25.dataout[22]
cdmt_m[23] <= code_hold:inst25.dataout[23]
cdmt_m[24] <= code_hold:inst25.dataout[24]
cdmt_m[25] <= code_hold:inst25.dataout[25]
cdmt_m[26] <= code_hold:inst25.dataout[26]
cdmt_m[27] <= code_hold:inst25.dataout[27]
cdmt_m[28] <= code_hold:inst25.dataout[28]
cdmt_m[29] <= code_hold:inst25.dataout[29]
cdmt_m[30] <= code_hold:inst25.dataout[30]
cdmt_m[31] <= code_hold:inst25.dataout[31]
codef[0] <= meanfilter:inst26.dataout[0]
codef[1] <= meanfilter:inst26.dataout[1]
codef[2] <= meanfilter:inst26.dataout[2]
codef[3] <= meanfilter:inst26.dataout[3]
codef[4] <= meanfilter:inst26.dataout[4]
codef[5] <= meanfilter:inst26.dataout[5]
codef[6] <= meanfilter:inst26.dataout[6]
codef[7] <= meanfilter:inst26.dataout[7]
codef[8] <= meanfilter:inst26.dataout[8]
codef[9] <= meanfilter:inst26.dataout[9]
codef[10] <= meanfilter:inst26.dataout[10]
codef[11] <= meanfilter:inst26.dataout[11]
codef[12] <= meanfilter:inst26.dataout[12]
codef[13] <= meanfilter:inst26.dataout[13]
codef[14] <= meanfilter:inst26.dataout[14]
codef[15] <= meanfilter:inst26.dataout[15]
codef[16] <= meanfilter:inst26.dataout[16]
codef[17] <= meanfilter:inst26.dataout[17]
codef[18] <= meanfilter:inst26.dataout[18]
codef[19] <= meanfilter:inst26.dataout[19]
codef[20] <= meanfilter:inst26.dataout[20]
codef[21] <= meanfilter:inst26.dataout[21]
codef[22] <= meanfilter:inst26.dataout[22]
codef[23] <= meanfilter:inst26.dataout[23]
codef[24] <= meanfilter:inst26.dataout[24]
codef[25] <= meanfilter:inst26.dataout[25]
codef[26] <= meanfilter:inst26.dataout[26]
codef[27] <= meanfilter:inst26.dataout[27]
codef[28] <= meanfilter:inst26.dataout[28]
codef[29] <= meanfilter:inst26.dataout[29]
codef[30] <= meanfilter:inst26.dataout[30]
codef[31] <= meanfilter:inst26.dataout[31]
duty[0] <= judgePorN:inst24.dataout[0]
duty[1] <= judgePorN:inst24.dataout[1]
duty[2] <= judgePorN:inst24.dataout[2]
duty[3] <= judgePorN:inst24.dataout[3]
duty[4] <= judgePorN:inst24.dataout[4]
duty[5] <= judgePorN:inst24.dataout[5]
duty[6] <= judgePorN:inst24.dataout[6]
duty[7] <= judgePorN:inst24.dataout[7]
duty[8] <= judgePorN:inst24.dataout[8]
duty[9] <= judgePorN:inst24.dataout[9]
duty[10] <= judgePorN:inst24.dataout[10]
duty[11] <= judgePorN:inst24.dataout[11]
duty[12] <= judgePorN:inst24.dataout[12]
duty[13] <= judgePorN:inst24.dataout[13]
duty[14] <= judgePorN:inst24.dataout[14]
duty[15] <= judgePorN:inst24.dataout[15]
duty[16] <= judgePorN:inst24.dataout[16]
duty[17] <= judgePorN:inst24.dataout[17]
duty[18] <= judgePorN:inst24.dataout[18]
duty[19] <= judgePorN:inst24.dataout[19]
duty[20] <= judgePorN:inst24.dataout[20]
duty[21] <= judgePorN:inst24.dataout[21]
duty[22] <= judgePorN:inst24.dataout[22]
duty[23] <= judgePorN:inst24.dataout[23]
duty[24] <= judgePorN:inst24.dataout[24]
duty[25] <= judgePorN:inst24.dataout[25]
duty[26] <= judgePorN:inst24.dataout[26]
duty[27] <= judgePorN:inst24.dataout[27]
duty[28] <= judgePorN:inst24.dataout[28]
duty[29] <= judgePorN:inst24.dataout[29]
duty[30] <= judgePorN:inst24.dataout[30]
duty[31] <= judgePorN:inst24.dataout[31]


|SMALL_V14|motorcontrol_db:inst21|judgeSet:inst6
clk => enable~reg0.CLK
rst_n => enable~reg0.ACLR
set[0] => Equal0.IN31
set[1] => Equal0.IN30
set[2] => Equal0.IN29
set[3] => Equal0.IN28
set[4] => Equal0.IN27
set[5] => Equal0.IN26
set[6] => Equal0.IN25
set[7] => Equal0.IN24
set[8] => Equal0.IN23
set[9] => Equal0.IN22
set[10] => Equal0.IN21
set[11] => Equal0.IN20
set[12] => Equal0.IN19
set[13] => Equal0.IN18
set[14] => Equal0.IN17
set[15] => Equal0.IN16
set[16] => Equal0.IN15
set[17] => Equal0.IN14
set[18] => Equal0.IN13
set[19] => Equal0.IN12
set[20] => Equal0.IN11
set[21] => Equal0.IN10
set[22] => Equal0.IN9
set[23] => Equal0.IN8
set[24] => Equal0.IN7
set[25] => Equal0.IN6
set[26] => Equal0.IN5
set[27] => Equal0.IN4
set[28] => Equal0.IN3
set[29] => Equal0.IN2
set[30] => Equal0.IN1
set[31] => Equal0.IN0
enable <= enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|33035_DB2:inst12
AT <= inst13.DB_MAX_OUTPUT_PORT_TYPE
clk => pwm_counter_DB2:inst17.clk
clk => MC33035_ver_62:inst2.clk
clk => HULL_CHECK:inst10.clk
clk => hallfilter:inst.clk
clk => I2t:inst7.clk
clk => one_bit_filter:inst1.clk
rst_n => pwm_counter_DB2:inst17.rst_n
rst_n => MC33035_ver_62:inst2.rst_n
rst_n => HULL_CHECK:inst10.reset
rst_n => hallfilter:inst.rst_n
rst_n => I2t:inst7.rst_n
rst_n => one_bit_filter:inst1.rst_n
enable => pwm_counter_DB2:inst17.enable
enable => inst8.IN1
duty[0] => pwm_counter_DB2:inst17.duty[0]
duty[1] => pwm_counter_DB2:inst17.duty[1]
duty[2] => pwm_counter_DB2:inst17.duty[2]
duty[3] => pwm_counter_DB2:inst17.duty[3]
duty[4] => pwm_counter_DB2:inst17.duty[4]
duty[5] => pwm_counter_DB2:inst17.duty[5]
duty[6] => pwm_counter_DB2:inst17.duty[6]
duty[7] => pwm_counter_DB2:inst17.duty[7]
duty[8] => pwm_counter_DB2:inst17.duty[8]
duty[9] => pwm_counter_DB2:inst17.duty[9]
duty[10] => pwm_counter_DB2:inst17.duty[10]
duty[11] => pwm_counter_DB2:inst17.duty[11]
duty[12] => pwm_counter_DB2:inst17.duty[12]
duty[13] => pwm_counter_DB2:inst17.duty[13]
duty[14] => pwm_counter_DB2:inst17.duty[14]
duty[15] => pwm_counter_DB2:inst17.duty[15]
duty[16] => pwm_counter_DB2:inst17.duty[16]
duty[17] => pwm_counter_DB2:inst17.duty[17]
duty[18] => pwm_counter_DB2:inst17.duty[18]
duty[19] => pwm_counter_DB2:inst17.duty[19]
duty[20] => pwm_counter_DB2:inst17.duty[20]
duty[21] => pwm_counter_DB2:inst17.duty[21]
duty[22] => pwm_counter_DB2:inst17.duty[22]
duty[23] => pwm_counter_DB2:inst17.duty[23]
duty[24] => pwm_counter_DB2:inst17.duty[24]
duty[25] => pwm_counter_DB2:inst17.duty[25]
duty[26] => pwm_counter_DB2:inst17.duty[26]
duty[27] => pwm_counter_DB2:inst17.duty[27]
duty[28] => pwm_counter_DB2:inst17.duty[28]
duty[29] => pwm_counter_DB2:inst17.duty[29]
duty[30] => pwm_counter_DB2:inst17.duty[30]
duty[31] => pwm_counter_DB2:inst17.duty[31]
dir => HULL_CHECK:inst10.dir
dir => MC33035_ver_62:inst2.dir
SA_in => hallfilter:inst.SA_in
SB_in => hallfilter:inst.SB_in
SC_in => hallfilter:inst.SC_in
BT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CT <= inst15.DB_MAX_OUTPUT_PORT_TYPE
AB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
BB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CB <= inst5.DB_MAX_OUTPUT_PORT_TYPE
oc <= HULL_CHECK:inst10.fault
overcurentout <= I2t:inst7.act
overcurrent => one_bit_filter:inst1.bit_in


|SMALL_V14|motorcontrol_db:inst21|33035_DB2:inst12|pwm_counter_DB2:inst17
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => pwm~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => pwm~reg0.ACLR
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => pwm.OUTPUTSELECT
duty[0] => LessThan1.IN32
duty[1] => LessThan1.IN31
duty[2] => LessThan1.IN30
duty[3] => LessThan1.IN29
duty[4] => LessThan1.IN28
duty[5] => LessThan1.IN27
duty[6] => LessThan1.IN26
duty[7] => LessThan1.IN25
duty[8] => LessThan1.IN24
duty[9] => LessThan1.IN23
duty[10] => LessThan1.IN22
duty[11] => LessThan1.IN21
duty[12] => LessThan1.IN20
duty[13] => LessThan1.IN19
duty[14] => LessThan1.IN18
duty[15] => LessThan1.IN17
duty[16] => LessThan1.IN16
duty[17] => LessThan1.IN15
duty[18] => LessThan1.IN14
duty[19] => LessThan1.IN13
duty[20] => LessThan1.IN12
duty[21] => LessThan1.IN11
duty[22] => LessThan1.IN10
duty[23] => LessThan1.IN9
duty[24] => LessThan1.IN8
duty[25] => LessThan1.IN7
duty[26] => LessThan1.IN6
duty[27] => LessThan1.IN5
duty[28] => LessThan1.IN4
duty[29] => LessThan1.IN3
duty[30] => LessThan1.IN2
duty[31] => LessThan1.IN1
pwm <= pwm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|33035_DB2:inst12|MC33035_ver_62:inst2
clk => fault~reg0.CLK
clk => CB~reg0.CLK
clk => BB~reg0.CLK
clk => AB~reg0.CLK
clk => CT~reg0.CLK
clk => BT~reg0.CLK
clk => AT~reg0.CLK
rst_n => fault~reg0.PRESET
rst_n => CB~reg0.ACLR
rst_n => BB~reg0.ACLR
rst_n => AB~reg0.ACLR
rst_n => CT~reg0.PRESET
rst_n => BT~reg0.PRESET
rst_n => AT~reg0.PRESET
enable => fault.OUTPUTSELECT
enable => AT.OUTPUTSELECT
enable => BT.OUTPUTSELECT
enable => CT.OUTPUTSELECT
enable => AB.OUTPUTSELECT
enable => BB.OUTPUTSELECT
enable => CB.OUTPUTSELECT
dir => Mux0.IN4
dir => Mux3.IN4
dir => Mux1.IN4
dir => Mux4.IN4
dir => Mux1.IN5
dir => Mux4.IN5
dir => Mux2.IN4
dir => Mux5.IN4
dir => Mux2.IN5
dir => Mux5.IN5
dir => Mux0.IN5
dir => Mux3.IN5
dir => Mux0.IN2
dir => Mux3.IN2
dir => Mux0.IN3
dir => Mux3.IN3
dir => Mux1.IN2
dir => Mux4.IN2
dir => Mux1.IN3
dir => Mux4.IN3
dir => Mux2.IN2
dir => Mux5.IN2
dir => Mux2.IN3
dir => Mux5.IN3
SA => Decoder0.IN0
SA => Mux0.IN6
SA => Mux1.IN6
SA => Mux2.IN6
SA => Mux3.IN6
SA => Mux4.IN6
SA => Mux5.IN6
SB => Decoder0.IN1
SB => Mux0.IN7
SB => Mux1.IN7
SB => Mux2.IN7
SB => Mux3.IN7
SB => Mux4.IN7
SB => Mux5.IN7
SC => Decoder0.IN2
SC => Mux0.IN8
SC => Mux1.IN8
SC => Mux2.IN8
SC => Mux3.IN8
SC => Mux4.IN8
SC => Mux5.IN8
AT <= AT~reg0.DB_MAX_OUTPUT_PORT_TYPE
BT <= BT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CT <= CT~reg0.DB_MAX_OUTPUT_PORT_TYPE
AB <= AB~reg0.DB_MAX_OUTPUT_PORT_TYPE
BB <= BB~reg0.DB_MAX_OUTPUT_PORT_TYPE
CB <= CB~reg0.DB_MAX_OUTPUT_PORT_TYPE
fault <= fault~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm => ~NO_FANOUT~


|SMALL_V14|motorcontrol_db:inst21|33035_DB2:inst12|HULL_CHECK:inst10
clk => default_counter[0].CLK
clk => default_counter[1].CLK
clk => default_counter[2].CLK
clk => fault_counter[0].CLK
clk => fault_counter[1].CLK
clk => clk_reg[0].CLK
clk => clk_reg[1].CLK
clk => clk_reg[2].CLK
clk => clk_reg[3].CLK
clk => clk_reg[4].CLK
clk => clk_reg[5].CLK
clk => clk_reg[6].CLK
clk => clk_reg[7].CLK
clk => clk_reg[8].CLK
clk => clk_reg[9].CLK
clk => clk_reg[10].CLK
clk => clk_reg[11].CLK
clk => clk_reg[12].CLK
clk => clk_reg[13].CLK
clk => clk_reg[14].CLK
clk => clk_reg[15].CLK
clk => clk_reg[16].CLK
clk => clk_counter[0].CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
clk => clk_counter[12].CLK
clk => clk_counter[13].CLK
clk => clk_counter[14].CLK
clk => clk_counter[15].CLK
clk => clk_counter[16].CLK
clk => SC_out.CLK
clk => SB_out.CLK
clk => SA_out.CLK
clk => fault~reg0.CLK
clk => arbt.CLK
reset => default_counter[0].ACLR
reset => default_counter[1].ACLR
reset => default_counter[2].ACLR
reset => fault_counter[0].ACLR
reset => fault_counter[1].ACLR
reset => clk_reg[0].ACLR
reset => clk_reg[1].ACLR
reset => clk_reg[2].ACLR
reset => clk_reg[3].ACLR
reset => clk_reg[4].ACLR
reset => clk_reg[5].ACLR
reset => clk_reg[6].ACLR
reset => clk_reg[7].ACLR
reset => clk_reg[8].ACLR
reset => clk_reg[9].ACLR
reset => clk_reg[10].ACLR
reset => clk_reg[11].ACLR
reset => clk_reg[12].ACLR
reset => clk_reg[13].ACLR
reset => clk_reg[14].ACLR
reset => clk_reg[15].ACLR
reset => clk_reg[16].ACLR
reset => clk_counter[0].ACLR
reset => clk_counter[1].ACLR
reset => clk_counter[2].ACLR
reset => clk_counter[3].ACLR
reset => clk_counter[4].ACLR
reset => clk_counter[5].ACLR
reset => clk_counter[6].ACLR
reset => clk_counter[7].ACLR
reset => clk_counter[8].ACLR
reset => clk_counter[9].ACLR
reset => clk_counter[10].ACLR
reset => clk_counter[11].ACLR
reset => clk_counter[12].ACLR
reset => clk_counter[13].ACLR
reset => clk_counter[14].ACLR
reset => clk_counter[15].ACLR
reset => clk_counter[16].ACLR
reset => SC_out.ALOAD
reset => SB_out.ALOAD
reset => SA_out.ALOAD
reset => fault~reg0.PRESET
reset => arbt.ENA
dir => ~NO_FANOUT~
SA_in => Equal0.IN0
SA_in => Decoder0.IN0
SA_in => Mux0.IN6
SA_in => SA_out.ADATA
SA_in => SA_out.DATAIN
SB_in => Equal0.IN1
SB_in => Decoder0.IN1
SB_in => Mux0.IN7
SB_in => SB_out.ADATA
SB_in => SB_out.DATAIN
SC_in => Equal0.IN2
SC_in => Decoder0.IN2
SC_in => Mux0.IN8
SC_in => SC_out.ADATA
SC_in => SC_out.DATAIN
fault <= fault~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|33035_DB2:inst12|hallfilter:inst
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => SC_out~reg0.CLK
clk => SB_out~reg0.CLK
clk => SA_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer[0].ACLR
rst_n => buffer[1].ACLR
rst_n => buffer[2].ACLR
rst_n => SC_out~reg0.ACLR
rst_n => SB_out~reg0.ACLR
rst_n => SA_out~reg0.ACLR
SA_in => Equal0.IN0
SA_in => SA_out.DATAB
SA_in => buffer[2].DATAIN
SB_in => Equal0.IN1
SB_in => SB_out.DATAB
SB_in => buffer[1].DATAIN
SC_in => Equal0.IN2
SC_in => SC_out.DATAB
SC_in => buffer[0].DATAIN
SA_out <= SA_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SB_out <= SB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SC_out <= SC_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|33035_DB2:inst12|I2t:inst7
clk => act~reg0.CLK
clk => flag[0].CLK
clk => flag[1].CLK
clk => flag[2].CLK
clk => flag[3].CLK
clk => flag[4].CLK
clk => flag[5].CLK
clk => flag[6].CLK
clk => flag[7].CLK
clk => flag[8].CLK
clk => flag[9].CLK
clk => flag[10].CLK
clk => flag[11].CLK
clk => flag[12].CLK
clk => flag[13].CLK
clk => flag[14].CLK
clk => flag[15].CLK
clk => flag[16].CLK
clk => flag[17].CLK
clk => flag[18].CLK
clk => flag[19].CLK
clk => flag[20].CLK
clk => flag[21].CLK
clk => flag[22].CLK
clk => flag[23].CLK
clk => flag[24].CLK
clk => flag[25].CLK
clk => flag[26].CLK
clk => flag[27].CLK
clk => flag[28].CLK
clk => flag[29].CLK
clk => flag[30].CLK
clk => flag[31].CLK
rst_n => act~reg0.PRESET
rst_n => flag[0].ACLR
rst_n => flag[1].PRESET
rst_n => flag[2].ACLR
rst_n => flag[3].ACLR
rst_n => flag[4].ACLR
rst_n => flag[5].ACLR
rst_n => flag[6].ACLR
rst_n => flag[7].ACLR
rst_n => flag[8].ACLR
rst_n => flag[9].ACLR
rst_n => flag[10].ACLR
rst_n => flag[11].ACLR
rst_n => flag[12].ACLR
rst_n => flag[13].ACLR
rst_n => flag[14].ACLR
rst_n => flag[15].ACLR
rst_n => flag[16].ACLR
rst_n => flag[17].ACLR
rst_n => flag[18].ACLR
rst_n => flag[19].ACLR
rst_n => flag[20].ACLR
rst_n => flag[21].ACLR
rst_n => flag[22].ACLR
rst_n => flag[23].ACLR
rst_n => flag[24].ACLR
rst_n => flag[25].ACLR
rst_n => flag[26].ACLR
rst_n => flag[27].ACLR
rst_n => flag[28].ACLR
rst_n => flag[29].ACLR
rst_n => flag[30].ACLR
rst_n => flag[31].ACLR
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => flag.OUTPUTSELECT
over_current => act.OUTPUTSELECT
act <= act~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|33035_DB2:inst12|one_bit_filter:inst1
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|OpenOrCloseLoop:inst27
clk => dir_out~reg0.CLK
clk => set[0]~reg0.CLK
clk => set[1]~reg0.CLK
clk => set[2]~reg0.CLK
clk => set[3]~reg0.CLK
clk => set[4]~reg0.CLK
clk => set[5]~reg0.CLK
clk => set[6]~reg0.CLK
clk => set[7]~reg0.CLK
clk => set[8]~reg0.CLK
clk => set[9]~reg0.CLK
clk => set[10]~reg0.CLK
clk => set[11]~reg0.CLK
clk => set[12]~reg0.CLK
clk => set[13]~reg0.CLK
clk => set[14]~reg0.CLK
clk => set[15]~reg0.CLK
clk => set[16]~reg0.CLK
clk => set[17]~reg0.CLK
clk => set[18]~reg0.CLK
clk => set[19]~reg0.CLK
clk => set[20]~reg0.CLK
clk => set[21]~reg0.CLK
clk => set[22]~reg0.CLK
clk => set[23]~reg0.CLK
clk => set[24]~reg0.CLK
clk => set[25]~reg0.CLK
clk => set[26]~reg0.CLK
clk => set[27]~reg0.CLK
clk => set[28]~reg0.CLK
clk => set[29]~reg0.CLK
clk => set[30]~reg0.CLK
clk => set[31]~reg0.CLK
rst_n => dir_out~reg0.ACLR
rst_n => set[0]~reg0.ACLR
rst_n => set[1]~reg0.ACLR
rst_n => set[2]~reg0.ACLR
rst_n => set[3]~reg0.ACLR
rst_n => set[4]~reg0.ACLR
rst_n => set[5]~reg0.ACLR
rst_n => set[6]~reg0.ACLR
rst_n => set[7]~reg0.ACLR
rst_n => set[8]~reg0.ACLR
rst_n => set[9]~reg0.ACLR
rst_n => set[10]~reg0.ACLR
rst_n => set[11]~reg0.ACLR
rst_n => set[12]~reg0.ACLR
rst_n => set[13]~reg0.ACLR
rst_n => set[14]~reg0.ACLR
rst_n => set[15]~reg0.ACLR
rst_n => set[16]~reg0.ACLR
rst_n => set[17]~reg0.ACLR
rst_n => set[18]~reg0.ACLR
rst_n => set[19]~reg0.ACLR
rst_n => set[20]~reg0.ACLR
rst_n => set[21]~reg0.ACLR
rst_n => set[22]~reg0.ACLR
rst_n => set[23]~reg0.ACLR
rst_n => set[24]~reg0.ACLR
rst_n => set[25]~reg0.ACLR
rst_n => set[26]~reg0.ACLR
rst_n => set[27]~reg0.ACLR
rst_n => set[28]~reg0.ACLR
rst_n => set[29]~reg0.ACLR
rst_n => set[30]~reg0.ACLR
rst_n => set[31]~reg0.ACLR
set[0] <= set[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[1] <= set[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[2] <= set[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[3] <= set[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[4] <= set[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[5] <= set[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[6] <= set[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[7] <= set[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[8] <= set[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[9] <= set[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[10] <= set[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[11] <= set[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[12] <= set[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[13] <= set[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[14] <= set[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[15] <= set[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[16] <= set[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[17] <= set[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[18] <= set[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[19] <= set[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[20] <= set[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[21] <= set[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[22] <= set[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[23] <= set[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[24] <= set[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[25] <= set[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[26] <= set[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[27] <= set[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[28] <= set[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[29] <= set[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[30] <= set[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
set[31] <= set[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => set.OUTPUTSELECT
Open_dec => dir_out.OUTPUTSELECT
dir_in => dir_out.DATAA
set_Open[0] => set.DATAB
set_Open[0] => Equal0.IN31
set_Open[0] => Add0.IN64
set_Open[1] => set.DATAB
set_Open[1] => Equal0.IN30
set_Open[1] => Add0.IN63
set_Open[2] => set.DATAB
set_Open[2] => Equal0.IN29
set_Open[2] => Add0.IN62
set_Open[3] => set.DATAB
set_Open[3] => Equal0.IN28
set_Open[3] => Add0.IN61
set_Open[4] => set.DATAB
set_Open[4] => Equal0.IN27
set_Open[4] => Add0.IN60
set_Open[5] => set.DATAB
set_Open[5] => Equal0.IN26
set_Open[5] => Add0.IN59
set_Open[6] => set.DATAB
set_Open[6] => Equal0.IN25
set_Open[6] => Add0.IN58
set_Open[7] => set.DATAB
set_Open[7] => Equal0.IN24
set_Open[7] => Add0.IN57
set_Open[8] => set.DATAB
set_Open[8] => Equal0.IN23
set_Open[8] => Add0.IN56
set_Open[9] => set.DATAB
set_Open[9] => Equal0.IN22
set_Open[9] => Add0.IN55
set_Open[10] => set.DATAB
set_Open[10] => Equal0.IN21
set_Open[10] => Add0.IN54
set_Open[11] => set.DATAB
set_Open[11] => Equal0.IN20
set_Open[11] => Add0.IN53
set_Open[12] => set.DATAB
set_Open[12] => Equal0.IN19
set_Open[12] => Add0.IN52
set_Open[13] => set.DATAB
set_Open[13] => Equal0.IN18
set_Open[13] => Add0.IN51
set_Open[14] => set.DATAB
set_Open[14] => Equal0.IN17
set_Open[14] => Add0.IN50
set_Open[15] => set.DATAB
set_Open[15] => Equal0.IN16
set_Open[15] => Add0.IN49
set_Open[16] => set.DATAB
set_Open[16] => Equal0.IN15
set_Open[16] => Add0.IN48
set_Open[17] => set.DATAB
set_Open[17] => Equal0.IN14
set_Open[17] => Add0.IN47
set_Open[18] => set.DATAB
set_Open[18] => Equal0.IN13
set_Open[18] => Add0.IN46
set_Open[19] => set.DATAB
set_Open[19] => Equal0.IN12
set_Open[19] => Add0.IN45
set_Open[20] => set.DATAB
set_Open[20] => Equal0.IN11
set_Open[20] => Add0.IN44
set_Open[21] => set.DATAB
set_Open[21] => Equal0.IN10
set_Open[21] => Add0.IN43
set_Open[22] => set.DATAB
set_Open[22] => Equal0.IN9
set_Open[22] => Add0.IN42
set_Open[23] => set.DATAB
set_Open[23] => Equal0.IN8
set_Open[23] => Add0.IN41
set_Open[24] => set.DATAB
set_Open[24] => Equal0.IN7
set_Open[24] => Add0.IN40
set_Open[25] => set.DATAB
set_Open[25] => Equal0.IN6
set_Open[25] => Add0.IN39
set_Open[26] => set.DATAB
set_Open[26] => Equal0.IN5
set_Open[26] => Add0.IN38
set_Open[27] => set.DATAB
set_Open[27] => Equal0.IN4
set_Open[27] => Add0.IN37
set_Open[28] => set.DATAB
set_Open[28] => Equal0.IN3
set_Open[28] => Add0.IN36
set_Open[29] => set.DATAB
set_Open[29] => Equal0.IN2
set_Open[29] => Add0.IN35
set_Open[30] => set.DATAB
set_Open[30] => Equal0.IN1
set_Open[30] => Add0.IN34
set_Open[31] => set.DATAB
set_Open[31] => Add0.IN33
set_Open[31] => always0.IN1
set_Close[0] => set.DATAA
set_Close[1] => set.DATAA
set_Close[2] => set.DATAA
set_Close[3] => set.DATAA
set_Close[4] => set.DATAA
set_Close[5] => set.DATAA
set_Close[6] => set.DATAA
set_Close[7] => set.DATAA
set_Close[8] => set.DATAA
set_Close[9] => set.DATAA
set_Close[10] => set.DATAA
set_Close[11] => set.DATAA
set_Close[12] => set.DATAA
set_Close[13] => set.DATAA
set_Close[14] => set.DATAA
set_Close[15] => set.DATAA
set_Close[16] => set.DATAA
set_Close[17] => set.DATAA
set_Close[18] => set.DATAA
set_Close[19] => set.DATAA
set_Close[20] => set.DATAA
set_Close[21] => set.DATAA
set_Close[22] => set.DATAA
set_Close[23] => set.DATAA
set_Close[24] => set.DATAA
set_Close[25] => set.DATAA
set_Close[26] => set.DATAA
set_Close[27] => set.DATAA
set_Close[28] => set.DATAA
set_Close[29] => set.DATAA
set_Close[30] => set.DATAA
set_Close[31] => set.DATAA
dir_out <= dir_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|dataprocess_db:inst4
clk => dir~reg0.CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
rst_n => dir~reg0.ACLR
rst_n => buffer[12].ACLR
rst_n => buffer[13].ACLR
rst_n => buffer[14].ACLR
rst_n => buffer[15].ACLR
rst_n => buffer[16].ACLR
rst_n => buffer[17].ACLR
rst_n => buffer[18].ACLR
rst_n => buffer[19].ACLR
rst_n => buffer[20].ACLR
rst_n => buffer[21].ACLR
rst_n => buffer[22].ACLR
rst_n => buffer[23].ACLR
rst_n => buffer[24].ACLR
rst_n => buffer[25].ACLR
rst_n => buffer[26].ACLR
rst_n => buffer[27].ACLR
rst_n => buffer[28].ACLR
rst_n => buffer[29].ACLR
rst_n => buffer[30].ACLR
rst_n => buffer[31].ACLR
enable => buffer[31].ENA
enable => buffer[30].ENA
enable => buffer[29].ENA
enable => buffer[28].ENA
enable => buffer[27].ENA
enable => buffer[26].ENA
enable => buffer[25].ENA
enable => buffer[24].ENA
enable => buffer[23].ENA
enable => buffer[22].ENA
enable => buffer[21].ENA
enable => buffer[20].ENA
enable => buffer[19].ENA
enable => buffer[18].ENA
enable => buffer[17].ENA
enable => buffer[16].ENA
enable => buffer[15].ENA
enable => buffer[14].ENA
enable => buffer[13].ENA
enable => buffer[12].ENA
enable => dir~reg0.ENA
datain[0] => Add0.IN64
datain[1] => Add0.IN63
datain[2] => Add0.IN62
datain[3] => Add0.IN61
datain[4] => Add0.IN60
datain[5] => Add0.IN59
datain[6] => Add0.IN58
datain[7] => Add0.IN57
datain[8] => Add0.IN56
datain[9] => Add0.IN55
datain[10] => Add0.IN54
datain[11] => Add0.IN53
datain[12] => buffer.DATAB
datain[12] => Add0.IN52
datain[13] => buffer.DATAB
datain[13] => Add0.IN51
datain[14] => buffer.DATAB
datain[14] => Add0.IN50
datain[15] => buffer.DATAB
datain[15] => Add0.IN49
datain[16] => buffer.DATAB
datain[16] => Add0.IN48
datain[17] => buffer.DATAB
datain[17] => Add0.IN47
datain[18] => buffer.DATAB
datain[18] => Add0.IN46
datain[19] => buffer.DATAB
datain[19] => Add0.IN45
datain[20] => buffer.DATAB
datain[20] => Add0.IN44
datain[21] => buffer.DATAB
datain[21] => Add0.IN43
datain[22] => buffer.DATAB
datain[22] => Add0.IN42
datain[23] => buffer.DATAB
datain[23] => Add0.IN41
datain[24] => buffer.DATAB
datain[24] => Add0.IN40
datain[25] => buffer.DATAB
datain[25] => Add0.IN39
datain[26] => buffer.DATAB
datain[26] => Add0.IN38
datain[27] => buffer.DATAB
datain[27] => Add0.IN37
datain[28] => buffer.DATAB
datain[28] => Add0.IN36
datain[29] => buffer.DATAB
datain[29] => Add0.IN35
datain[30] => buffer.DATAB
datain[30] => Add0.IN34
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => buffer.OUTPUTSELECT
datain[31] => Add0.IN33
datain[31] => dir~reg0.DATAIN
dataout[0] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= buffer2.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= <GND>
dataout[21] <= <GND>
dataout[22] <= <GND>
dataout[23] <= <GND>
dataout[24] <= <GND>
dataout[25] <= <GND>
dataout[26] <= <GND>
dataout[27] <= <GND>
dataout[28] <= <GND>
dataout[29] <= <GND>
dataout[30] <= <GND>
dataout[31] <= <GND>
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[0] => ~NO_FANOUT~
feedback[1] => ~NO_FANOUT~
feedback[2] => ~NO_FANOUT~
feedback[3] => ~NO_FANOUT~
feedback[4] => ~NO_FANOUT~
feedback[5] => ~NO_FANOUT~
feedback[6] => ~NO_FANOUT~
feedback[7] => ~NO_FANOUT~
feedback[8] => ~NO_FANOUT~
feedback[9] => ~NO_FANOUT~
feedback[10] => ~NO_FANOUT~
feedback[11] => ~NO_FANOUT~
feedback[12] => ~NO_FANOUT~
feedback[13] => ~NO_FANOUT~
feedback[14] => ~NO_FANOUT~
feedback[15] => ~NO_FANOUT~
feedback[16] => ~NO_FANOUT~
feedback[17] => ~NO_FANOUT~
feedback[18] => ~NO_FANOUT~
feedback[19] => ~NO_FANOUT~
feedback[20] => ~NO_FANOUT~
feedback[21] => ~NO_FANOUT~
feedback[22] => ~NO_FANOUT~
feedback[23] => ~NO_FANOUT~
feedback[24] => ~NO_FANOUT~
feedback[25] => ~NO_FANOUT~
feedback[26] => ~NO_FANOUT~
feedback[27] => ~NO_FANOUT~
feedback[28] => ~NO_FANOUT~
feedback[29] => ~NO_FANOUT~
feedback[30] => ~NO_FANOUT~
feedback[31] => ~NO_FANOUT~


|SMALL_V14|motorcontrol_db:inst21|controlstate:inst5
clk => ADD_en~reg0.CLK
clk => mc_en~reg0.CLK
clk => dp_en~reg0.CLK
clk => dl_en~reg0.CLK
clk => PI_en~reg0.CLK
clk => filter_en~reg0.CLK
clk => cod_clr~reg0.CLK
clk => cod_start~reg0.CLK
clk => state~11.DATAIN
rst_n => ADD_en~reg0.ACLR
rst_n => mc_en~reg0.ACLR
rst_n => dp_en~reg0.ACLR
rst_n => dl_en~reg0.ACLR
rst_n => PI_en~reg0.ACLR
rst_n => filter_en~reg0.ACLR
rst_n => cod_clr~reg0.ACLR
rst_n => cod_start~reg0.ACLR
rst_n => state~13.DATAIN
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
cod_start <= cod_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
cod_clr <= cod_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
PI_en <= PI_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dl_en <= dl_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_en <= ADD_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_en <= dp_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
mc_en <= mc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_en <= filter_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT
over => state.OUTPUTSELECT


|SMALL_V14|motorcontrol_db:inst21|timer_ver_db:inst36
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => en_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => en_out~reg0.ACLR
en_out <= en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|SwitchData:inst20
datainm[0] => LessThan0.IN32
datainm[0] => LessThan1.IN32
datainm[0] => dataout.DATAA
datainm[1] => LessThan0.IN31
datainm[1] => LessThan1.IN31
datainm[1] => dataout.DATAA
datainm[2] => LessThan0.IN30
datainm[2] => LessThan1.IN30
datainm[2] => dataout.DATAA
datainm[3] => LessThan0.IN29
datainm[3] => LessThan1.IN29
datainm[3] => dataout.DATAA
datainm[4] => LessThan0.IN28
datainm[4] => LessThan1.IN28
datainm[4] => dataout.DATAA
datainm[5] => LessThan0.IN27
datainm[5] => LessThan1.IN27
datainm[5] => dataout.DATAA
datainm[6] => LessThan0.IN26
datainm[6] => LessThan1.IN26
datainm[6] => dataout.DATAA
datainm[7] => LessThan0.IN25
datainm[7] => LessThan1.IN25
datainm[7] => dataout.DATAA
datainm[8] => Add0.IN48
datainm[8] => Add1.IN48
datainm[8] => dataout.DATAA
datainm[9] => Add0.IN47
datainm[9] => Add1.IN47
datainm[9] => dataout.DATAA
datainm[10] => Add0.IN46
datainm[10] => Add1.IN46
datainm[10] => dataout.DATAA
datainm[11] => Add0.IN45
datainm[11] => Add1.IN45
datainm[11] => dataout.DATAA
datainm[12] => Add0.IN44
datainm[12] => Add1.IN44
datainm[12] => dataout.DATAA
datainm[13] => Add0.IN43
datainm[13] => Add1.IN43
datainm[13] => dataout.DATAA
datainm[14] => Add0.IN42
datainm[14] => Add1.IN42
datainm[14] => dataout.DATAA
datainm[15] => Add0.IN41
datainm[15] => Add1.IN41
datainm[15] => dataout.DATAA
datainm[16] => Add0.IN40
datainm[16] => Add1.IN40
datainm[16] => dataout.DATAA
datainm[17] => Add0.IN39
datainm[17] => Add1.IN39
datainm[17] => dataout.DATAA
datainm[18] => Add0.IN38
datainm[18] => Add1.IN38
datainm[18] => dataout.DATAA
datainm[19] => Add0.IN37
datainm[19] => Add1.IN37
datainm[19] => dataout.DATAA
datainm[20] => Add0.IN36
datainm[20] => Add1.IN36
datainm[20] => dataout.DATAA
datainm[21] => Add0.IN35
datainm[21] => Add1.IN35
datainm[21] => dataout.DATAA
datainm[22] => Add0.IN34
datainm[22] => Add1.IN34
datainm[22] => dataout.DATAA
datainm[23] => Add0.IN33
datainm[23] => Add1.IN33
datainm[23] => dataout.DATAA
datainm[24] => Add0.IN32
datainm[24] => Add1.IN32
datainm[24] => dataout.DATAA
datainm[25] => Add0.IN31
datainm[25] => Add1.IN31
datainm[25] => dataout.DATAA
datainm[26] => Add0.IN30
datainm[26] => Add1.IN30
datainm[26] => dataout.DATAA
datainm[27] => Add0.IN29
datainm[27] => Add1.IN29
datainm[27] => dataout.DATAA
datainm[28] => Add0.IN28
datainm[28] => Add1.IN28
datainm[28] => dataout.DATAA
datainm[29] => Add0.IN27
datainm[29] => Add1.IN27
datainm[29] => dataout.DATAA
datainm[30] => Add0.IN26
datainm[30] => Add1.IN26
datainm[30] => dataout.DATAA
datainm[31] => Add0.IN25
datainm[31] => Add1.IN25
datainm[31] => dataout.DATAA
datainf[0] => LessThan0.IN64
datainf[0] => LessThan1.IN64
datainf[0] => dataout.DATAB
datainf[1] => LessThan0.IN63
datainf[1] => LessThan1.IN63
datainf[1] => dataout.DATAB
datainf[2] => LessThan0.IN62
datainf[2] => LessThan1.IN62
datainf[2] => dataout.DATAB
datainf[3] => LessThan0.IN61
datainf[3] => LessThan1.IN61
datainf[3] => dataout.DATAB
datainf[4] => LessThan0.IN60
datainf[4] => LessThan1.IN60
datainf[4] => dataout.DATAB
datainf[5] => LessThan0.IN59
datainf[5] => LessThan1.IN59
datainf[5] => dataout.DATAB
datainf[6] => LessThan0.IN58
datainf[6] => LessThan1.IN58
datainf[6] => dataout.DATAB
datainf[7] => LessThan0.IN57
datainf[7] => LessThan1.IN57
datainf[7] => dataout.DATAB
datainf[8] => LessThan0.IN56
datainf[8] => LessThan1.IN56
datainf[8] => dataout.DATAB
datainf[9] => LessThan0.IN55
datainf[9] => LessThan1.IN55
datainf[9] => dataout.DATAB
datainf[10] => LessThan0.IN54
datainf[10] => LessThan1.IN54
datainf[10] => dataout.DATAB
datainf[11] => LessThan0.IN53
datainf[11] => LessThan1.IN53
datainf[11] => dataout.DATAB
datainf[12] => LessThan0.IN52
datainf[12] => LessThan1.IN52
datainf[12] => dataout.DATAB
datainf[13] => LessThan0.IN51
datainf[13] => LessThan1.IN51
datainf[13] => dataout.DATAB
datainf[14] => LessThan0.IN50
datainf[14] => LessThan1.IN50
datainf[14] => dataout.DATAB
datainf[15] => LessThan0.IN49
datainf[15] => LessThan1.IN49
datainf[15] => dataout.DATAB
datainf[16] => LessThan0.IN48
datainf[16] => LessThan1.IN48
datainf[16] => dataout.DATAB
datainf[17] => LessThan0.IN47
datainf[17] => LessThan1.IN47
datainf[17] => dataout.DATAB
datainf[18] => LessThan0.IN46
datainf[18] => LessThan1.IN46
datainf[18] => dataout.DATAB
datainf[19] => LessThan0.IN45
datainf[19] => LessThan1.IN45
datainf[19] => dataout.DATAB
datainf[20] => LessThan0.IN44
datainf[20] => LessThan1.IN44
datainf[20] => dataout.DATAB
datainf[21] => LessThan0.IN43
datainf[21] => LessThan1.IN43
datainf[21] => dataout.DATAB
datainf[22] => LessThan0.IN42
datainf[22] => LessThan1.IN42
datainf[22] => dataout.DATAB
datainf[23] => LessThan0.IN41
datainf[23] => LessThan1.IN41
datainf[23] => dataout.DATAB
datainf[24] => LessThan0.IN40
datainf[24] => LessThan1.IN40
datainf[24] => dataout.DATAB
datainf[25] => LessThan0.IN39
datainf[25] => LessThan1.IN39
datainf[25] => dataout.DATAB
datainf[26] => LessThan0.IN38
datainf[26] => LessThan1.IN38
datainf[26] => dataout.DATAB
datainf[27] => LessThan0.IN37
datainf[27] => LessThan1.IN37
datainf[27] => dataout.DATAB
datainf[28] => LessThan0.IN36
datainf[28] => LessThan1.IN36
datainf[28] => dataout.DATAB
datainf[29] => LessThan0.IN35
datainf[29] => LessThan1.IN35
datainf[29] => dataout.DATAB
datainf[30] => LessThan0.IN34
datainf[30] => LessThan1.IN34
datainf[30] => dataout.DATAB
datainf[31] => LessThan0.IN33
datainf[31] => LessThan1.IN33
datainf[31] => dataout.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => overout~reg0.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
rst_n => overout~reg0.ENA
over => overout~reg0.DATAIN
over => dataout[31]~reg0.ENA
over => dataout[30]~reg0.ENA
over => dataout[29]~reg0.ENA
over => dataout[28]~reg0.ENA
over => dataout[27]~reg0.ENA
over => dataout[26]~reg0.ENA
over => dataout[25]~reg0.ENA
over => dataout[24]~reg0.ENA
over => dataout[23]~reg0.ENA
over => dataout[22]~reg0.ENA
over => dataout[21]~reg0.ENA
over => dataout[20]~reg0.ENA
over => dataout[19]~reg0.ENA
over => dataout[18]~reg0.ENA
over => dataout[17]~reg0.ENA
over => dataout[16]~reg0.ENA
over => dataout[15]~reg0.ENA
over => dataout[14]~reg0.ENA
over => dataout[13]~reg0.ENA
over => dataout[12]~reg0.ENA
over => dataout[11]~reg0.ENA
over => dataout[10]~reg0.ENA
over => dataout[9]~reg0.ENA
over => dataout[8]~reg0.ENA
over => dataout[7]~reg0.ENA
over => dataout[6]~reg0.ENA
over => dataout[5]~reg0.ENA
over => dataout[4]~reg0.ENA
over => dataout[3]~reg0.ENA
over => dataout[2]~reg0.ENA
over => dataout[1]~reg0.ENA
over => dataout[0]~reg0.ENA
overout <= overout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|meanfilter:inst26
datain[0] => data1[0].DATAIN
datain[1] => data1[1].DATAIN
datain[2] => data1[2].DATAIN
datain[3] => data1[3].DATAIN
datain[4] => data1[4].DATAIN
datain[5] => data1[5].DATAIN
datain[6] => data1[6].DATAIN
datain[7] => data1[7].DATAIN
datain[8] => data1[8].DATAIN
datain[9] => data1[9].DATAIN
datain[10] => data1[10].DATAIN
datain[11] => data1[11].DATAIN
datain[12] => data1[12].DATAIN
datain[13] => data1[13].DATAIN
datain[14] => data1[14].DATAIN
datain[15] => data1[15].DATAIN
datain[16] => data1[16].DATAIN
datain[17] => data1[17].DATAIN
datain[18] => data1[18].DATAIN
datain[19] => data1[19].DATAIN
datain[20] => data1[20].DATAIN
datain[21] => data1[21].DATAIN
datain[22] => data1[22].DATAIN
datain[23] => data1[23].DATAIN
datain[24] => data1[24].DATAIN
datain[25] => data1[25].DATAIN
datain[26] => data1[26].DATAIN
datain[27] => data1[27].DATAIN
datain[28] => data1[28].DATAIN
datain[29] => data1[29].DATAIN
datain[30] => data1[30].DATAIN
datain[31] => data1[31].DATAIN
enable => always0.IN1
enable => over.OUTPUTSELECT
rst_n => data8[0].ACLR
rst_n => data8[1].ACLR
rst_n => data8[2].ACLR
rst_n => data8[3].ACLR
rst_n => data8[4].ACLR
rst_n => data8[5].ACLR
rst_n => data8[6].ACLR
rst_n => data8[7].ACLR
rst_n => data8[8].ACLR
rst_n => data8[9].ACLR
rst_n => data8[10].ACLR
rst_n => data8[11].ACLR
rst_n => data8[12].ACLR
rst_n => data8[13].ACLR
rst_n => data8[14].ACLR
rst_n => data8[15].ACLR
rst_n => data8[16].ACLR
rst_n => data8[17].ACLR
rst_n => data8[18].ACLR
rst_n => data8[19].ACLR
rst_n => data8[20].ACLR
rst_n => data8[21].ACLR
rst_n => data8[22].ACLR
rst_n => data8[23].ACLR
rst_n => data8[24].ACLR
rst_n => data8[25].ACLR
rst_n => data8[26].ACLR
rst_n => data8[27].ACLR
rst_n => data8[28].ACLR
rst_n => data8[29].ACLR
rst_n => data8[30].ACLR
rst_n => data8[31].ACLR
rst_n => data7[0].ACLR
rst_n => data7[1].ACLR
rst_n => data7[2].ACLR
rst_n => data7[3].ACLR
rst_n => data7[4].ACLR
rst_n => data7[5].ACLR
rst_n => data7[6].ACLR
rst_n => data7[7].ACLR
rst_n => data7[8].ACLR
rst_n => data7[9].ACLR
rst_n => data7[10].ACLR
rst_n => data7[11].ACLR
rst_n => data7[12].ACLR
rst_n => data7[13].ACLR
rst_n => data7[14].ACLR
rst_n => data7[15].ACLR
rst_n => data7[16].ACLR
rst_n => data7[17].ACLR
rst_n => data7[18].ACLR
rst_n => data7[19].ACLR
rst_n => data7[20].ACLR
rst_n => data7[21].ACLR
rst_n => data7[22].ACLR
rst_n => data7[23].ACLR
rst_n => data7[24].ACLR
rst_n => data7[25].ACLR
rst_n => data7[26].ACLR
rst_n => data7[27].ACLR
rst_n => data7[28].ACLR
rst_n => data7[29].ACLR
rst_n => data7[30].ACLR
rst_n => data7[31].ACLR
rst_n => data6[0].ACLR
rst_n => data6[1].ACLR
rst_n => data6[2].ACLR
rst_n => data6[3].ACLR
rst_n => data6[4].ACLR
rst_n => data6[5].ACLR
rst_n => data6[6].ACLR
rst_n => data6[7].ACLR
rst_n => data6[8].ACLR
rst_n => data6[9].ACLR
rst_n => data6[10].ACLR
rst_n => data6[11].ACLR
rst_n => data6[12].ACLR
rst_n => data6[13].ACLR
rst_n => data6[14].ACLR
rst_n => data6[15].ACLR
rst_n => data6[16].ACLR
rst_n => data6[17].ACLR
rst_n => data6[18].ACLR
rst_n => data6[19].ACLR
rst_n => data6[20].ACLR
rst_n => data6[21].ACLR
rst_n => data6[22].ACLR
rst_n => data6[23].ACLR
rst_n => data6[24].ACLR
rst_n => data6[25].ACLR
rst_n => data6[26].ACLR
rst_n => data6[27].ACLR
rst_n => data6[28].ACLR
rst_n => data6[29].ACLR
rst_n => data6[30].ACLR
rst_n => data6[31].ACLR
rst_n => data5[0].ACLR
rst_n => data5[1].ACLR
rst_n => data5[2].ACLR
rst_n => data5[3].ACLR
rst_n => data5[4].ACLR
rst_n => data5[5].ACLR
rst_n => data5[6].ACLR
rst_n => data5[7].ACLR
rst_n => data5[8].ACLR
rst_n => data5[9].ACLR
rst_n => data5[10].ACLR
rst_n => data5[11].ACLR
rst_n => data5[12].ACLR
rst_n => data5[13].ACLR
rst_n => data5[14].ACLR
rst_n => data5[15].ACLR
rst_n => data5[16].ACLR
rst_n => data5[17].ACLR
rst_n => data5[18].ACLR
rst_n => data5[19].ACLR
rst_n => data5[20].ACLR
rst_n => data5[21].ACLR
rst_n => data5[22].ACLR
rst_n => data5[23].ACLR
rst_n => data5[24].ACLR
rst_n => data5[25].ACLR
rst_n => data5[26].ACLR
rst_n => data5[27].ACLR
rst_n => data5[28].ACLR
rst_n => data5[29].ACLR
rst_n => data5[30].ACLR
rst_n => data5[31].ACLR
rst_n => data4[0].ACLR
rst_n => data4[1].ACLR
rst_n => data4[2].ACLR
rst_n => data4[3].ACLR
rst_n => data4[4].ACLR
rst_n => data4[5].ACLR
rst_n => data4[6].ACLR
rst_n => data4[7].ACLR
rst_n => data4[8].ACLR
rst_n => data4[9].ACLR
rst_n => data4[10].ACLR
rst_n => data4[11].ACLR
rst_n => data4[12].ACLR
rst_n => data4[13].ACLR
rst_n => data4[14].ACLR
rst_n => data4[15].ACLR
rst_n => data4[16].ACLR
rst_n => data4[17].ACLR
rst_n => data4[18].ACLR
rst_n => data4[19].ACLR
rst_n => data4[20].ACLR
rst_n => data4[21].ACLR
rst_n => data4[22].ACLR
rst_n => data4[23].ACLR
rst_n => data4[24].ACLR
rst_n => data4[25].ACLR
rst_n => data4[26].ACLR
rst_n => data4[27].ACLR
rst_n => data4[28].ACLR
rst_n => data4[29].ACLR
rst_n => data4[30].ACLR
rst_n => data4[31].ACLR
rst_n => data3[0].ACLR
rst_n => data3[1].ACLR
rst_n => data3[2].ACLR
rst_n => data3[3].ACLR
rst_n => data3[4].ACLR
rst_n => data3[5].ACLR
rst_n => data3[6].ACLR
rst_n => data3[7].ACLR
rst_n => data3[8].ACLR
rst_n => data3[9].ACLR
rst_n => data3[10].ACLR
rst_n => data3[11].ACLR
rst_n => data3[12].ACLR
rst_n => data3[13].ACLR
rst_n => data3[14].ACLR
rst_n => data3[15].ACLR
rst_n => data3[16].ACLR
rst_n => data3[17].ACLR
rst_n => data3[18].ACLR
rst_n => data3[19].ACLR
rst_n => data3[20].ACLR
rst_n => data3[21].ACLR
rst_n => data3[22].ACLR
rst_n => data3[23].ACLR
rst_n => data3[24].ACLR
rst_n => data3[25].ACLR
rst_n => data3[26].ACLR
rst_n => data3[27].ACLR
rst_n => data3[28].ACLR
rst_n => data3[29].ACLR
rst_n => data3[30].ACLR
rst_n => data3[31].ACLR
rst_n => data2[0].ACLR
rst_n => data2[1].ACLR
rst_n => data2[2].ACLR
rst_n => data2[3].ACLR
rst_n => data2[4].ACLR
rst_n => data2[5].ACLR
rst_n => data2[6].ACLR
rst_n => data2[7].ACLR
rst_n => data2[8].ACLR
rst_n => data2[9].ACLR
rst_n => data2[10].ACLR
rst_n => data2[11].ACLR
rst_n => data2[12].ACLR
rst_n => data2[13].ACLR
rst_n => data2[14].ACLR
rst_n => data2[15].ACLR
rst_n => data2[16].ACLR
rst_n => data2[17].ACLR
rst_n => data2[18].ACLR
rst_n => data2[19].ACLR
rst_n => data2[20].ACLR
rst_n => data2[21].ACLR
rst_n => data2[22].ACLR
rst_n => data2[23].ACLR
rst_n => data2[24].ACLR
rst_n => data2[25].ACLR
rst_n => data2[26].ACLR
rst_n => data2[27].ACLR
rst_n => data2[28].ACLR
rst_n => data2[29].ACLR
rst_n => data2[30].ACLR
rst_n => data2[31].ACLR
rst_n => data1[0].ACLR
rst_n => data1[1].ACLR
rst_n => data1[2].ACLR
rst_n => data1[3].ACLR
rst_n => data1[4].ACLR
rst_n => data1[5].ACLR
rst_n => data1[6].ACLR
rst_n => data1[7].ACLR
rst_n => data1[8].ACLR
rst_n => data1[9].ACLR
rst_n => data1[10].ACLR
rst_n => data1[11].ACLR
rst_n => data1[12].ACLR
rst_n => data1[13].ACLR
rst_n => data1[14].ACLR
rst_n => data1[15].ACLR
rst_n => data1[16].ACLR
rst_n => data1[17].ACLR
rst_n => data1[18].ACLR
rst_n => data1[19].ACLR
rst_n => data1[20].ACLR
rst_n => data1[21].ACLR
rst_n => data1[22].ACLR
rst_n => data1[23].ACLR
rst_n => data1[24].ACLR
rst_n => data1[25].ACLR
rst_n => data1[26].ACLR
rst_n => data1[27].ACLR
rst_n => data1[28].ACLR
rst_n => data1[29].ACLR
rst_n => data1[30].ACLR
rst_n => data1[31].ACLR
rst_n => over~reg0.ENA
clk => over~reg0.CLK
clk => data8[0].CLK
clk => data8[1].CLK
clk => data8[2].CLK
clk => data8[3].CLK
clk => data8[4].CLK
clk => data8[5].CLK
clk => data8[6].CLK
clk => data8[7].CLK
clk => data8[8].CLK
clk => data8[9].CLK
clk => data8[10].CLK
clk => data8[11].CLK
clk => data8[12].CLK
clk => data8[13].CLK
clk => data8[14].CLK
clk => data8[15].CLK
clk => data8[16].CLK
clk => data8[17].CLK
clk => data8[18].CLK
clk => data8[19].CLK
clk => data8[20].CLK
clk => data8[21].CLK
clk => data8[22].CLK
clk => data8[23].CLK
clk => data8[24].CLK
clk => data8[25].CLK
clk => data8[26].CLK
clk => data8[27].CLK
clk => data8[28].CLK
clk => data8[29].CLK
clk => data8[30].CLK
clk => data8[31].CLK
clk => data7[0].CLK
clk => data7[1].CLK
clk => data7[2].CLK
clk => data7[3].CLK
clk => data7[4].CLK
clk => data7[5].CLK
clk => data7[6].CLK
clk => data7[7].CLK
clk => data7[8].CLK
clk => data7[9].CLK
clk => data7[10].CLK
clk => data7[11].CLK
clk => data7[12].CLK
clk => data7[13].CLK
clk => data7[14].CLK
clk => data7[15].CLK
clk => data7[16].CLK
clk => data7[17].CLK
clk => data7[18].CLK
clk => data7[19].CLK
clk => data7[20].CLK
clk => data7[21].CLK
clk => data7[22].CLK
clk => data7[23].CLK
clk => data7[24].CLK
clk => data7[25].CLK
clk => data7[26].CLK
clk => data7[27].CLK
clk => data7[28].CLK
clk => data7[29].CLK
clk => data7[30].CLK
clk => data7[31].CLK
clk => data6[0].CLK
clk => data6[1].CLK
clk => data6[2].CLK
clk => data6[3].CLK
clk => data6[4].CLK
clk => data6[5].CLK
clk => data6[6].CLK
clk => data6[7].CLK
clk => data6[8].CLK
clk => data6[9].CLK
clk => data6[10].CLK
clk => data6[11].CLK
clk => data6[12].CLK
clk => data6[13].CLK
clk => data6[14].CLK
clk => data6[15].CLK
clk => data6[16].CLK
clk => data6[17].CLK
clk => data6[18].CLK
clk => data6[19].CLK
clk => data6[20].CLK
clk => data6[21].CLK
clk => data6[22].CLK
clk => data6[23].CLK
clk => data6[24].CLK
clk => data6[25].CLK
clk => data6[26].CLK
clk => data6[27].CLK
clk => data6[28].CLK
clk => data6[29].CLK
clk => data6[30].CLK
clk => data6[31].CLK
clk => data5[0].CLK
clk => data5[1].CLK
clk => data5[2].CLK
clk => data5[3].CLK
clk => data5[4].CLK
clk => data5[5].CLK
clk => data5[6].CLK
clk => data5[7].CLK
clk => data5[8].CLK
clk => data5[9].CLK
clk => data5[10].CLK
clk => data5[11].CLK
clk => data5[12].CLK
clk => data5[13].CLK
clk => data5[14].CLK
clk => data5[15].CLK
clk => data5[16].CLK
clk => data5[17].CLK
clk => data5[18].CLK
clk => data5[19].CLK
clk => data5[20].CLK
clk => data5[21].CLK
clk => data5[22].CLK
clk => data5[23].CLK
clk => data5[24].CLK
clk => data5[25].CLK
clk => data5[26].CLK
clk => data5[27].CLK
clk => data5[28].CLK
clk => data5[29].CLK
clk => data5[30].CLK
clk => data5[31].CLK
clk => data4[0].CLK
clk => data4[1].CLK
clk => data4[2].CLK
clk => data4[3].CLK
clk => data4[4].CLK
clk => data4[5].CLK
clk => data4[6].CLK
clk => data4[7].CLK
clk => data4[8].CLK
clk => data4[9].CLK
clk => data4[10].CLK
clk => data4[11].CLK
clk => data4[12].CLK
clk => data4[13].CLK
clk => data4[14].CLK
clk => data4[15].CLK
clk => data4[16].CLK
clk => data4[17].CLK
clk => data4[18].CLK
clk => data4[19].CLK
clk => data4[20].CLK
clk => data4[21].CLK
clk => data4[22].CLK
clk => data4[23].CLK
clk => data4[24].CLK
clk => data4[25].CLK
clk => data4[26].CLK
clk => data4[27].CLK
clk => data4[28].CLK
clk => data4[29].CLK
clk => data4[30].CLK
clk => data4[31].CLK
clk => data3[0].CLK
clk => data3[1].CLK
clk => data3[2].CLK
clk => data3[3].CLK
clk => data3[4].CLK
clk => data3[5].CLK
clk => data3[6].CLK
clk => data3[7].CLK
clk => data3[8].CLK
clk => data3[9].CLK
clk => data3[10].CLK
clk => data3[11].CLK
clk => data3[12].CLK
clk => data3[13].CLK
clk => data3[14].CLK
clk => data3[15].CLK
clk => data3[16].CLK
clk => data3[17].CLK
clk => data3[18].CLK
clk => data3[19].CLK
clk => data3[20].CLK
clk => data3[21].CLK
clk => data3[22].CLK
clk => data3[23].CLK
clk => data3[24].CLK
clk => data3[25].CLK
clk => data3[26].CLK
clk => data3[27].CLK
clk => data3[28].CLK
clk => data3[29].CLK
clk => data3[30].CLK
clk => data3[31].CLK
clk => data2[0].CLK
clk => data2[1].CLK
clk => data2[2].CLK
clk => data2[3].CLK
clk => data2[4].CLK
clk => data2[5].CLK
clk => data2[6].CLK
clk => data2[7].CLK
clk => data2[8].CLK
clk => data2[9].CLK
clk => data2[10].CLK
clk => data2[11].CLK
clk => data2[12].CLK
clk => data2[13].CLK
clk => data2[14].CLK
clk => data2[15].CLK
clk => data2[16].CLK
clk => data2[17].CLK
clk => data2[18].CLK
clk => data2[19].CLK
clk => data2[20].CLK
clk => data2[21].CLK
clk => data2[22].CLK
clk => data2[23].CLK
clk => data2[24].CLK
clk => data2[25].CLK
clk => data2[26].CLK
clk => data2[27].CLK
clk => data2[28].CLK
clk => data2[29].CLK
clk => data2[30].CLK
clk => data2[31].CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
dataout[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
over <= over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|code_mt_db:inst33
clk => DoutM[0]~reg0.CLK
clk => DoutM[1]~reg0.CLK
clk => DoutM[2]~reg0.CLK
clk => DoutM[3]~reg0.CLK
clk => DoutM[4]~reg0.CLK
clk => DoutM[5]~reg0.CLK
clk => DoutM[6]~reg0.CLK
clk => DoutM[7]~reg0.CLK
clk => DoutM[8]~reg0.CLK
clk => DoutM[9]~reg0.CLK
clk => DoutM[10]~reg0.CLK
clk => DoutM[11]~reg0.CLK
clk => DoutM[12]~reg0.CLK
clk => DoutM[13]~reg0.CLK
clk => DoutM[14]~reg0.CLK
clk => DoutM[15]~reg0.CLK
clk => DoutM[16]~reg0.CLK
clk => DoutM[17]~reg0.CLK
clk => DoutM[18]~reg0.CLK
clk => DoutM[19]~reg0.CLK
clk => DoutM[20]~reg0.CLK
clk => DoutM[21]~reg0.CLK
clk => DoutM[22]~reg0.CLK
clk => DoutM[23]~reg0.CLK
clk => DoutM[24]~reg0.CLK
clk => DoutM[25]~reg0.CLK
clk => DoutM[26]~reg0.CLK
clk => DoutM[27]~reg0.CLK
clk => DoutM[28]~reg0.CLK
clk => DoutM[29]~reg0.CLK
clk => DoutM[30]~reg0.CLK
clk => DoutM[31]~reg0.CLK
clk => countreg1[0].CLK
clk => countreg1[1].CLK
clk => countreg1[2].CLK
clk => countreg1[3].CLK
clk => countreg1[4].CLK
clk => countreg1[5].CLK
clk => countreg1[6].CLK
clk => countreg1[7].CLK
clk => countreg1[8].CLK
clk => countreg1[9].CLK
clk => countreg1[10].CLK
clk => countreg1[11].CLK
clk => countreg1[12].CLK
clk => countreg1[13].CLK
clk => countreg1[14].CLK
clk => countreg1[15].CLK
clk => countreg1[16].CLK
clk => countreg1[17].CLK
clk => countreg1[18].CLK
clk => countreg1[19].CLK
clk => countreg1[20].CLK
clk => countreg1[21].CLK
clk => countreg1[22].CLK
clk => countreg1[23].CLK
clk => countreg1[24].CLK
clk => countreg1[25].CLK
clk => countreg1[26].CLK
clk => countreg1[27].CLK
clk => countreg1[28].CLK
clk => countreg1[29].CLK
clk => countreg1[30].CLK
clk => countreg1[31].CLK
clk => Dout1[0].CLK
clk => Dout1[1].CLK
clk => Dout1[2].CLK
clk => Dout1[3].CLK
clk => Dout1[4].CLK
clk => Dout1[5].CLK
clk => Dout1[6].CLK
clk => Dout1[7].CLK
clk => Dout1[8].CLK
clk => Dout1[9].CLK
clk => Dout1[10].CLK
clk => Dout1[11].CLK
clk => Dout1[12].CLK
clk => Dout1[13].CLK
clk => Dout1[14].CLK
clk => Dout1[15].CLK
clk => Dout1[16].CLK
clk => Dout1[17].CLK
clk => Dout1[18].CLK
clk => Dout1[19].CLK
clk => Dout1[20].CLK
clk => Dout1[21].CLK
clk => Dout1[22].CLK
clk => Dout1[23].CLK
clk => Dout1[24].CLK
clk => Dout1[25].CLK
clk => Dout1[26].CLK
clk => Dout1[27].CLK
clk => Dout1[28].CLK
clk => Dout1[29].CLK
clk => Dout1[30].CLK
clk => Dout1[31].CLK
clk => countreg[0].CLK
clk => countreg[1].CLK
clk => countreg[2].CLK
clk => countreg[3].CLK
clk => countreg[4].CLK
clk => countreg[5].CLK
clk => countreg[6].CLK
clk => countreg[7].CLK
clk => countreg[8].CLK
clk => countreg[9].CLK
clk => countreg[10].CLK
clk => countreg[11].CLK
clk => countreg[12].CLK
clk => countreg[13].CLK
clk => countreg[14].CLK
clk => countreg[15].CLK
clk => countreg[16].CLK
clk => countreg[17].CLK
clk => countreg[18].CLK
clk => countreg[19].CLK
clk => countreg[20].CLK
clk => countreg[21].CLK
clk => countreg[22].CLK
clk => countreg[23].CLK
clk => countreg[24].CLK
clk => countreg[25].CLK
clk => countreg[26].CLK
clk => countreg[27].CLK
clk => countreg[28].CLK
clk => countreg[29].CLK
clk => countreg[30].CLK
clk => countreg[31].CLK
clk => count1[0].CLK
clk => count1[1].CLK
clk => count1[2].CLK
clk => count1[3].CLK
clk => count1[4].CLK
clk => count1[5].CLK
clk => count1[6].CLK
clk => count1[7].CLK
clk => count1[8].CLK
clk => count1[9].CLK
clk => count1[10].CLK
clk => count1[11].CLK
clk => count1[12].CLK
clk => count1[13].CLK
clk => count1[14].CLK
clk => count1[15].CLK
clk => count1[16].CLK
clk => count1[17].CLK
clk => count1[18].CLK
clk => count1[19].CLK
clk => count1[20].CLK
clk => count1[21].CLK
clk => count1[22].CLK
clk => count1[23].CLK
clk => count1[24].CLK
clk => count1[25].CLK
clk => count1[26].CLK
clk => count1[27].CLK
clk => count1[28].CLK
clk => count1[29].CLK
clk => count1[30].CLK
clk => count1[31].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
clk => Dout[16]~reg0.CLK
clk => Dout[17]~reg0.CLK
clk => Dout[18]~reg0.CLK
clk => Dout[19]~reg0.CLK
clk => Dout[20]~reg0.CLK
clk => Dout[21]~reg0.CLK
clk => Dout[22]~reg0.CLK
clk => Dout[23]~reg0.CLK
clk => Dout[24]~reg0.CLK
clk => Dout[25]~reg0.CLK
clk => Dout[26]~reg0.CLK
clk => Dout[27]~reg0.CLK
clk => Dout[28]~reg0.CLK
clk => Dout[29]~reg0.CLK
clk => Dout[30]~reg0.CLK
clk => Dout[31]~reg0.CLK
clk => LastSigC.CLK
clk => LastSigB.CLK
clk => LastSigA.CLK
clk => ClkOut.CLK
clk => DirOut.CLK
rst_n => DirOut.OUTPUTSELECT
rst_n => LastSigC.ENA
rst_n => LastSigB.ENA
rst_n => LastSigA.ENA
rst_n => ClkOut.ENA
SigA => always0.IN1
SigA => always0.IN1
SigA => LastSigA.DATAIN
SigB => always0.IN1
SigB => DirOut.DATAB
SigB => always0.IN1
SigB => LastSigB.DATAIN
SigC => always0.IN1
SigC => always0.IN1
SigC => LastSigC.DATAIN
Start => always1.IN1
Clr => countreg1[0].ACLR
Clr => countreg1[1].ACLR
Clr => countreg1[2].ACLR
Clr => countreg1[3].ACLR
Clr => countreg1[4].ACLR
Clr => countreg1[5].ACLR
Clr => countreg1[6].ACLR
Clr => countreg1[7].ACLR
Clr => countreg1[8].ACLR
Clr => countreg1[9].ACLR
Clr => countreg1[10].ACLR
Clr => countreg1[11].ACLR
Clr => countreg1[12].ACLR
Clr => countreg1[13].ACLR
Clr => countreg1[14].ACLR
Clr => countreg1[15].ACLR
Clr => countreg1[16].ACLR
Clr => countreg1[17].ACLR
Clr => countreg1[18].ACLR
Clr => countreg1[19].ACLR
Clr => countreg1[20].ACLR
Clr => countreg1[21].ACLR
Clr => countreg1[22].ACLR
Clr => countreg1[23].ACLR
Clr => countreg1[24].ACLR
Clr => countreg1[25].ACLR
Clr => countreg1[26].ACLR
Clr => countreg1[27].ACLR
Clr => countreg1[28].ACLR
Clr => countreg1[29].ACLR
Clr => countreg1[30].ACLR
Clr => countreg1[31].ACLR
Clr => Dout1[0].ACLR
Clr => Dout1[1].ACLR
Clr => Dout1[2].ACLR
Clr => Dout1[3].ACLR
Clr => Dout1[4].ACLR
Clr => Dout1[5].ACLR
Clr => Dout1[6].ACLR
Clr => Dout1[7].ACLR
Clr => Dout1[8].ACLR
Clr => Dout1[9].ACLR
Clr => Dout1[10].ACLR
Clr => Dout1[11].ACLR
Clr => Dout1[12].ACLR
Clr => Dout1[13].ACLR
Clr => Dout1[14].ACLR
Clr => Dout1[15].ACLR
Clr => Dout1[16].ACLR
Clr => Dout1[17].ACLR
Clr => Dout1[18].ACLR
Clr => Dout1[19].ACLR
Clr => Dout1[20].ACLR
Clr => Dout1[21].ACLR
Clr => Dout1[22].ACLR
Clr => Dout1[23].ACLR
Clr => Dout1[24].ACLR
Clr => Dout1[25].ACLR
Clr => Dout1[26].ACLR
Clr => Dout1[27].ACLR
Clr => Dout1[28].ACLR
Clr => Dout1[29].ACLR
Clr => Dout1[30].ACLR
Clr => Dout1[31].ACLR
Clr => count1[0].ACLR
Clr => count1[1].ACLR
Clr => count1[2].ACLR
Clr => count1[3].ACLR
Clr => count1[4].ACLR
Clr => count1[5].ACLR
Clr => count1[6].ACLR
Clr => count1[7].ACLR
Clr => count1[8].ACLR
Clr => count1[9].ACLR
Clr => count1[10].ACLR
Clr => count1[11].ACLR
Clr => count1[12].ACLR
Clr => count1[13].ACLR
Clr => count1[14].ACLR
Clr => count1[15].ACLR
Clr => count1[16].ACLR
Clr => count1[17].ACLR
Clr => count1[18].ACLR
Clr => count1[19].ACLR
Clr => count1[20].ACLR
Clr => count1[21].ACLR
Clr => count1[22].ACLR
Clr => count1[23].ACLR
Clr => count1[24].ACLR
Clr => count1[25].ACLR
Clr => count1[26].ACLR
Clr => count1[27].ACLR
Clr => count1[28].ACLR
Clr => count1[29].ACLR
Clr => count1[30].ACLR
Clr => count1[31].ACLR
Clr => Dout[0]~reg0.ACLR
Clr => Dout[1]~reg0.ACLR
Clr => Dout[2]~reg0.ACLR
Clr => Dout[3]~reg0.ACLR
Clr => Dout[4]~reg0.ACLR
Clr => Dout[5]~reg0.ACLR
Clr => Dout[6]~reg0.ACLR
Clr => Dout[7]~reg0.ACLR
Clr => Dout[8]~reg0.ACLR
Clr => Dout[9]~reg0.ACLR
Clr => Dout[10]~reg0.ACLR
Clr => Dout[11]~reg0.ACLR
Clr => Dout[12]~reg0.ACLR
Clr => Dout[13]~reg0.ACLR
Clr => Dout[14]~reg0.ACLR
Clr => Dout[15]~reg0.ACLR
Clr => Dout[16]~reg0.ACLR
Clr => Dout[17]~reg0.ACLR
Clr => Dout[18]~reg0.ACLR
Clr => Dout[19]~reg0.ACLR
Clr => Dout[20]~reg0.ACLR
Clr => Dout[21]~reg0.ACLR
Clr => Dout[22]~reg0.ACLR
Clr => Dout[23]~reg0.ACLR
Clr => Dout[24]~reg0.ACLR
Clr => Dout[25]~reg0.ACLR
Clr => Dout[26]~reg0.ACLR
Clr => Dout[27]~reg0.ACLR
Clr => Dout[28]~reg0.ACLR
Clr => Dout[29]~reg0.ACLR
Clr => Dout[30]~reg0.ACLR
Clr => Dout[31]~reg0.ACLR
Clr => DoutM[0]~reg0.ENA
Clr => count[31].ENA
Clr => count[30].ENA
Clr => count[29].ENA
Clr => count[28].ENA
Clr => count[27].ENA
Clr => count[26].ENA
Clr => count[25].ENA
Clr => count[24].ENA
Clr => count[23].ENA
Clr => count[22].ENA
Clr => count[21].ENA
Clr => count[20].ENA
Clr => count[19].ENA
Clr => count[18].ENA
Clr => count[17].ENA
Clr => count[16].ENA
Clr => count[15].ENA
Clr => count[14].ENA
Clr => count[13].ENA
Clr => count[12].ENA
Clr => count[11].ENA
Clr => count[10].ENA
Clr => count[9].ENA
Clr => count[8].ENA
Clr => count[7].ENA
Clr => count[6].ENA
Clr => count[5].ENA
Clr => count[4].ENA
Clr => count[3].ENA
Clr => count[2].ENA
Clr => count[1].ENA
Clr => count[0].ENA
Clr => countreg[31].ENA
Clr => countreg[30].ENA
Clr => countreg[29].ENA
Clr => countreg[28].ENA
Clr => countreg[27].ENA
Clr => countreg[26].ENA
Clr => countreg[25].ENA
Clr => countreg[24].ENA
Clr => countreg[23].ENA
Clr => countreg[22].ENA
Clr => countreg[21].ENA
Clr => countreg[20].ENA
Clr => countreg[19].ENA
Clr => countreg[18].ENA
Clr => countreg[17].ENA
Clr => countreg[16].ENA
Clr => countreg[15].ENA
Clr => countreg[14].ENA
Clr => countreg[13].ENA
Clr => countreg[12].ENA
Clr => countreg[11].ENA
Clr => countreg[10].ENA
Clr => countreg[9].ENA
Clr => countreg[8].ENA
Clr => countreg[7].ENA
Clr => countreg[6].ENA
Clr => countreg[5].ENA
Clr => countreg[4].ENA
Clr => countreg[3].ENA
Clr => countreg[2].ENA
Clr => countreg[1].ENA
Clr => countreg[0].ENA
Clr => DoutM[31]~reg0.ENA
Clr => DoutM[30]~reg0.ENA
Clr => DoutM[29]~reg0.ENA
Clr => DoutM[28]~reg0.ENA
Clr => DoutM[27]~reg0.ENA
Clr => DoutM[26]~reg0.ENA
Clr => DoutM[25]~reg0.ENA
Clr => DoutM[24]~reg0.ENA
Clr => DoutM[23]~reg0.ENA
Clr => DoutM[22]~reg0.ENA
Clr => DoutM[21]~reg0.ENA
Clr => DoutM[20]~reg0.ENA
Clr => DoutM[19]~reg0.ENA
Clr => DoutM[18]~reg0.ENA
Clr => DoutM[17]~reg0.ENA
Clr => DoutM[16]~reg0.ENA
Clr => DoutM[15]~reg0.ENA
Clr => DoutM[14]~reg0.ENA
Clr => DoutM[13]~reg0.ENA
Clr => DoutM[12]~reg0.ENA
Clr => DoutM[11]~reg0.ENA
Clr => DoutM[10]~reg0.ENA
Clr => DoutM[9]~reg0.ENA
Clr => DoutM[8]~reg0.ENA
Clr => DoutM[7]~reg0.ENA
Clr => DoutM[6]~reg0.ENA
Clr => DoutM[5]~reg0.ENA
Clr => DoutM[4]~reg0.ENA
Clr => DoutM[3]~reg0.ENA
Clr => DoutM[2]~reg0.ENA
Clr => DoutM[1]~reg0.ENA
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[0] <= DoutM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[1] <= DoutM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[2] <= DoutM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[3] <= DoutM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[4] <= DoutM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[5] <= DoutM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[6] <= DoutM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[7] <= DoutM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[8] <= DoutM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[9] <= DoutM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[10] <= DoutM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[11] <= DoutM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[12] <= DoutM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[13] <= DoutM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[14] <= DoutM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[15] <= DoutM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[16] <= DoutM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[17] <= DoutM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[18] <= DoutM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[19] <= DoutM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[20] <= DoutM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[21] <= DoutM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[22] <= DoutM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[23] <= DoutM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[24] <= DoutM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[25] <= DoutM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[26] <= DoutM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[27] <= DoutM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[28] <= DoutM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[29] <= DoutM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[30] <= DoutM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DoutM[31] <= DoutM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|one_bit_filter:inst2
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|one_bit_filter:inst3
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|one_bit_filter:inst29
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => buffer.CLK
clk => bit_out~reg0.CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => buffer.ACLR
rst_n => bit_out~reg0.ACLR
bit_in => always0.IN1
bit_in => bit_out.DATAB
bit_in => buffer.DATAIN
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|code_db:inst34
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
clk => Dout[16]~reg0.CLK
clk => Dout[17]~reg0.CLK
clk => Dout[18]~reg0.CLK
clk => Dout[19]~reg0.CLK
clk => Dout[20]~reg0.CLK
clk => Dout[21]~reg0.CLK
clk => Dout[22]~reg0.CLK
clk => Dout[23]~reg0.CLK
clk => Dout[24]~reg0.CLK
clk => Dout[25]~reg0.CLK
clk => Dout[26]~reg0.CLK
clk => Dout[27]~reg0.CLK
clk => Dout[28]~reg0.CLK
clk => Dout[29]~reg0.CLK
clk => Dout[30]~reg0.CLK
clk => Dout[31]~reg0.CLK
clk => DoutTemp[0].CLK
clk => DoutTemp[1].CLK
clk => DoutTemp[2].CLK
clk => DoutTemp[3].CLK
clk => DoutTemp[4].CLK
clk => DoutTemp[5].CLK
clk => DoutTemp[6].CLK
clk => DoutTemp[7].CLK
clk => DoutTemp[8].CLK
clk => DoutTemp[9].CLK
clk => DoutTemp[10].CLK
clk => DoutTemp[11].CLK
clk => DoutTemp[12].CLK
clk => DoutTemp[13].CLK
clk => DoutTemp[14].CLK
clk => DoutTemp[15].CLK
clk => DoutTemp[16].CLK
clk => DoutTemp[17].CLK
clk => DoutTemp[18].CLK
clk => DoutTemp[19].CLK
clk => DoutTemp[20].CLK
clk => DoutTemp[21].CLK
clk => DoutTemp[22].CLK
clk => DoutTemp[23].CLK
clk => DoutTemp[24].CLK
clk => DoutTemp[25].CLK
clk => DoutTemp[26].CLK
clk => DoutTemp[27].CLK
clk => DoutTemp[28].CLK
clk => DoutTemp[29].CLK
clk => DoutTemp[30].CLK
clk => DoutTemp[31].CLK
clk => LastSigC.CLK
clk => LastSigB.CLK
clk => LastSigA.CLK
clk => ClkOut.CLK
clk => DirOut.CLK
rst_n => DirOut.OUTPUTSELECT
rst_n => LastSigC.ENA
rst_n => LastSigB.ENA
rst_n => LastSigA.ENA
rst_n => ClkOut.ENA
SigA => always0.IN1
SigA => always0.IN1
SigA => LastSigA.DATAIN
SigB => always0.IN1
SigB => DirOut.DATAB
SigB => always0.IN1
SigB => LastSigB.DATAIN
SigC => always0.IN1
SigC => always0.IN1
SigC => LastSigC.DATAIN
Start => always1.IN1
Clr => DoutTemp[0].ACLR
Clr => DoutTemp[1].ACLR
Clr => DoutTemp[2].ACLR
Clr => DoutTemp[3].ACLR
Clr => DoutTemp[4].ACLR
Clr => DoutTemp[5].ACLR
Clr => DoutTemp[6].ACLR
Clr => DoutTemp[7].ACLR
Clr => DoutTemp[8].ACLR
Clr => DoutTemp[9].ACLR
Clr => DoutTemp[10].ACLR
Clr => DoutTemp[11].ACLR
Clr => DoutTemp[12].ACLR
Clr => DoutTemp[13].ACLR
Clr => DoutTemp[14].ACLR
Clr => DoutTemp[15].ACLR
Clr => DoutTemp[16].ACLR
Clr => DoutTemp[17].ACLR
Clr => DoutTemp[18].ACLR
Clr => DoutTemp[19].ACLR
Clr => DoutTemp[20].ACLR
Clr => DoutTemp[21].ACLR
Clr => DoutTemp[22].ACLR
Clr => DoutTemp[23].ACLR
Clr => DoutTemp[24].ACLR
Clr => DoutTemp[25].ACLR
Clr => DoutTemp[26].ACLR
Clr => DoutTemp[27].ACLR
Clr => DoutTemp[28].ACLR
Clr => DoutTemp[29].ACLR
Clr => DoutTemp[30].ACLR
Clr => DoutTemp[31].ACLR
Clr => Dout[0]~reg0.ENA
Clr => Dout[31]~reg0.ENA
Clr => Dout[30]~reg0.ENA
Clr => Dout[29]~reg0.ENA
Clr => Dout[28]~reg0.ENA
Clr => Dout[27]~reg0.ENA
Clr => Dout[26]~reg0.ENA
Clr => Dout[25]~reg0.ENA
Clr => Dout[24]~reg0.ENA
Clr => Dout[23]~reg0.ENA
Clr => Dout[22]~reg0.ENA
Clr => Dout[21]~reg0.ENA
Clr => Dout[20]~reg0.ENA
Clr => Dout[19]~reg0.ENA
Clr => Dout[18]~reg0.ENA
Clr => Dout[17]~reg0.ENA
Clr => Dout[16]~reg0.ENA
Clr => Dout[15]~reg0.ENA
Clr => Dout[14]~reg0.ENA
Clr => Dout[13]~reg0.ENA
Clr => Dout[12]~reg0.ENA
Clr => Dout[11]~reg0.ENA
Clr => Dout[10]~reg0.ENA
Clr => Dout[9]~reg0.ENA
Clr => Dout[8]~reg0.ENA
Clr => Dout[7]~reg0.ENA
Clr => Dout[6]~reg0.ENA
Clr => Dout[5]~reg0.ENA
Clr => Dout[4]~reg0.ENA
Clr => Dout[3]~reg0.ENA
Clr => Dout[2]~reg0.ENA
Clr => Dout[1]~reg0.ENA
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|ADD_ver:inst10
clk => result1[0].CLK
clk => result1[1].CLK
clk => result1[2].CLK
clk => result1[3].CLK
clk => result1[4].CLK
clk => result1[5].CLK
clk => result1[6].CLK
clk => result1[7].CLK
clk => result1[8].CLK
clk => result1[9].CLK
clk => result1[10].CLK
clk => result1[11].CLK
clk => result1[12].CLK
clk => result1[13].CLK
clk => result1[14].CLK
clk => result1[15].CLK
clk => result1[16].CLK
clk => result1[17].CLK
clk => result1[18].CLK
clk => result1[19].CLK
clk => result1[20].CLK
clk => result1[21].CLK
clk => result1[22].CLK
clk => result1[23].CLK
clk => result1[24].CLK
clk => result1[25].CLK
clk => result1[26].CLK
clk => result1[27].CLK
clk => result1[28].CLK
clk => result1[29].CLK
clk => result1[30].CLK
clk => result1[31].CLK
rst_n => result1[0].ACLR
rst_n => result1[1].ACLR
rst_n => result1[2].ACLR
rst_n => result1[3].ACLR
rst_n => result1[4].ACLR
rst_n => result1[5].ACLR
rst_n => result1[6].ACLR
rst_n => result1[7].ACLR
rst_n => result1[8].ACLR
rst_n => result1[9].ACLR
rst_n => result1[10].ACLR
rst_n => result1[11].ACLR
rst_n => result1[12].ACLR
rst_n => result1[13].ACLR
rst_n => result1[14].ACLR
rst_n => result1[15].ACLR
rst_n => result1[16].ACLR
rst_n => result1[17].ACLR
rst_n => result1[18].ACLR
rst_n => result1[19].ACLR
rst_n => result1[20].ACLR
rst_n => result1[21].ACLR
rst_n => result1[22].ACLR
rst_n => result1[23].ACLR
rst_n => result1[24].ACLR
rst_n => result1[25].ACLR
rst_n => result1[26].ACLR
rst_n => result1[27].ACLR
rst_n => result1[28].ACLR
rst_n => result1[29].ACLR
rst_n => result1[30].ACLR
rst_n => result1[31].ACLR
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
enable => result1.OUTPUTSELECT
delta[0] => Add0.IN32
delta[1] => Add0.IN31
delta[2] => Add0.IN30
delta[3] => Add0.IN29
delta[4] => Add0.IN28
delta[5] => Add0.IN27
delta[6] => Add0.IN26
delta[7] => Add0.IN25
delta[8] => Add0.IN24
delta[9] => Add0.IN23
delta[10] => Add0.IN22
delta[11] => Add0.IN21
delta[12] => Add0.IN20
delta[13] => Add0.IN19
delta[14] => Add0.IN18
delta[15] => Add0.IN17
delta[16] => Add0.IN16
delta[17] => Add0.IN15
delta[18] => Add0.IN14
delta[19] => Add0.IN13
delta[20] => Add0.IN12
delta[21] => Add0.IN11
delta[22] => Add0.IN10
delta[23] => Add0.IN9
delta[24] => Add0.IN8
delta[25] => Add0.IN7
delta[26] => Add0.IN6
delta[27] => Add0.IN5
delta[28] => Add0.IN4
delta[29] => Add0.IN3
delta[30] => Add0.IN2
delta[31] => Add0.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|delta_limit:inst
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => LessThan0.IN32
datain[0] => dataout.DATAA
datain[0] => LessThan1.IN32
datain[0] => dataout.DATAA
datain[0] => dataout.DATAA
datain[1] => LessThan0.IN31
datain[1] => dataout.DATAA
datain[1] => LessThan1.IN31
datain[1] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => LessThan0.IN30
datain[2] => dataout.DATAA
datain[2] => LessThan1.IN30
datain[2] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => LessThan0.IN29
datain[3] => dataout.DATAA
datain[3] => LessThan1.IN29
datain[3] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => LessThan0.IN28
datain[4] => dataout.DATAA
datain[4] => LessThan1.IN28
datain[4] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => LessThan0.IN27
datain[5] => dataout.DATAA
datain[5] => LessThan1.IN27
datain[5] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => LessThan0.IN26
datain[6] => dataout.DATAA
datain[6] => LessThan1.IN26
datain[6] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => LessThan0.IN25
datain[7] => dataout.DATAA
datain[7] => LessThan1.IN25
datain[7] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => LessThan0.IN24
datain[8] => dataout.DATAA
datain[8] => LessThan1.IN24
datain[8] => dataout.DATAA
datain[8] => dataout.DATAA
datain[9] => LessThan0.IN23
datain[9] => dataout.DATAA
datain[9] => LessThan1.IN23
datain[9] => dataout.DATAA
datain[9] => dataout.DATAA
datain[10] => LessThan0.IN22
datain[10] => dataout.DATAA
datain[10] => LessThan1.IN22
datain[10] => dataout.DATAA
datain[10] => dataout.DATAA
datain[11] => LessThan0.IN21
datain[11] => dataout.DATAA
datain[11] => LessThan1.IN21
datain[11] => dataout.DATAA
datain[11] => dataout.DATAA
datain[12] => LessThan0.IN20
datain[12] => dataout.DATAA
datain[12] => LessThan1.IN20
datain[12] => dataout.DATAA
datain[12] => dataout.DATAA
datain[13] => LessThan0.IN19
datain[13] => dataout.DATAA
datain[13] => LessThan1.IN19
datain[13] => dataout.DATAA
datain[13] => dataout.DATAA
datain[14] => LessThan0.IN18
datain[14] => dataout.DATAA
datain[14] => LessThan1.IN18
datain[14] => dataout.DATAA
datain[14] => dataout.DATAA
datain[15] => LessThan0.IN17
datain[15] => dataout.DATAA
datain[15] => LessThan1.IN17
datain[15] => dataout.DATAA
datain[15] => dataout.DATAA
datain[16] => LessThan0.IN16
datain[16] => dataout.DATAA
datain[16] => LessThan1.IN16
datain[16] => dataout.DATAA
datain[16] => dataout.DATAA
datain[17] => LessThan0.IN15
datain[17] => dataout.DATAA
datain[17] => LessThan1.IN15
datain[17] => dataout.DATAA
datain[17] => dataout.DATAA
datain[18] => LessThan0.IN14
datain[18] => dataout.DATAA
datain[18] => LessThan1.IN14
datain[18] => dataout.DATAA
datain[18] => dataout.DATAA
datain[19] => LessThan0.IN13
datain[19] => dataout.DATAA
datain[19] => LessThan1.IN13
datain[19] => dataout.DATAA
datain[19] => dataout.DATAA
datain[20] => LessThan0.IN12
datain[20] => dataout.DATAA
datain[20] => LessThan1.IN12
datain[20] => dataout.DATAA
datain[20] => dataout.DATAA
datain[21] => LessThan0.IN11
datain[21] => dataout.DATAA
datain[21] => LessThan1.IN11
datain[21] => dataout.DATAA
datain[21] => dataout.DATAA
datain[22] => LessThan0.IN10
datain[22] => dataout.DATAA
datain[22] => LessThan1.IN10
datain[22] => dataout.DATAA
datain[22] => dataout.DATAA
datain[23] => LessThan0.IN9
datain[23] => dataout.DATAA
datain[23] => LessThan1.IN9
datain[23] => dataout.DATAA
datain[23] => dataout.DATAA
datain[24] => LessThan0.IN8
datain[24] => dataout.DATAA
datain[24] => LessThan1.IN8
datain[24] => dataout.DATAA
datain[24] => dataout.DATAA
datain[25] => LessThan0.IN7
datain[25] => dataout.DATAA
datain[25] => LessThan1.IN7
datain[25] => dataout.DATAA
datain[25] => dataout.DATAA
datain[26] => LessThan0.IN6
datain[26] => dataout.DATAA
datain[26] => LessThan1.IN6
datain[26] => dataout.DATAA
datain[26] => dataout.DATAA
datain[27] => LessThan0.IN5
datain[27] => dataout.DATAA
datain[27] => LessThan1.IN5
datain[27] => dataout.DATAA
datain[27] => dataout.DATAA
datain[28] => LessThan0.IN4
datain[28] => dataout.DATAA
datain[28] => LessThan1.IN4
datain[28] => dataout.DATAA
datain[28] => dataout.DATAA
datain[29] => LessThan0.IN3
datain[29] => dataout.DATAA
datain[29] => LessThan1.IN3
datain[29] => dataout.DATAA
datain[29] => dataout.DATAA
datain[30] => LessThan0.IN2
datain[30] => dataout.DATAA
datain[30] => LessThan1.IN2
datain[30] => dataout.DATAA
datain[30] => dataout.DATAA
datain[31] => LessThan0.IN1
datain[31] => dataout.DATAA
datain[31] => LessThan1.IN1
datain[31] => dataout.DATAA
datain[31] => dataout.DATAA
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
datain[31] => dataout.OUTPUTSELECT
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|PI_ver_db:inst7
clk => preError[0].CLK
clk => preError[1].CLK
clk => preError[2].CLK
clk => preError[3].CLK
clk => preError[4].CLK
clk => preError[5].CLK
clk => preError[6].CLK
clk => preError[7].CLK
clk => preError[8].CLK
clk => preError[9].CLK
clk => preError[10].CLK
clk => preError[11].CLK
clk => preError[12].CLK
clk => preError[13].CLK
clk => preError[14].CLK
clk => preError[15].CLK
clk => preError[16].CLK
clk => preError[17].CLK
clk => preError[18].CLK
clk => preError[19].CLK
clk => preError[20].CLK
clk => preError[21].CLK
clk => preError[22].CLK
clk => preError[23].CLK
clk => preError[24].CLK
clk => preError[25].CLK
clk => preError[26].CLK
clk => preError[27].CLK
clk => preError[28].CLK
clk => preError[29].CLK
clk => preError[30].CLK
clk => preError[31].CLK
clk => Error[0].CLK
clk => Error[1].CLK
clk => Error[2].CLK
clk => Error[3].CLK
clk => Error[4].CLK
clk => Error[5].CLK
clk => Error[6].CLK
clk => Error[7].CLK
clk => Error[8].CLK
clk => Error[9].CLK
clk => Error[10].CLK
clk => Error[11].CLK
clk => Error[12].CLK
clk => Error[13].CLK
clk => Error[14].CLK
clk => Error[15].CLK
clk => Error[16].CLK
clk => Error[17].CLK
clk => Error[18].CLK
clk => Error[19].CLK
clk => Error[20].CLK
clk => Error[21].CLK
clk => Error[22].CLK
clk => Error[23].CLK
clk => Error[24].CLK
clk => Error[25].CLK
clk => Error[26].CLK
clk => Error[27].CLK
clk => Error[28].CLK
clk => Error[29].CLK
clk => Error[30].CLK
clk => Error[31].CLK
clk => set_buffer[0].CLK
clk => set_buffer[1].CLK
clk => set_buffer[2].CLK
clk => set_buffer[3].CLK
clk => set_buffer[4].CLK
clk => set_buffer[5].CLK
clk => set_buffer[6].CLK
clk => set_buffer[7].CLK
clk => set_buffer[8].CLK
clk => set_buffer[9].CLK
clk => set_buffer[10].CLK
clk => set_buffer[11].CLK
clk => set_buffer[12].CLK
clk => set_buffer[13].CLK
clk => set_buffer[14].CLK
clk => set_buffer[15].CLK
clk => set_buffer[16].CLK
clk => set_buffer[17].CLK
clk => set_buffer[18].CLK
clk => set_buffer[19].CLK
clk => set_buffer[20].CLK
clk => set_buffer[21].CLK
clk => set_buffer[22].CLK
clk => set_buffer[23].CLK
clk => set_buffer[24].CLK
rst_n => preError[0].ACLR
rst_n => preError[1].ACLR
rst_n => preError[2].ACLR
rst_n => preError[3].ACLR
rst_n => preError[4].ACLR
rst_n => preError[5].ACLR
rst_n => preError[6].ACLR
rst_n => preError[7].ACLR
rst_n => preError[8].ACLR
rst_n => preError[9].ACLR
rst_n => preError[10].ACLR
rst_n => preError[11].ACLR
rst_n => preError[12].ACLR
rst_n => preError[13].ACLR
rst_n => preError[14].ACLR
rst_n => preError[15].ACLR
rst_n => preError[16].ACLR
rst_n => preError[17].ACLR
rst_n => preError[18].ACLR
rst_n => preError[19].ACLR
rst_n => preError[20].ACLR
rst_n => preError[21].ACLR
rst_n => preError[22].ACLR
rst_n => preError[23].ACLR
rst_n => preError[24].ACLR
rst_n => preError[25].ACLR
rst_n => preError[26].ACLR
rst_n => preError[27].ACLR
rst_n => preError[28].ACLR
rst_n => preError[29].ACLR
rst_n => preError[30].ACLR
rst_n => preError[31].ACLR
rst_n => Error[0].ACLR
rst_n => Error[1].ACLR
rst_n => Error[2].ACLR
rst_n => Error[3].ACLR
rst_n => Error[4].ACLR
rst_n => Error[5].ACLR
rst_n => Error[6].ACLR
rst_n => Error[7].ACLR
rst_n => Error[8].ACLR
rst_n => Error[9].ACLR
rst_n => Error[10].ACLR
rst_n => Error[11].ACLR
rst_n => Error[12].ACLR
rst_n => Error[13].ACLR
rst_n => Error[14].ACLR
rst_n => Error[15].ACLR
rst_n => Error[16].ACLR
rst_n => Error[17].ACLR
rst_n => Error[18].ACLR
rst_n => Error[19].ACLR
rst_n => Error[20].ACLR
rst_n => Error[21].ACLR
rst_n => Error[22].ACLR
rst_n => Error[23].ACLR
rst_n => Error[24].ACLR
rst_n => Error[25].ACLR
rst_n => Error[26].ACLR
rst_n => Error[27].ACLR
rst_n => Error[28].ACLR
rst_n => Error[29].ACLR
rst_n => Error[30].ACLR
rst_n => Error[31].ACLR
rst_n => set_buffer[0].ACLR
rst_n => set_buffer[1].ACLR
rst_n => set_buffer[2].ACLR
rst_n => set_buffer[3].ACLR
rst_n => set_buffer[4].ACLR
rst_n => set_buffer[5].ACLR
rst_n => set_buffer[6].ACLR
rst_n => set_buffer[7].ACLR
rst_n => set_buffer[8].ACLR
rst_n => set_buffer[9].ACLR
rst_n => set_buffer[10].ACLR
rst_n => set_buffer[11].ACLR
rst_n => set_buffer[12].ACLR
rst_n => set_buffer[13].ACLR
rst_n => set_buffer[14].ACLR
rst_n => set_buffer[15].ACLR
rst_n => set_buffer[16].ACLR
rst_n => set_buffer[17].ACLR
rst_n => set_buffer[18].ACLR
rst_n => set_buffer[19].ACLR
rst_n => set_buffer[20].ACLR
rst_n => set_buffer[21].ACLR
rst_n => set_buffer[22].ACLR
rst_n => set_buffer[23].ACLR
rst_n => set_buffer[24].ACLR
enable => preError[0].ENA
enable => set_buffer[24].ENA
enable => set_buffer[23].ENA
enable => set_buffer[22].ENA
enable => set_buffer[21].ENA
enable => set_buffer[20].ENA
enable => set_buffer[19].ENA
enable => set_buffer[18].ENA
enable => set_buffer[17].ENA
enable => set_buffer[16].ENA
enable => set_buffer[15].ENA
enable => set_buffer[14].ENA
enable => set_buffer[13].ENA
enable => set_buffer[12].ENA
enable => set_buffer[11].ENA
enable => set_buffer[10].ENA
enable => set_buffer[9].ENA
enable => set_buffer[8].ENA
enable => set_buffer[7].ENA
enable => set_buffer[6].ENA
enable => set_buffer[5].ENA
enable => set_buffer[4].ENA
enable => set_buffer[3].ENA
enable => set_buffer[2].ENA
enable => set_buffer[1].ENA
enable => Error[31].ENA
enable => Error[30].ENA
enable => Error[29].ENA
enable => Error[28].ENA
enable => Error[27].ENA
enable => Error[26].ENA
enable => Error[25].ENA
enable => Error[24].ENA
enable => Error[23].ENA
enable => Error[22].ENA
enable => Error[21].ENA
enable => Error[20].ENA
enable => Error[19].ENA
enable => Error[18].ENA
enable => Error[17].ENA
enable => Error[16].ENA
enable => Error[15].ENA
enable => Error[14].ENA
enable => Error[13].ENA
enable => Error[12].ENA
enable => Error[11].ENA
enable => Error[10].ENA
enable => Error[9].ENA
enable => Error[8].ENA
enable => Error[7].ENA
enable => Error[6].ENA
enable => Error[5].ENA
enable => Error[4].ENA
enable => Error[3].ENA
enable => Error[2].ENA
enable => Error[1].ENA
enable => Error[0].ENA
enable => preError[31].ENA
enable => preError[30].ENA
enable => preError[29].ENA
enable => preError[28].ENA
enable => preError[27].ENA
enable => preError[26].ENA
enable => preError[25].ENA
enable => preError[24].ENA
enable => preError[23].ENA
enable => preError[22].ENA
enable => preError[21].ENA
enable => preError[20].ENA
enable => preError[19].ENA
enable => preError[18].ENA
enable => preError[17].ENA
enable => preError[16].ENA
enable => preError[15].ENA
enable => preError[14].ENA
enable => preError[13].ENA
enable => preError[12].ENA
enable => preError[11].ENA
enable => preError[10].ENA
enable => preError[9].ENA
enable => preError[8].ENA
enable => preError[7].ENA
enable => preError[6].ENA
enable => preError[5].ENA
enable => preError[4].ENA
enable => preError[3].ENA
enable => preError[2].ENA
enable => preError[1].ENA
enable => set_buffer[0].ENA
set[0] => set_buffer.DATAB
set[0] => Equal0.IN31
set[1] => set_buffer.DATAB
set[1] => Equal0.IN30
set[2] => set_buffer.DATAB
set[2] => Equal0.IN29
set[3] => set_buffer.DATAB
set[3] => Equal0.IN28
set[4] => set_buffer.DATAB
set[4] => Equal0.IN27
set[5] => set_buffer.DATAB
set[5] => Equal0.IN26
set[6] => set_buffer.DATAB
set[6] => Equal0.IN25
set[7] => set_buffer.DATAB
set[7] => Equal0.IN24
set[8] => set_buffer.DATAB
set[8] => Equal0.IN23
set[9] => set_buffer.DATAB
set[9] => Equal0.IN22
set[10] => set_buffer.DATAB
set[10] => Equal0.IN21
set[11] => set_buffer.DATAB
set[11] => Equal0.IN20
set[12] => set_buffer.DATAB
set[12] => Equal0.IN19
set[13] => set_buffer.DATAB
set[13] => Equal0.IN18
set[14] => set_buffer.DATAB
set[14] => Equal0.IN17
set[15] => set_buffer.DATAB
set[15] => Equal0.IN16
set[16] => set_buffer.DATAB
set[16] => Equal0.IN15
set[17] => set_buffer.DATAB
set[17] => Equal0.IN14
set[18] => set_buffer.DATAB
set[18] => Equal0.IN13
set[19] => set_buffer.DATAB
set[19] => Equal0.IN12
set[20] => set_buffer.DATAB
set[20] => Equal0.IN11
set[21] => set_buffer.DATAB
set[21] => Equal0.IN10
set[22] => set_buffer.DATAB
set[22] => Equal0.IN9
set[23] => set_buffer.DATAB
set[23] => Equal0.IN8
set[24] => set_buffer.DATAB
set[24] => Equal0.IN7
set[25] => Equal0.IN6
set[26] => Equal0.IN5
set[27] => Equal0.IN4
set[28] => Equal0.IN3
set[29] => Equal0.IN2
set[30] => Equal0.IN1
set[31] => Equal0.IN0
feedback[0] => Add0.IN39
feedback[1] => Add0.IN38
feedback[2] => Add0.IN37
feedback[3] => Add0.IN36
feedback[4] => Add0.IN35
feedback[5] => Add0.IN34
feedback[6] => Add0.IN33
feedback[7] => Add0.IN32
feedback[8] => Add0.IN31
feedback[9] => Add0.IN30
feedback[10] => Add0.IN29
feedback[11] => Add0.IN28
feedback[12] => Add0.IN27
feedback[13] => Add0.IN26
feedback[14] => Add0.IN25
feedback[15] => Add0.IN24
feedback[16] => Add0.IN23
feedback[17] => Add0.IN22
feedback[18] => Add0.IN21
feedback[19] => Add0.IN20
feedback[20] => Add0.IN19
feedback[21] => Add0.IN18
feedback[22] => Add0.IN17
feedback[23] => Add0.IN16
feedback[24] => Add0.IN15
feedback[25] => Add0.IN14
feedback[26] => Add0.IN13
feedback[27] => Add0.IN12
feedback[28] => Add0.IN11
feedback[29] => Add0.IN10
feedback[30] => Add0.IN9
feedback[31] => Add0.IN8
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
B[0] => ~NO_FANOUT~
B[1] => ~NO_FANOUT~
B[2] => ~NO_FANOUT~
B[3] => ~NO_FANOUT~
B[4] => ~NO_FANOUT~
B[5] => ~NO_FANOUT~
B[6] => ~NO_FANOUT~
B[7] => ~NO_FANOUT~
B[8] => ~NO_FANOUT~
B[9] => ~NO_FANOUT~
B[10] => ~NO_FANOUT~
B[11] => ~NO_FANOUT~
B[12] => ~NO_FANOUT~
B[13] => ~NO_FANOUT~
B[14] => ~NO_FANOUT~
B[15] => ~NO_FANOUT~
B[16] => ~NO_FANOUT~
B[17] => ~NO_FANOUT~
B[18] => ~NO_FANOUT~
B[19] => ~NO_FANOUT~
B[20] => ~NO_FANOUT~
B[21] => ~NO_FANOUT~
B[22] => ~NO_FANOUT~
B[23] => ~NO_FANOUT~
B[24] => ~NO_FANOUT~
B[25] => ~NO_FANOUT~
B[26] => ~NO_FANOUT~
B[27] => ~NO_FANOUT~
B[28] => ~NO_FANOUT~
B[29] => ~NO_FANOUT~
B[30] => ~NO_FANOUT~
B[31] => ~NO_FANOUT~
infrain => always0.IN1
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|code_hold:inst11
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|code_hold:inst25
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SMALL_V14|motorcontrol_db:inst21|judgePorN:inst24
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
datain[0] => dataout.DATAA
datain[0] => Add0.IN64
datain[1] => dataout.DATAA
datain[1] => Add0.IN63
datain[2] => dataout.DATAA
datain[2] => Add0.IN62
datain[3] => dataout.DATAA
datain[3] => Add0.IN61
datain[4] => dataout.DATAA
datain[4] => Add0.IN60
datain[5] => dataout.DATAA
datain[5] => Add0.IN59
datain[6] => dataout.DATAA
datain[6] => Add0.IN58
datain[7] => dataout.DATAA
datain[7] => Add0.IN57
datain[8] => dataout.DATAA
datain[8] => Add0.IN56
datain[9] => dataout.DATAA
datain[9] => Add0.IN55
datain[10] => dataout.DATAA
datain[10] => Add0.IN54
datain[11] => dataout.DATAA
datain[11] => Add0.IN53
datain[12] => dataout.DATAA
datain[12] => Add0.IN52
datain[13] => dataout.DATAA
datain[13] => Add0.IN51
datain[14] => dataout.DATAA
datain[14] => Add0.IN50
datain[15] => dataout.DATAA
datain[15] => Add0.IN49
datain[16] => dataout.DATAA
datain[16] => Add0.IN48
datain[17] => dataout.DATAA
datain[17] => Add0.IN47
datain[18] => dataout.DATAA
datain[18] => Add0.IN46
datain[19] => dataout.DATAA
datain[19] => Add0.IN45
datain[20] => dataout.DATAA
datain[20] => Add0.IN44
datain[21] => dataout.DATAA
datain[21] => Add0.IN43
datain[22] => dataout.DATAA
datain[22] => Add0.IN42
datain[23] => dataout.DATAA
datain[23] => Add0.IN41
datain[24] => dataout.DATAA
datain[24] => Add0.IN40
datain[25] => dataout.DATAA
datain[25] => Add0.IN39
datain[26] => dataout.DATAA
datain[26] => Add0.IN38
datain[27] => dataout.DATAA
datain[27] => Add0.IN37
datain[28] => dataout.DATAA
datain[28] => Add0.IN36
datain[29] => dataout.DATAA
datain[29] => Add0.IN35
datain[30] => dataout.DATAA
datain[30] => Add0.IN34
datain[31] => dataout.DATAA
datain[31] => Add0.IN33
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT
dir => dataout.OUTPUTSELECT


|SMALL_V14|motorcontrol_db:inst21|code_hold:inst23
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => dataout[25]~reg0.CLK
clk => dataout[26]~reg0.CLK
clk => dataout[27]~reg0.CLK
clk => dataout[28]~reg0.CLK
clk => dataout[29]~reg0.CLK
clk => dataout[30]~reg0.CLK
clk => dataout[31]~reg0.CLK
rst_n => dataout[0]~reg0.ACLR
rst_n => dataout[1]~reg0.ACLR
rst_n => dataout[2]~reg0.ACLR
rst_n => dataout[3]~reg0.ACLR
rst_n => dataout[4]~reg0.ACLR
rst_n => dataout[5]~reg0.ACLR
rst_n => dataout[6]~reg0.ACLR
rst_n => dataout[7]~reg0.ACLR
rst_n => dataout[8]~reg0.ACLR
rst_n => dataout[9]~reg0.ACLR
rst_n => dataout[10]~reg0.ACLR
rst_n => dataout[11]~reg0.ACLR
rst_n => dataout[12]~reg0.ACLR
rst_n => dataout[13]~reg0.ACLR
rst_n => dataout[14]~reg0.ACLR
rst_n => dataout[15]~reg0.ACLR
rst_n => dataout[16]~reg0.ACLR
rst_n => dataout[17]~reg0.ACLR
rst_n => dataout[18]~reg0.ACLR
rst_n => dataout[19]~reg0.ACLR
rst_n => dataout[20]~reg0.ACLR
rst_n => dataout[21]~reg0.ACLR
rst_n => dataout[22]~reg0.ACLR
rst_n => dataout[23]~reg0.ACLR
rst_n => dataout[24]~reg0.ACLR
rst_n => dataout[25]~reg0.ACLR
rst_n => dataout[26]~reg0.ACLR
rst_n => dataout[27]~reg0.ACLR
rst_n => dataout[28]~reg0.ACLR
rst_n => dataout[29]~reg0.ACLR
rst_n => dataout[30]~reg0.ACLR
rst_n => dataout[31]~reg0.ACLR
hold => dataout[0]~reg0.ENA
hold => dataout[31]~reg0.ENA
hold => dataout[30]~reg0.ENA
hold => dataout[29]~reg0.ENA
hold => dataout[28]~reg0.ENA
hold => dataout[27]~reg0.ENA
hold => dataout[26]~reg0.ENA
hold => dataout[25]~reg0.ENA
hold => dataout[24]~reg0.ENA
hold => dataout[23]~reg0.ENA
hold => dataout[22]~reg0.ENA
hold => dataout[21]~reg0.ENA
hold => dataout[20]~reg0.ENA
hold => dataout[19]~reg0.ENA
hold => dataout[18]~reg0.ENA
hold => dataout[17]~reg0.ENA
hold => dataout[16]~reg0.ENA
hold => dataout[15]~reg0.ENA
hold => dataout[14]~reg0.ENA
hold => dataout[13]~reg0.ENA
hold => dataout[12]~reg0.ENA
hold => dataout[11]~reg0.ENA
hold => dataout[10]~reg0.ENA
hold => dataout[9]~reg0.ENA
hold => dataout[8]~reg0.ENA
hold => dataout[7]~reg0.ENA
hold => dataout[6]~reg0.ENA
hold => dataout[5]~reg0.ENA
hold => dataout[4]~reg0.ENA
hold => dataout[3]~reg0.ENA
hold => dataout[2]~reg0.ENA
hold => dataout[1]~reg0.ENA
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
datain[12] => dataout[12]~reg0.DATAIN
datain[13] => dataout[13]~reg0.DATAIN
datain[14] => dataout[14]~reg0.DATAIN
datain[15] => dataout[15]~reg0.DATAIN
datain[16] => dataout[16]~reg0.DATAIN
datain[17] => dataout[17]~reg0.DATAIN
datain[18] => dataout[18]~reg0.DATAIN
datain[19] => dataout[19]~reg0.DATAIN
datain[20] => dataout[20]~reg0.DATAIN
datain[21] => dataout[21]~reg0.DATAIN
datain[22] => dataout[22]~reg0.DATAIN
datain[23] => dataout[23]~reg0.DATAIN
datain[24] => dataout[24]~reg0.DATAIN
datain[25] => dataout[25]~reg0.DATAIN
datain[26] => dataout[26]~reg0.DATAIN
datain[27] => dataout[27]~reg0.DATAIN
datain[28] => dataout[28]~reg0.DATAIN
datain[29] => dataout[29]~reg0.DATAIN
datain[30] => dataout[30]~reg0.DATAIN
datain[31] => dataout[31]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


