TimeQuest Timing Analyzer report for ram_propogation_test
Sat Sep 14 14:48:42 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 Patches 0.19 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 0C Model Metastability Report
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Fast 1200mV 0C Model Metastability Report
 45. Multicorner Timing Analysis Summary
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Board Trace Model Assignments
 49. Input Transition Times
 50. Signal Integrity Metrics (Slow 1200mv 0c Model)
 51. Signal Integrity Metrics (Slow 1200mv 85c Model)
 52. Signal Integrity Metrics (Fast 1200mv 0c Model)
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 Patches 0.19 SJ Web Edition ;
; Revision Name      ; ram_propogation_test                                            ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE10E22C8                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; SDC File List                                                ;
+--------------------------+--------+--------------------------+
; SDC File Path            ; Status ; Read at                  ;
+--------------------------+--------+--------------------------+
; ram_propogation_test.sdc ; OK     ; Sat Sep 14 14:48:40 2019 ;
+--------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; clk_50m                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_50m }                                         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_50m ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                              ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                           ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; 263.23 MHz ; 238.04 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.201 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.411 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk_50m                                         ; 9.891 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.201 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.719      ;
; 1.292 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.628      ;
; 1.319 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.601      ;
; 1.347 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.573      ;
; 1.350 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.570      ;
; 1.377 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.543      ;
; 1.398 ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg ; led~reg0                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.437 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.483      ;
; 1.438 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.482      ;
; 1.465 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.455      ;
; 1.465 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.455      ;
; 1.492 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.428      ;
; 1.493 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.427      ;
; 1.496 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.424      ;
; 1.523 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.397      ;
; 1.526 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.394      ;
; 1.583 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.337      ;
; 1.584 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.336      ;
; 1.590 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.330      ;
; 1.607 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.313      ;
; 1.611 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.309      ;
; 1.611 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.309      ;
; 1.638 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.282      ;
; 1.638 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.282      ;
; 1.639 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.281      ;
; 1.642 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.278      ;
; 1.668 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.252      ;
; 1.669 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.251      ;
; 1.672 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.248      ;
; 1.729 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.191      ;
; 1.730 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.190      ;
; 1.736 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.184      ;
; 1.736 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.184      ;
; 1.753 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.167      ;
; 1.753 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.167      ;
; 1.757 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.163      ;
; 1.757 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.163      ;
; 1.784 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.136      ;
; 1.784 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.136      ;
; 1.785 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.135      ;
; 1.785 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.135      ;
; 1.788 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.132      ;
; 1.814 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.106      ;
; 1.814 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.106      ;
; 1.815 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.105      ;
; 1.818 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.102      ;
; 1.875 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.045      ;
; 1.875 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.045      ;
; 1.876 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.044      ;
; 1.882 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.038      ;
; 1.882 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.038      ;
; 1.899 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.021      ;
; 1.899 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.021      ;
; 1.902 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.018      ;
; 1.903 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.017      ;
; 1.903 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.017      ;
; 1.930 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.990      ;
; 1.930 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.990      ;
; 1.931 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.989      ;
; 1.931 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.989      ;
; 1.934 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.986      ;
; 1.958 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.962      ;
; 1.960 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.960      ;
; 1.960 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.960      ;
; 1.961 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.959      ;
; 1.961 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.959      ;
; 1.964 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.956      ;
; 2.021 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.899      ;
; 2.021 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.899      ;
; 2.021 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.899      ;
; 2.022 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.898      ;
; 2.028 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.892      ;
; 2.028 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.892      ;
; 2.045 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.875      ;
; 2.045 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.875      ;
; 2.048 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.872      ;
; 2.049 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.871      ;
; 2.049 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.871      ;
; 2.049 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.871      ;
; 2.076 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.844      ;
; 2.076 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.844      ;
; 2.077 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.843      ;
; 2.077 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.843      ;
; 2.080 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.840      ;
; 2.104 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.816      ;
; 2.105 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.815      ;
; 2.106 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.814      ;
; 2.106 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.814      ;
; 2.107 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.813      ;
; 2.107 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.813      ;
; 2.110 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.810      ;
; 2.134 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.786      ;
; 2.167 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.753      ;
; 2.167 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.753      ;
; 2.167 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.753      ;
; 2.168 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.752      ;
; 2.174 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.746      ;
; 2.174 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.746      ;
; 2.191 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.729      ;
; 2.191 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.729      ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.411 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.139      ;
; 0.557 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.291      ;
; 0.661 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.389      ;
; 0.720 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.448      ;
; 0.729 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.457      ;
; 0.731 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.459      ;
; 0.735 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.463      ;
; 0.736 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.741 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.751 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.479      ;
; 0.760 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.764 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.493      ;
; 0.766 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.779 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.791 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.519      ;
; 0.823 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.551      ;
; 0.968 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.696      ;
; 1.090 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.383      ;
; 1.091 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.093 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.093 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.097 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.099 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.102 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.395      ;
; 1.106 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.108 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.111 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.404      ;
; 1.111 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.404      ;
; 1.115 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.123 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.125 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.132 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.134 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.221 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.221 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.514      ;
; 1.222 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.223 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.224 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.517      ;
; 1.224 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.517      ;
; 1.230 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.233 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.526      ;
; 1.233 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.526      ;
; 1.237 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.239 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.242 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.535      ;
; 1.242 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.535      ;
; 1.246 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led~reg0                                                                                                    ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                              ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ;
; 2.218 ; 2.438        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ;
; 2.231 ; 2.466        ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 2.231 ; 2.466        ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ;
; 2.232 ; 2.467        ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led~reg0                                                                                                    ;
; 2.233 ; 2.468        ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 2.278 ; 2.513        ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 2.279 ; 2.514        ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led~reg0                                                                                                    ;
; 2.281 ; 2.516        ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 2.281 ; 2.516        ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                              ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ;
; 2.371 ; 2.559        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ;
; 2.372 ; 2.560        ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ;
; 2.467 ; 2.467        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 2.467 ; 2.467        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[10]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[11]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[12]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[13]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[14]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[15]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[16]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[17]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[18]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[19]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[20]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[21]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[22]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[23]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[24]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[25]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[26]|clk                                                              ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[3]|clk                                                               ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[4]|clk                                                               ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[5]|clk                                                               ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[6]|clk                                                               ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[7]|clk                                                               ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[8]|clk                                                               ;
; 2.487 ; 2.487        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[9]|clk                                                               ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram|altsyncram_component|auto_generated|ram_block1a26|clk0                                                  ;
; 2.511 ; 2.511        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 2.511 ; 2.511        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[10]|clk                                                              ;
; 2.511 ; 2.511        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[11]|clk                                                              ;
; 2.511 ; 2.511        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[12]|clk                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~input|o                                           ;
; 9.901  ; 9.901        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.901  ; 9.901        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~input|i                                           ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~input|o                                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50m ; Rise       ; clk_50m                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; led       ; clk_50m    ; 11.787 ; 11.524 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; led       ; clk_50m    ; 11.212 ; 10.955 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                               ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                           ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; 298.51 MHz ; 238.04 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.650 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.383 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk_50m                                         ; 9.902 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.650 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.281      ;
; 1.725 ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg ; led~reg0                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.733 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.198      ;
; 1.733 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.198      ;
; 1.776 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.155      ;
; 1.779 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.152      ;
; 1.815 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.116      ;
; 1.858 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.073      ;
; 1.859 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.072      ;
; 1.859 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.072      ;
; 1.859 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.072      ;
; 1.901 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.030      ;
; 1.902 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.029      ;
; 1.905 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.026      ;
; 1.941 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.990      ;
; 1.944 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.987      ;
; 1.980 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.951      ;
; 1.984 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.947      ;
; 1.985 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.946      ;
; 1.985 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.946      ;
; 1.985 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.946      ;
; 1.991 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.940      ;
; 2.027 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.904      ;
; 2.027 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.904      ;
; 2.028 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.903      ;
; 2.031 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.900      ;
; 2.066 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.865      ;
; 2.067 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.864      ;
; 2.070 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.861      ;
; 2.106 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.825      ;
; 2.106 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.825      ;
; 2.110 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.821      ;
; 2.111 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.820      ;
; 2.111 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.820      ;
; 2.111 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.820      ;
; 2.117 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.814      ;
; 2.117 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.814      ;
; 2.153 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.778      ;
; 2.153 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.778      ;
; 2.153 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.778      ;
; 2.154 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.777      ;
; 2.157 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.774      ;
; 2.192 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.739      ;
; 2.192 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.739      ;
; 2.193 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.738      ;
; 2.196 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.735      ;
; 2.232 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.699      ;
; 2.232 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.699      ;
; 2.236 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.695      ;
; 2.236 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.695      ;
; 2.237 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.694      ;
; 2.237 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.694      ;
; 2.237 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.694      ;
; 2.237 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.694      ;
; 2.243 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.688      ;
; 2.243 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.688      ;
; 2.279 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.652      ;
; 2.279 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.652      ;
; 2.279 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.652      ;
; 2.280 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.651      ;
; 2.283 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.648      ;
; 2.303 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.628      ;
; 2.318 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.613      ;
; 2.318 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.613      ;
; 2.318 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.613      ;
; 2.319 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.612      ;
; 2.322 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.609      ;
; 2.358 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.573      ;
; 2.358 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.573      ;
; 2.362 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.569      ;
; 2.362 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.569      ;
; 2.362 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.569      ;
; 2.363 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.568      ;
; 2.363 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.568      ;
; 2.363 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.568      ;
; 2.363 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.568      ;
; 2.363 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.568      ;
; 2.369 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.562      ;
; 2.369 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.562      ;
; 2.405 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.526      ;
; 2.405 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.526      ;
; 2.405 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.526      ;
; 2.406 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.525      ;
; 2.409 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.522      ;
; 2.427 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.502      ;
; 2.429 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.502      ;
; 2.444 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.487      ;
; 2.444 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.487      ;
; 2.444 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.487      ;
; 2.445 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.486      ;
; 2.448 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.483      ;
; 2.468 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.463      ;
; 2.484 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.447      ;
; 2.484 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.447      ;
; 2.488 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.443      ;
; 2.488 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.443      ;
; 2.488 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.443      ;
; 2.489 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.442      ;
; 2.489 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.442      ;
; 2.489 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.442      ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.383 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.033      ;
; 0.524 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.178      ;
; 0.613 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.263      ;
; 0.661 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.311      ;
; 0.671 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.321      ;
; 0.676 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.326      ;
; 0.677 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.327      ;
; 0.684 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.690 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.340      ;
; 0.704 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.354      ;
; 0.705 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.727 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.377      ;
; 0.727 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.753 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.403      ;
; 0.886 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.536      ;
; 1.001 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.271      ;
; 1.005 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.008 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.276      ;
; 1.008 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.276      ;
; 1.009 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 1.009 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 1.010 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.011 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.016 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.286      ;
; 1.020 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.020 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.021 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.289      ;
; 1.022 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.024 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.025 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.031 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.040 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.044 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.099 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.367      ;
; 1.101 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.371      ;
; 1.103 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.371      ;
; 1.104 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.105 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.106 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.374      ;
; 1.106 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.374      ;
; 1.120 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
; 1.123 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.393      ;
; 1.126 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.129 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.399      ;
; 1.130 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.398      ;
; 1.130 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.398      ;
; 1.131 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.132 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led~reg0                                                                                                    ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ;
; 2.218 ; 2.434        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                              ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ;
; 2.226 ; 2.456        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 2.226 ; 2.456        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ;
; 2.228 ; 2.458        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led~reg0                                                                                                    ;
; 2.300 ; 2.530        ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led~reg0                                                                                                    ;
; 2.302 ; 2.532        ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 2.303 ; 2.533        ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 2.303 ; 2.533        ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                              ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ;
; 2.376 ; 2.560        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ;
; 2.378 ; 2.562        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ;
; 2.465 ; 2.465        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 2.465 ; 2.465        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[13]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[14]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[15]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[16]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[17]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[18]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[19]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[20]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[21]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[22]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[23]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[24]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[25]|clk                                                              ;
; 2.488 ; 2.488        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[26]|clk                                                              ;
; 2.489 ; 2.489        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram|altsyncram_component|auto_generated|ram_block1a26|clk0                                                  ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[10]|clk                                                              ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[11]|clk                                                              ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[12]|clk                                                              ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[3]|clk                                                               ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[4]|clk                                                               ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[5]|clk                                                               ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[6]|clk                                                               ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[7]|clk                                                               ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[8]|clk                                                               ;
; 2.490 ; 2.490        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[9]|clk                                                               ;
; 2.509 ; 2.509        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 2.509 ; 2.509        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[10]|clk                                                              ;
; 2.509 ; 2.509        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[11]|clk                                                              ;
; 2.509 ; 2.509        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[12]|clk                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; 9.902  ; 9.902        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.902  ; 9.902        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~input|o                                           ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~input|i                                           ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~input|o                                           ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50m ; Rise       ; clk_50m                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; led       ; clk_50m    ; 10.720 ; 10.265 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+--------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+-------+------------+-------------------------------------------------+
; led       ; clk_50m    ; 10.186 ; 9.744 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.300 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.135 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.235 ; 0.000         ;
; clk_50m                                         ; 9.448 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.300 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.651      ;
; 3.349 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.602      ;
; 3.364 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.587      ;
; 3.368 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.583      ;
; 3.372 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.579      ;
; 3.378 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.573      ;
; 3.417 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.534      ;
; 3.417 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.534      ;
; 3.432 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.519      ;
; 3.436 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.515      ;
; 3.436 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.515      ;
; 3.436 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.515      ;
; 3.440 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.511      ;
; 3.446 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.505      ;
; 3.446 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.505      ;
; 3.484 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.467      ;
; 3.485 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.466      ;
; 3.485 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.466      ;
; 3.500 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.451      ;
; 3.500 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.451      ;
; 3.504 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.447      ;
; 3.504 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.447      ;
; 3.504 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.447      ;
; 3.504 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.447      ;
; 3.508 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.443      ;
; 3.514 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.437      ;
; 3.514 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.437      ;
; 3.514 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.437      ;
; 3.552 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.399      ;
; 3.552 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.399      ;
; 3.553 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.398      ;
; 3.553 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.398      ;
; 3.568 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.383      ;
; 3.568 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.383      ;
; 3.568 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.383      ;
; 3.572 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.379      ;
; 3.572 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.379      ;
; 3.572 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.379      ;
; 3.572 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.379      ;
; 3.572 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.379      ;
; 3.576 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.375      ;
; 3.582 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.369      ;
; 3.582 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.369      ;
; 3.582 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.369      ;
; 3.582 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.369      ;
; 3.620 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.331      ;
; 3.620 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.331      ;
; 3.621 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.330      ;
; 3.621 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.330      ;
; 3.621 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.330      ;
; 3.636 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.315      ;
; 3.636 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.315      ;
; 3.636 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.315      ;
; 3.636 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.315      ;
; 3.640 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.311      ;
; 3.640 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.311      ;
; 3.640 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.311      ;
; 3.640 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.311      ;
; 3.640 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.311      ;
; 3.644 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.307      ;
; 3.650 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.301      ;
; 3.650 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.301      ;
; 3.650 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.301      ;
; 3.650 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.301      ;
; 3.650 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.301      ;
; 3.652 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.299      ;
; 3.676 ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg ; led~reg0                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.232      ;
; 3.688 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.263      ;
; 3.688 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.263      ;
; 3.688 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.263      ;
; 3.689 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.262      ;
; 3.689 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.262      ;
; 3.689 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.262      ;
; 3.704 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.247      ;
; 3.704 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.247      ;
; 3.704 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.247      ;
; 3.704 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.247      ;
; 3.708 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.243      ;
; 3.708 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.243      ;
; 3.708 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.243      ;
; 3.708 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.243      ;
; 3.708 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.243      ;
; 3.712 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.239      ;
; 3.716 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.235      ;
; 3.718 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.233      ;
; 3.718 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.233      ;
; 3.718 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.233      ;
; 3.718 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.233      ;
; 3.718 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.233      ;
; 3.718 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.233      ;
; 3.720 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.231      ;
; 3.720 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.231      ;
; 3.756 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.195      ;
; 3.756 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.195      ;
; 3.756 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.195      ;
; 3.757 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.194      ;
; 3.757 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.194      ;
; 3.757 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.194      ;
; 3.769 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.182      ;
; 3.772 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                        ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.179      ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.135 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.459      ;
; 0.201 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.526      ;
; 0.259 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.583      ;
; 0.277 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.601      ;
; 0.283 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.607      ;
; 0.287 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.611      ;
; 0.288 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.612      ;
; 0.292 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.617      ;
; 0.294 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.300 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.624      ;
; 0.303 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.632      ;
; 0.313 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.320 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.644      ;
; 0.433 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.757      ;
; 0.442 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.450 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.452 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.462 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.505 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.508 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.515 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12] ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]  ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ;
; 2.236 ; 2.466        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led~reg0                                                                                                    ;
; 2.237 ; 2.467        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                              ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ;
; 2.298 ; 2.482        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[0]                                              ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[10]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[11]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[12]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[13]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[14]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[15]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[16]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[17]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[18]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[19]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[1]                                              ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[20]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[21]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[22]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[23]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[24]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[25]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[26]                                             ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[2]                                              ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[3]                                              ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[4]                                              ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[5]                                              ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[6]                                              ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[7]                                              ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[8]                                              ;
; 2.299 ; 2.515        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter:counter|cntr_nfi:auto_generated|counter_reg_bit[9]                                              ;
; 2.300 ; 2.530        ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led~reg0                                                                                                    ;
; 2.302 ; 2.532        ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 2.302 ; 2.532        ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 2.302 ; 2.532        ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_ram:ram|altsyncram:altsyncram_component|altsyncram_otp3:auto_generated|ram_block1a26~porta_we_reg       ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[10]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[11]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[12]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[13]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[14]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[15]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[16]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[17]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[18]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[19]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[20]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[21]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[22]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[23]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[24]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[25]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[26]|clk                                                              ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[3]|clk                                                               ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[4]|clk                                                               ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[5]|clk                                                               ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[6]|clk                                                               ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[7]|clk                                                               ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[8]|clk                                                               ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[9]|clk                                                               ;
; 2.478 ; 2.478        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram|altsyncram_component|auto_generated|ram_block1a26|clk0                                                  ;
; 2.499 ; 2.499        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 2.499 ; 2.499        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 2.501 ; 2.501        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 2.501 ; 2.501        ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 2.521 ; 2.521        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 2.521 ; 2.521        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[10]|clk                                                              ;
; 2.521 ; 2.521        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[11]|clk                                                              ;
; 2.521 ; 2.521        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[12]|clk                                                              ;
; 2.521 ; 2.521        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[13]|clk                                                              ;
; 2.521 ; 2.521        ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter|auto_generated|counter_reg_bit[14]|clk                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~input|o                                           ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.457  ; 9.457        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.457  ; 9.457        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~input|i                                           ;
; 10.542 ; 10.542       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.542 ; 10.542       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~input|o                                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50m ; Rise       ; clk_50m                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; led       ; clk_50m    ; 5.530 ; 5.625 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; led       ; clk_50m    ; 5.261 ; 5.350 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 1.201 ; 0.135 ; N/A      ; N/A     ; 0.799               ;
;  clk_50m                                         ; N/A   ; N/A   ; N/A      ; N/A     ; 9.448               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 1.201 ; 0.135 ; N/A      ; N/A     ; 0.799               ;
; Design-wide TNS                                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50m                                         ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; led       ; clk_50m    ; 11.787 ; 11.524 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; led       ; clk_50m    ; 5.261 ; 5.350 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi0_sck       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi0_ss        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi0_mosi      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; btn            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; spi0_miso      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_data[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_50m        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; spi0_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; spi0_ss        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; spi0_mosi      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ras      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_we       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; spi0_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; spi0_ss        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; spi0_mosi      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_data[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; spi0_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; spi0_ss        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; spi0_mosi      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_data[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 391      ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 391      ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 Patches 0.19 SJ Web Edition
    Info: Processing started: Sat Sep 14 14:48:40 2019
Info: Command: quartus_sta ram_propogation_test -c ram_propogation_test
Info: qsta_default_script.tcl version: #3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'ram_propogation_test.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.201               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.411               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 clk_50m 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.650               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.902               0.000 clk_50m 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.300               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.235               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.448               0.000 clk_50m 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 747 megabytes
    Info: Processing ended: Sat Sep 14 14:48:42 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


