

================================================================
== Vitis HLS Report for 'keccak_absorb_Pipeline_VITIS_LOOP_400_2'
================================================================
* Date:           Fri Mar 10 17:22:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.375 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  0.100 us|  0.100 us|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_400_2  |        0|        0|         2|          1|          1|     0|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln400_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln400"   --->   Operation 7 'read' 'zext_ln400_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln31_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31"   --->   Operation 8 'read' 'select_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%select_ln31_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31_1"   --->   Operation 9 'read' 'select_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.32>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i1 %xor_ln400, void %for.inc.split, i1 0, void %newFuncRoot" [dilithium2/fips202.c:400]   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_89_cast = zext i1 %i" [dilithium2/fips202.c:400]   --->   Operation 14 'zext' 'i_89_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.80ns)   --->   "%xor_ln400 = xor i1 %i, i1 1" [dilithium2/fips202.c:400]   --->   Operation 17 'xor' 'xor_ln400' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln400 = br i1 %i, void %for.end.loopexit.exitStub, void %for.inc.split" [dilithium2/fips202.c:400]   --->   Operation 18 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.34ns)   --->   "%add_ln401 = add i3 %i_89_cast, i3 %zext_ln400_read" [dilithium2/fips202.c:401]   --->   Operation 19 'add' 'add_ln401' <Predicate = (i)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i3 %add_ln401" [dilithium2/fips202.c:401]   --->   Operation 20 'zext' 'zext_ln401' <Predicate = (i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln401" [dilithium2/fips202.c:401]   --->   Operation 21 'getelementptr' 's_addr' <Predicate = (i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 22 'load' 'reuse_addr_reg_load' <Predicate = (i)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:401]   --->   Operation 23 'load' 's_load' <Predicate = (i)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 24 [1/1] (2.34ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln401" [dilithium2/fips202.c:401]   --->   Operation 24 'icmp' 'addr_cmp' <Predicate = (i)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.32ns)   --->   "%store_ln401 = store i64 %zext_ln401, i64 %reuse_addr_reg" [dilithium2/fips202.c:401]   --->   Operation 25 'store' 'store_ln401' <Predicate = (i)> <Delay = 1.32>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (!i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.37>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [dilithium2/fips202.c:386]   --->   Operation 26 'specloopname' 'specloopname_ln386' <Predicate = (i)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln401)   --->   "%r_13_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln31_1_read, i8 %select_ln31_read, i8 %select_ln31_1_read, i8 %select_ln31_read, i8 %select_ln31_1_read, i8 %select_ln31_read, i8 %select_ln31_1_read, i8 %select_ln31_read" [dilithium2/fips202.c:31]   --->   Operation 27 'bitconcatenate' 'r_13_7' <Predicate = (i)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 28 'load' 'reuse_reg_load' <Predicate = (i & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:401]   --->   Operation 29 'load' 's_load' <Predicate = (i)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln401)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %s_load" [dilithium2/fips202.c:401]   --->   Operation 30 'select' 'reuse_select' <Predicate = (i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.83ns) (out node of the LUT)   --->   "%xor_ln401 = xor i64 %reuse_select, i64 %r_13_7" [dilithium2/fips202.c:401]   --->   Operation 31 'xor' 'xor_ln401' <Predicate = (i)> <Delay = 0.83> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (2.77ns)   --->   "%store_ln401 = store i64 %xor_ln401, i5 %s_addr" [dilithium2/fips202.c:401]   --->   Operation 32 'store' 'store_ln401' <Predicate = (i)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 33 [1/1] (1.32ns)   --->   "%store_ln401 = store i64 %xor_ln401, i64 %reuse_reg" [dilithium2/fips202.c:401]   --->   Operation 33 'store' 'store_ln401' <Predicate = (i)> <Delay = 1.32>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln400 = br void %for.inc" [dilithium2/fips202.c:400]   --->   Operation 34 'br' 'br_ln400' <Predicate = (i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln31_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln400]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 0110]
reuse_reg           (alloca           ) [ 0111]
zext_ln400_read     (read             ) [ 0110]
select_ln31_read    (read             ) [ 0111]
select_ln31_1_read  (read             ) [ 0111]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0111]
i                   (phi              ) [ 0111]
i_89_cast           (zext             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
empty               (speclooptripcount) [ 0000]
xor_ln400           (xor              ) [ 0111]
br_ln400            (br               ) [ 0000]
add_ln401           (add              ) [ 0000]
zext_ln401          (zext             ) [ 0000]
s_addr              (getelementptr    ) [ 0101]
reuse_addr_reg_load (load             ) [ 0000]
addr_cmp            (icmp             ) [ 0101]
store_ln401         (store            ) [ 0000]
specloopname_ln386  (specloopname     ) [ 0000]
r_13_7              (bitconcatenate   ) [ 0000]
reuse_reg_load      (load             ) [ 0000]
s_load              (load             ) [ 0000]
reuse_select        (select           ) [ 0000]
xor_ln401           (xor              ) [ 0000]
store_ln401         (store            ) [ 0000]
store_ln401         (store            ) [ 0000]
br_ln400            (br               ) [ 0111]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln31_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln400">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln400"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="reuse_addr_reg_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="reuse_reg_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="zext_ln400_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="3" slack="0"/>
<pin id="48" dir="0" index="1" bw="3" slack="0"/>
<pin id="49" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln400_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="select_ln31_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="select_ln31_1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="s_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="1"/>
<pin id="73" dir="0" index="1" bw="64" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="0"/>
<pin id="76" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="77" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="78" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="79" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_load/2 store_ln401/3 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="1" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_89_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_89_cast/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="xor_ln400_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln400/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln401_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="3" slack="1"/>
<pin id="116" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln401_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="reuse_addr_reg_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="1"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="addr_cmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln401_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="1"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln401/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="r_13_7_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="2"/>
<pin id="140" dir="0" index="2" bw="8" slack="2"/>
<pin id="141" dir="0" index="3" bw="8" slack="2"/>
<pin id="142" dir="0" index="4" bw="8" slack="2"/>
<pin id="143" dir="0" index="5" bw="8" slack="2"/>
<pin id="144" dir="0" index="6" bw="8" slack="2"/>
<pin id="145" dir="0" index="7" bw="8" slack="2"/>
<pin id="146" dir="0" index="8" bw="8" slack="2"/>
<pin id="147" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_13_7/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="reuse_reg_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="2"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="reuse_select_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="xor_ln401_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln401/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln401_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="2"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln401/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="reuse_addr_reg_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="178" class="1005" name="reuse_reg_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="185" class="1005" name="zext_ln400_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="1"/>
<pin id="187" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln400_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="select_ln31_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="2"/>
<pin id="192" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="select_ln31_1_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2"/>
<pin id="200" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_1_read "/>
</bind>
</comp>

<comp id="206" class="1005" name="xor_ln400_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="xor_ln400 "/>
</bind>
</comp>

<comp id="211" class="1005" name="s_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="217" class="1005" name="addr_cmp_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="80"><net_src comp="64" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="85" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="85" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="103" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="113" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="118" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="118" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="71" pin="7"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="137" pin="9"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="38" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="181"><net_src comp="42" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="188"><net_src comp="46" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="193"><net_src comp="52" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="137" pin=4"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="137" pin=6"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="137" pin=8"/></net>

<net id="201"><net_src comp="58" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="137" pin=3"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="137" pin=5"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="137" pin=7"/></net>

<net id="209"><net_src comp="107" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="214"><net_src comp="64" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="220"><net_src comp="126" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="152" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {3 }
 - Input state : 
	Port: keccak_absorb_Pipeline_VITIS_LOOP_400_2 : select_ln31_1 | {1 }
	Port: keccak_absorb_Pipeline_VITIS_LOOP_400_2 : select_ln31 | {1 }
	Port: keccak_absorb_Pipeline_VITIS_LOOP_400_2 : zext_ln400 | {1 }
	Port: keccak_absorb_Pipeline_VITIS_LOOP_400_2 : s | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		i_89_cast : 1
		xor_ln400 : 1
		br_ln400 : 1
		add_ln401 : 2
		zext_ln401 : 3
		s_addr : 4
		s_load : 5
		addr_cmp : 4
		store_ln401 : 4
	State 3
		reuse_select : 1
		xor_ln401 : 2
		store_ln401 : 2
		store_ln401 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln400_fu_107       |    0    |    2    |
|          |        xor_ln401_fu_159       |    0    |    64   |
|----------|-------------------------------|---------|---------|
|  select  |      reuse_select_fu_152      |    0    |    64   |
|----------|-------------------------------|---------|---------|
|   icmp   |        addr_cmp_fu_126        |    0    |    29   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln401_fu_113       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |   zext_ln400_read_read_fu_46  |    0    |    0    |
|   read   |  select_ln31_read_read_fu_52  |    0    |    0    |
|          | select_ln31_1_read_read_fu_58 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        i_89_cast_fu_103       |    0    |    0    |
|          |       zext_ln401_fu_118       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         r_13_7_fu_137         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   170   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     addr_cmp_reg_217     |    1   |
|         i_reg_81         |    1   |
|  reuse_addr_reg_reg_171  |   64   |
|     reuse_reg_reg_178    |   64   |
|      s_addr_reg_211      |    5   |
|select_ln31_1_read_reg_198|    8   |
| select_ln31_read_reg_190 |    8   |
|     xor_ln400_reg_206    |    1   |
|  zext_ln400_read_reg_185 |    3   |
+--------------------------+--------+
|           Total          |   155  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p2  |   2  |   0  |    0   ||    9    |
|     i_reg_81     |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    2   ||  2.648  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   170  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   155  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   155  |   188  |
+-----------+--------+--------+--------+
