# compile vhdl design source files
vhdl xil_defaultlib  "../../../Aula3.srcs/sources_1/new/ex3_1.vhd"
vhdl xil_defaultlib  "../../../Aula3.srcs/sim_1/new/sim_ex3_1.vhd"

# Do not sort compile order
nosort
