0 1 1 latch
1 2 2 circuits
2 3 3 620
3 4 4 and
4 5 5 630
5 6 18 with
6 7 14 the
7 8 15 gate
8 9 16 circuit
9 10 17 610
10 11 13 from
11 12 7 latch
12 13 8 the
13 14 9 decoded
14 15 10 output
15 16 11 signal
16 17 12 rg
17 18 22 therebetween
18 19 6 sequentially
19 20 19 a
20 21 20 phase
21 22 21 difference
22 23 23 . 1.23795665714
23
0 24 1 latch
24 25 2 circuits
25 26 3 620
26 27 4 and
27 28 5 630
28 29 14 the
29 30 15 gate
30 31 16 circuit
31 32 17 610
32 33 13 from
33 34 7 latch
34 35 8 the
35 36 9 decoded
36 37 10 output
37 38 11 signal
38 39 12 rg
39 40 22 therebetween
40 41 6 sequentially
41 42 19 a
42 43 20 phase
43 44 21 difference
44 45 18 with
45 46 23 . 0.521757608387
46
0 47 1 latch
47 48 2 circuits
48 49 3 620
49 50 4 and
50 51 5 630
51 52 14 the
52 53 18 with
53 54 15 gate
54 55 16 circuit
55 56 17 610
56 57 13 from
57 58 7 latch
58 59 8 the
59 60 9 decoded
60 61 10 output
61 62 11 signal
62 63 12 rg
63 64 22 therebetween
64 65 6 sequentially
65 66 19 a
66 67 20 phase
67 68 21 difference
68 69 23 . 7.82963038915
69
0 70 1 latch
70 71 2 circuits
71 72 3 620
72 73 4 and
73 74 5 630
74 75 14 the
75 76 15 gate
76 77 16 circuit
77 78 17 610
78 79 13 from
79 80 7 latch
80 81 8 the
81 82 9 decoded
82 83 10 output
83 84 11 signal
84 85 12 rg
85 86 6 sequentially
86 87 22 therebetween
87 88 19 a
88 89 20 phase
89 90 21 difference
90 91 18 with
91 92 23 . 6.03787091992
92
0 93 1 latch
93 94 2 circuits
94 95 3 620
95 96 4 and
96 97 5 630
97 98 6 sequentially
98 99 18 with
99 100 14 the
100 101 15 gate
101 102 16 circuit
102 103 17 610
103 104 13 from
104 105 7 latch
105 106 8 the
106 107 9 decoded
107 108 10 output
108 109 11 signal
109 110 12 rg
110 111 22 therebetween
111 112 19 a
112 113 20 phase
113 114 21 difference
114 115 23 . 6.73101810049
115
0 116 1 latch
116 117 2 circuits
117 118 3 620
118 119 4 and
119 120 5 630
120 121 14 the
121 122 15 gate
122 123 16 circuit
123 124 17 610
124 125 13 from
125 126 7 latch
126 127 8 the
127 128 9 decoded
128 129 10 output
129 130 11 signal
130 131 12 rg
131 132 22 therebetween
132 133 6 sequentially
133 134 19 a
134 135 20 phase
135 136 18 with
136 137 21 difference
137 138 23 . 7.13648320859
138
0 139 1 latch
139 140 2 circuits
140 141 3 620
141 142 4 and
142 143 5 630
143 144 14 the
144 145 15 gate
145 146 16 circuit
146 147 17 610
147 148 18 with
148 149 13 from
149 150 7 latch
150 151 8 the
151 152 9 decoded
152 153 10 output
153 154 11 signal
154 155 12 rg
155 156 22 therebetween
156 157 6 sequentially
157 158 19 a
158 159 20 phase
159 160 21 difference
160 161 23 . 2.19127571981
161
