Library ieee;
Use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Alarm_control is
	port ( 
		clk_50mhz : in std_logic;
		mode : in std_logic_vector(6 downto 0);
		set : in std_logic
			);
end Alarm_control;


architecture Behavioral of Alarm_control is 

	type state_type is (IDLE);
	signal state, next_state : state_type := IDLE;
	signal set_prev : std_logic := '1';
	signal mode_prev : std_logic_vector(6 downto 0);

begin 
	process(clk_50mhz)
		begin
			if rising_edge(clk_50mhz) then
				 state <= next_state;
				 set_prev <= set;
				 mode_prev <= mode;
			end if;
	end process;
	
	process(clk_50mhz)
	begin
		case state is
		
			when IDLE =>
				
				
		end case;
	end process;
	
end Behavioral;
