
d:/Projects/Mplab/BK.X/out/bkvsc/default.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000096  00804000  000064f6  0000458a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000044f6  00002000  00002000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000135d  00804096  00804096  00004620  2**0
                  ALLOC
  3 .noinit       00000001  008053f3  008053f3  00004620  2**0
                  ALLOC
  4 .comment      00000030  00000000  00000000  00004620  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00004650  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000218  00000000  00000000  00004690  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000121f2  00000000  00000000  000048a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004345  00000000  00000000  00016a9a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000033bf  00000000  00000000  0001addf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000864  00000000  00000000  0001e1a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00005c65  00000000  00000000  0001ea04  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00004683  00000000  00000000  00024669  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000940  00000000  00000000  00028cec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00002000 <__vectors>:
    2000:	0c 94 9f 12 	jmp	0x253e	; 0x253e <__ctors_end>
    2004:	0c 94 d0 17 	jmp	0x2fa0	; 0x2fa0 <__vector_1>
    2008:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    200c:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2010:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2014:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2018:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    201c:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2020:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2024:	0c 94 0d 18 	jmp	0x301a	; 0x301a <__vector_9>
    2028:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    202c:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2030:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2034:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2038:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    203c:	0c 94 84 13 	jmp	0x2708	; 0x2708 <__vector_15>
    2040:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2044:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2048:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    204c:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2050:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2054:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2058:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    205c:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2060:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2064:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2068:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    206c:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2070:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2074:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2078:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    207c:	0c 94 19 14 	jmp	0x2832	; 0x2832 <__vector_31>
    2080:	0c 94 15 13 	jmp	0x262a	; 0x262a <__vector_32>
    2084:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2088:	0c 94 48 13 	jmp	0x2690	; 0x2690 <__vector_34>
    208c:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2090:	0c 94 89 17 	jmp	0x2f12	; 0x2f12 <__vector_36>
    2094:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    2098:	0c 94 aa 13 	jmp	0x2754	; 0x2754 <__vector_38>
    209c:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20a0:	0c 94 dd 13 	jmp	0x27ba	; 0x27ba <__vector_40>
    20a4:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20a8:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20ac:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20b0:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20b4:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20b8:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20bc:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20c0:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20c4:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20c8:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20cc:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20d0:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20d4:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20d8:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20dc:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20e0:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20e4:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20e8:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20ec:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>
    20f0:	0c 94 db 12 	jmp	0x25b6	; 0x25b6 <__bad_interrupt>

000020f4 <_ZL8cmetaAll>:
    20f4:	46 04 01 0f 20 70 61 67 65 00 20 62 6c 6f 63 6b     F... page. block
    2104:	00 01 0f 20 72 65 69 73 00 20 62 6c 6f 63 6b 00     ... reis. block.
    2114:	01 53 93 0c 94 07 9c 00 ad d0 07 34 49 30 00 f2     .S.........4I0..
    2124:	6d 41 00 9d c8 b0 00 41 00 00 34 49 00 f2 6d 41     mA.....A..4I..mA
    2134:	00 34 55 6d 6e 00 f2 6d 56 00 34 49 30 61 00 f2     .4Umn..mV.4I0a..
    2144:	6d 41 00 34 50 68 61 73 65 00 bc 00 80 34 c3 bd     mA.4Phase....4..
    2154:	00 80 34 43 f2 47 72 61 64 00 93 07 94 02 b0 41     ..4C.Grad......A
    2164:	00 00 00 01 31 93 0c 94 07 9c 00 ad d0 07 f2 6d     ....1..........m
    2174:	56 00 b0 00 00 41 00 34 50 53 77 00 34 50 53 6e     V....A.4PSw.4PSn
    2184:	00 34 55 72 65 61 6c 00 34 49 6c 69 6d 69 74 00     .4Ureal.4Ilimit.
    2194:	f2 6d 41 00 02 34 c1 ca 00 08 02 7a 6f 6e 64 5f     .mA..4.....zond_
    21a4:	53 00 08 02 7a 6f 6e 64 5f 4d 00 08 02 7a 6f 6e     S...zond_M...zon
    21b4:	64 5f 4c 00 08 02 7a 6f 6e 64 5f 53 4d 4c 00 08     d_L...zond_SML..
    21c4:	03 61 70 70 65 6e 64 00 02 1a 61 63 63 65 6c 00     .append...accel.
    21d4:	f1 43 4c 41 31 00 22 58 00 22 59 00 22 5a 00 12     .CLA1."X."Y."Z..
    21e4:	54 00 01 46 85 20 52 65 73 65 74 43 6f 75 6e 74     T..F. ResetCount
    21f4:	00 10 52 65 73 65 74 46 75 6e 63 74 69 6f 6e 00     ..ResetFunction.
    2204:	10 52 65 73 65 74 52 65 67 69 73 74 65 72 00 32     .ResetRegister.2
    2214:	e2 ee f1 f1 f2 e0 ed ee e2 eb e5 ed fb e9 5f ea     .............._.
    2224:	e0 e4 f0 00 f1 57 54 00 01 28 b0 ff 00 00 00 86     .....WT..(......
    2234:	85 20 ce f8 e8 e1 ea e8 5f f3 f1 f2 f0 ee e9 f1     . ......_.......
    2244:	f2 e2 00 20 ce f8 e8 e1 ea e8 5f 4e 41 4e 44 00     ... ......_NAND.
    2254:	01 3e 08 06 c0 ed ee ec e0 eb fc ed fb e9 5f f1     .>............_.
    2264:	e1 f0 ee f1 00 32 e2 f0 e5 ec ff 5f 71 7a 45 72     .....2....._qzEr
    2274:	72 00 f1 57 54 00 85 08 07 ce f8 e8 e1 ea e8 5f     r..WT.........._
    2284:	e1 e8 f2 ee e2 e0 ff 5f ec e0 f1 ea e0 00 01 1b     ......._........
    2294:	85 10 e0 e2 f2 ee ec e0 f2 00 f1 41 55 00 32 e2     ...........AU.2.
    22a4:	f0 e5 ec ff 00 f1 57 54 00 01 12 20 62 61 64 5f     ......WT... bad_
    22b4:	62 6c 6f 63 6b 73 00 86 85 9f 28 01 a9 85 14 6d     blocks....(....m
    22c4:	61 6e 75 66 61 63 74 75 72 65 72 00 b0 ff 00 00     anufacturer.....
    22d4:	00 9f 0d 14 6d 6f 64 65 6c 00 b0 00 ff 00 00 9f     ....model.......
    22e4:	15 20 64 61 74 61 5f 62 79 74 65 73 5f 70 65 72     . data_bytes_per
    22f4:	5f 70 61 67 65 00 86 20 73 70 61 72 65 5f 62 79     _page.. spare_by
    2304:	74 65 73 5f 70 65 72 5f 70 61 67 65 00 86 10 70     tes_per_page...p
    2314:	61 67 65 73 5f 70 65 72 5f 62 6c 6f 63 6b 00 86     ages_per_block..
    2324:	20 62 6c 6f 63 6b 73 5f 70 65 72 5f 6c 75 6e 00      blocks_per_lun.
    2334:	86 10 6d 61 78 5f 62 61 64 5f 62 6c 6f 63 6b 73     ..max_bad_blocks
    2344:	5f 70 65 72 5f 6c 75 6e 00 86 10 67 75 61 72 65     _per_lun...guare
    2354:	6e 74 65 65 64 5f 76 61 6c 69 64 5f 62 6c 6f 63     nteed_valid_bloc
    2364:	6b 73 00 86 01 3e 85 20 f0 e5 e9 f1 00 20 f7 e8     ks...>. ..... ..
    2374:	f1 eb ee 5f e1 eb ee ea ee e2 00 20 e1 eb ee ea     ..._....... ....
    2384:	5f ef e0 ec ff f2 e8 5f ed e0 f7 e0 eb ee 00 20     _......_....... 
    2394:	e1 eb ee ea 5f ef e0 ec ff f2 e8 5f ea ee ed e5     ...._......_....
    23a4:	f6 00 01 16 85 08 0c ee ea ee ed f7 e5 ed fb e9     ................
    23b4:	5f f0 e5 e9 f1 00 9f 04 01 24 08 0c f2 e5 ea f3     _........$......
    23c4:	f9 e8 e9 5f f0 e5 e9 f1 00 08 09 f1 ee f1 f2 ee     ..._............
    23d4:	ff ed e8 e5 5f e8 5f ea e0 e4 f0 00 01 94 08 0b     ...._._.........
    23e4:	cc ee e4 e5 eb fc 5f 4e 41 4e 44 00 a3 00 00 08     ......_NAND.....
    23f4:	08 65 72 72 6f 72 73 00 a3 10 00 f5 72 77 65 6c     .errors.....rwel
    2404:	67 72 74 67 68 00 08 0e f1 ee f5 f0 e0 ed e5 ed     grtgh...........
    2414:	ed ee e5 5f f1 ee f1 f2 ee ff ed e8 e5 00 a3 20     ..._........... 
    2424:	00 f5 e8 f2 e2 ea e8 f2 e5 ed f2 fc e3 fc 00 08     ................
    2434:	0d c8 f1 f2 ee f0 e8 ff 5f f0 e5 e9 f1 ee e2 00     ........_.......
    2444:	a3 40 00 f5 f6 f3 ea f3 ea e5 f0 fc e0 00 08 0a     .@..............
    2454:	d1 e1 ee e9 ed fb e5 5f c1 eb ee ea e8 00 a3 80     ......._........
    2464:	00 f5 e2 e8 fc ea eb e8 e5 fc f9 f3 ea f9 f8 00     ................
    2474:	01 49 08 00 77 61 64 64 72 00 08 01 77 72 65 69     .I..waddr...wrei
    2484:	73 00 12 57 43 75 72 73 6f 72 53 74 61 74 75 73     s..WCursorStatus
    2494:	00 20 70 61 67 65 43 6e 74 00 08 0c 4c 61 73 74     . pageCnt...Last
    24a4:	52 65 69 73 00 20 43 75 72 72 52 65 69 73 53 74     Reis. CurrReisSt
    24b4:	61 72 74 42 6c 6f 63 6b 00 01 27 10 e0 e2 f2 ee     artBlock..'.....
    24c4:	ec e0 f2 00 f1 41 55 00 32 e2 f0 e5 ec ff 00 f1     .....AU.2.......
    24d4:	57 54 00 09 05 09 04 08 10 74 73 74 72 61 6d 00     WT.......tstram.
    24e4:	01 1a 32 e2 f0 e5 ec ff 00 f1 57 54 00 09 05 09     ..2.......WT....
    24f4:	04 08 10 74 73 74 72 61 6d 00 02 3c 42 4b 31 32     ...tstram..<BK12
    2504:	38 00 90 06 f0 32 39 2e 30 37 2e 32 30 32 35 20     8....29.07.2025 
    2514:	31 30 3a 34 34 3a 30 36 20 42 4b 31 32 38 00 91     10:44:06 BK128..
    2524:	06 a0 01 00 a2 fa 00 92 04 84 07 11 81 07 12 a1     ................
    2534:	00 02 82 07 0f 83                                   ......

0000253a <__ctors_start>:
    253a:	3f 14       	cp	r3, r15
    253c:	e0 2b       	or	r30, r16

0000253e <__ctors_end>:
    253e:	11 24       	eor	r1, r1
    2540:	1f be       	out	0x3f, r1	; 63
    2542:	cf ef       	ldi	r28, 0xFF	; 255
    2544:	cd bf       	out	0x3d, r28	; 61
    2546:	df e7       	ldi	r29, 0x7F	; 127
    2548:	de bf       	out	0x3e, r29	; 62

0000254a <_Z5init3v>:

using namespace bk128;

INLN void resetPORTs(void)
{
	PORT_t* p = &PORTA;
    254a:	e0 e0       	ldi	r30, 0x00	; 0
    254c:	f4 e0       	ldi	r31, 0x04	; 4
	for (uint8_t i = 0; i<6; i++)
	{
		p->PINCONFIG = PORT_ISC_INPUT_DISABLE_gc;
    254e:	94 e0       	ldi	r25, 0x04	; 4
		p->PINCTRLUPD = 0xFF;
    2550:	8f ef       	ldi	r24, 0xFF	; 255
INLN void resetPORTs(void)
{
	PORT_t* p = &PORTA;
	for (uint8_t i = 0; i<6; i++)
	{
		p->PINCONFIG = PORT_ISC_INPUT_DISABLE_gc;
    2552:	93 87       	std	Z+11, r25	; 0x0b
		p->PINCTRLUPD = 0xFF;
    2554:	84 87       	std	Z+12, r24	; 0x0c
		p++;
    2556:	b0 96       	adiw	r30, 0x20	; 32
using namespace bk128;

INLN void resetPORTs(void)
{
	PORT_t* p = &PORTA;
	for (uint8_t i = 0; i<6; i++)
    2558:	e0 3c       	cpi	r30, 0xC0	; 192
    255a:	24 e0       	ldi	r18, 0x04	; 4
    255c:	f2 07       	cpc	r31, r18
    255e:	c9 f7       	brne	.-14     	; 0x2552 <_Z5init3v+0x8>
}
void init3(void) __attribute__ ((naked)) __attribute__ ((section (".init3")));
void init3(void)
{
	resetPORTs();
	for (uint16_t i = 0x4000; i<0x8000; i++) *(uint8_t*) i = 0xAA; 
    2560:	e0 e0       	ldi	r30, 0x00	; 0
    2562:	f0 e4       	ldi	r31, 0x40	; 64
    2564:	8a ea       	ldi	r24, 0xAA	; 170
    2566:	f7 fd       	sbrc	r31, 7
    2568:	02 c0       	rjmp	.+4      	; 0x256e <__do_copy_data>
    256a:	81 93       	st	Z+, r24
    256c:	fc cf       	rjmp	.-8      	; 0x2566 <_Z5init3v+0x1c>

0000256e <__do_copy_data>:
    256e:	10 e4       	ldi	r17, 0x40	; 64
    2570:	a0 e0       	ldi	r26, 0x00	; 0
    2572:	b0 e4       	ldi	r27, 0x40	; 64
    2574:	e6 ef       	ldi	r30, 0xF6	; 246
    2576:	f4 e6       	ldi	r31, 0x64	; 100
    2578:	00 e0       	ldi	r16, 0x00	; 0
    257a:	0b bf       	out	0x3b, r16	; 59
    257c:	02 c0       	rjmp	.+4      	; 0x2582 <__do_copy_data+0x14>
    257e:	07 90       	elpm	r0, Z+
    2580:	0d 92       	st	X+, r0
    2582:	a6 39       	cpi	r26, 0x96	; 150
    2584:	b1 07       	cpc	r27, r17
    2586:	d9 f7       	brne	.-10     	; 0x257e <__do_copy_data+0x10>

00002588 <__do_clear_bss>:
    2588:	23 e5       	ldi	r18, 0x53	; 83
    258a:	a6 e9       	ldi	r26, 0x96	; 150
    258c:	b0 e4       	ldi	r27, 0x40	; 64
    258e:	01 c0       	rjmp	.+2      	; 0x2592 <.do_clear_bss_start>

00002590 <.do_clear_bss_loop>:
    2590:	1d 92       	st	X+, r1

00002592 <.do_clear_bss_start>:
    2592:	a3 3f       	cpi	r26, 0xF3	; 243
    2594:	b2 07       	cpc	r27, r18
    2596:	e1 f7       	brne	.-8      	; 0x2590 <.do_clear_bss_loop>

00002598 <__do_global_ctors>:
    2598:	12 e1       	ldi	r17, 0x12	; 18
    259a:	cf e9       	ldi	r28, 0x9F	; 159
    259c:	d2 e1       	ldi	r29, 0x12	; 18
    259e:	04 c0       	rjmp	.+8      	; 0x25a8 <__do_global_ctors+0x10>
    25a0:	21 97       	sbiw	r28, 0x01	; 1
    25a2:	fe 01       	movw	r30, r28
    25a4:	0e 94 19 31 	call	0x6232	; 0x6232 <__tablejump2__>
    25a8:	cd 39       	cpi	r28, 0x9D	; 157
    25aa:	d1 07       	cpc	r29, r17
    25ac:	c9 f7       	brne	.-14     	; 0x25a0 <__do_global_ctors+0x8>
    25ae:	0e 94 df 1d 	call	0x3bbe	; 0x3bbe <main>
    25b2:	0c 94 79 32 	jmp	0x64f2	; 0x64f2 <_exit>

000025b6 <__bad_interrupt>:
    25b6:	0c 94 00 10 	jmp	0x2000	; 0x2000 <__vectors>

000025ba <crc16Long>:
        .set CRC_POLYNOME,0xA001  
        
.global crc16Long
.type crc16Long,@function
crc16Long:
		movw             XL,r24
    25ba:	dc 01       	movw	r26, r24
		add				CntAll,r24
    25bc:	68 0f       	add	r22, r24
		adc				CntAllh,r25
    25be:	79 1f       	adc	r23, r25
		ldi				PolyL, lo8(CRC_POLYNOME)
    25c0:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    25c2:	30 ea       	ldi	r19, 0xA0	; 160
        ser             ResH
    25c4:	9f ef       	ldi	r25, 0xFF	; 255
        ser             ResL
    25c6:	8f ef       	ldi	r24, 0xFF	; 255

000025c8 <CRCl_Loop1>:
CRCl_Loop1:
        ld              data, X+
    25c8:	5d 91       	ld	r21, X+
        eor             ResL, data
    25ca:	85 27       	eor	r24, r21
		ldi		Cnt8, 0x08
    25cc:	28 e0       	ldi	r18, 0x08	; 8

000025ce <CRCl_Loop2>:
CRCl_Loop2:
		lsr		ResH
    25ce:	96 95       	lsr	r25
		ror		ResL
    25d0:	87 95       	ror	r24
		brcc	CRCl_SkipEor
    25d2:	10 f4       	brcc	.+4      	; 0x25d8 <CRCl_SkipEor>
		eor		ResL, PolyL
    25d4:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    25d6:	93 27       	eor	r25, r19

000025d8 <CRCl_SkipEor>:
CRCl_SkipEor:
		dec		Cnt8
    25d8:	2a 95       	dec	r18
		brne	CRCl_Loop2  
    25da:	c9 f7       	brne	.-14     	; 0x25ce <CRCl_Loop2>
		cp		XL,CntAll
    25dc:	a6 17       	cp	r26, r22
		cpc		XH,CntAllh
    25de:	b7 07       	cpc	r27, r23
		brne	CRCl_Loop1  
    25e0:	99 f7       	brne	.-26     	; 0x25c8 <CRCl_Loop1>
		ret
    25e2:	08 95       	ret

000025e4 <crc16>:

.global crc16
.type crc16,@function
crc16:
		movw             XL,r24
    25e4:	dc 01       	movw	r26, r24
		ldi				PolyL, lo8(CRC_POLYNOME)
    25e6:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    25e8:	30 ea       	ldi	r19, 0xA0	; 160
        ser             ResH
    25ea:	9f ef       	ldi	r25, 0xFF	; 255
        ser             ResL
    25ec:	8f ef       	ldi	r24, 0xFF	; 255

000025ee <CRC_Loop1>:
CRC_Loop1:
        ld              data, X+
    25ee:	5d 91       	ld	r21, X+
        eor             ResL, data
    25f0:	85 27       	eor	r24, r21
		ldi		Cnt8, 0x08
    25f2:	28 e0       	ldi	r18, 0x08	; 8

000025f4 <CRC_Loop2>:
CRC_Loop2:
		lsr		ResH
    25f4:	96 95       	lsr	r25
		ror		ResL
    25f6:	87 95       	ror	r24
		brcc	CRC_SkipEor
    25f8:	10 f4       	brcc	.+4      	; 0x25fe <CRC_SkipEor>
		eor		ResL, PolyL
    25fa:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    25fc:	93 27       	eor	r25, r19

000025fe <CRC_SkipEor>:
CRC_SkipEor:
		dec		Cnt8
    25fe:	2a 95       	dec	r18
		brne	CRC_Loop2  
    2600:	c9 f7       	brne	.-14     	; 0x25f4 <CRC_Loop2>
		dec		CntAll
    2602:	6a 95       	dec	r22
		brne	CRC_Loop1  
    2604:	a1 f7       	brne	.-24     	; 0x25ee <CRC_Loop1>
		ret
    2606:	08 95       	ret

00002608 <crc16next>:

.global crc16next
.type crc16next,@function
crc16next:
		ldi				PolyL, lo8(CRC_POLYNOME)
    2608:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    260a:	30 ea       	ldi	r19, 0xA0	; 160
        eor             ResL, data_next
    260c:	86 27       	eor	r24, r22
		ldi		Cnt8, 0x08
    260e:	28 e0       	ldi	r18, 0x08	; 8

00002610 <CRC_Loopnext2>:
CRC_Loopnext2:
		lsr		ResH
    2610:	96 95       	lsr	r25
		ror		ResL
    2612:	87 95       	ror	r24
		brcc	CRC_SkipEornext
    2614:	10 f4       	brcc	.+4      	; 0x261a <CRC_SkipEornext>
		eor		ResL, PolyL
    2616:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    2618:	93 27       	eor	r25, r19

0000261a <CRC_SkipEornext>:
CRC_SkipEornext:
		dec		Cnt8
    261a:	2a 95       	dec	r18
		brne	CRC_Loopnext2  
    261c:	c9 f7       	brne	.-14     	; 0x2610 <CRC_Loopnext2>
		ret
    261e:	08 95       	ret

00002620 <protected_write_io>:
	PUBLIC_FUNCTION(protected_write_io)

#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
    2620:	1b be       	out	0x3b, r1	; 59
#endif
	movw    r30, r24                // Load addr into Z
    2622:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    2624:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    2626:	40 83       	st	Z, r20
	ret                             // Return to caller
    2628:	08 95       	ret

0000262a <__vector_32>:
	#ifdef USEUSART1
	  #define TMR1 GETARG_3(USEUSART1)
	  #if   (TMR1 == TB0)
		INIT_USART_INT(1,0)
	  #elif (TMR1 == TB1)
		INIT_USART_INT(1,1)
    262a:	1f 92       	push	r1
    262c:	0f 92       	push	r0
    262e:	0f b6       	in	r0, 0x3f	; 63
    2630:	0f 92       	push	r0
    2632:	11 24       	eor	r1, r1
    2634:	0b b6       	in	r0, 0x3b	; 59
    2636:	0f 92       	push	r0
    2638:	8f 93       	push	r24
    263a:	9f 93       	push	r25
    263c:	ef 93       	push	r30
    263e:	ff 93       	push	r31
	{
		UART.CTRLB |= USART_SFDEN_bm;
	}
	INLN void nowaitSF(void)
	{
		UART.CTRLB &= ~USART_SFDEN_bm;
    2640:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    2644:	8f 7e       	andi	r24, 0xEF	; 239
    2646:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>

	INLN void _rxc(void)
	{	
		nowaitSF();
		//stop timer
		TB.CTRLA = 0;
    264a:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		// update buffer		
		uint8_t d = UART.RXDATAL;
    264e:	80 91 20 08 	lds	r24, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x7e0820>
		if (cnt < buffLen) buf[cnt++] = d;
    2652:	e0 91 96 42 	lds	r30, 0x4296	; 0x804296 <serial1+0xff>
    2656:	ef 3f       	cpi	r30, 0xFF	; 255
    2658:	41 f0       	breq	.+16     	; 0x266a <__vector_32+0x40>
    265a:	91 e0       	ldi	r25, 0x01	; 1
    265c:	9e 0f       	add	r25, r30
    265e:	90 93 96 42 	sts	0x4296, r25	; 0x804296 <serial1+0xff>
    2662:	f0 e0       	ldi	r31, 0x00	; 0
    2664:	e9 56       	subi	r30, 0x69	; 105
    2666:	fe 4b       	sbci	r31, 0xBE	; 190
    2668:	80 83       	st	Z, r24
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    266a:	e9 9a       	sbi	0x1d, 1	; 29
		ctrlpin += PINS;
		return ctrlpin;
	}
	INLN void startTimout(void)
	{
		TB.CNT = 0x0; /* Count: 0x0 */
    266c:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    2670:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
		TB.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
    2674:	81 e4       	ldi	r24, 0x41	; 65
    2676:	80 93 10 0b 	sts	0x0B10, r24	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
    267a:	ff 91       	pop	r31
    267c:	ef 91       	pop	r30
    267e:	9f 91       	pop	r25
    2680:	8f 91       	pop	r24
    2682:	0f 90       	pop	r0
    2684:	0b be       	out	0x3b, r0	; 59
    2686:	0f 90       	pop	r0
    2688:	0f be       	out	0x3f, r0	; 63
    268a:	0f 90       	pop	r0
    268c:	1f 90       	pop	r1
    268e:	18 95       	reti

00002690 <__vector_34>:
    2690:	1f 92       	push	r1
    2692:	0f 92       	push	r0
    2694:	0f b6       	in	r0, 0x3f	; 63
    2696:	0f 92       	push	r0
    2698:	11 24       	eor	r1, r1
    269a:	0b b6       	in	r0, 0x3b	; 59
    269c:	0f 92       	push	r0
    269e:	8f 93       	push	r24
    26a0:	ef 93       	push	r30
    26a2:	ff 93       	push	r31
			setReadyRxD();
		}
	}	
	INLN void _txc(void)
	{
		UART.STATUS = USART_TXCIE_bm;
    26a4:	80 e4       	ldi	r24, 0x40	; 64
    26a6:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
		if (cnt < Count)
    26aa:	e0 91 96 42 	lds	r30, 0x4296	; 0x804296 <serial1+0xff>
    26ae:	80 91 97 42 	lds	r24, 0x4297	; 0x804297 <serial1+0x100>
    26b2:	e8 17       	cp	r30, r24
    26b4:	a0 f4       	brcc	.+40     	; 0x26de <__vector_34+0x4e>
		{
			UART.TXDATAL = buf[cnt++];
    26b6:	81 e0       	ldi	r24, 0x01	; 1
    26b8:	8e 0f       	add	r24, r30
    26ba:	80 93 96 42 	sts	0x4296, r24	; 0x804296 <serial1+0xff>
    26be:	f0 e0       	ldi	r31, 0x00	; 0
    26c0:	e9 56       	subi	r30, 0x69	; 105
    26c2:	fe 4b       	sbci	r31, 0xBE	; 190
    26c4:	80 81       	ld	r24, Z
    26c6:	80 93 22 08 	sts	0x0822, r24	; 0x800822 <__TEXT_REGION_LENGTH__+0x7e0822>
    26ca:	ff 91       	pop	r31
    26cc:	ef 91       	pop	r30
    26ce:	8f 91       	pop	r24
    26d0:	0f 90       	pop	r0
    26d2:	0b be       	out	0x3b, r0	; 59
    26d4:	0f 90       	pop	r0
    26d6:	0f be       	out	0x3f, r0	; 63
    26d8:	0f 90       	pop	r0
    26da:	1f 90       	pop	r1
    26dc:	18 95       	reti
		}
		else
		{
			cnt = 0;
    26de:	10 92 96 42 	sts	0x4296, r1	; 0x804296 <serial1+0xff>
			//p->DIRSET = 1 << PINS;			
		//}
	}
	INLN void disableTxD(void)
	{
		UART.CTRLB &= ~USART_TXEN_bm;
    26e2:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    26e6:	8f 7b       	andi	r24, 0xBF	; 191
    26e8:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
		if (!(UART.CTRLA & USART_LBME_bm))
    26ec:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    26f0:	83 fd       	sbrc	r24, 3
    26f2:	03 c0       	rjmp	.+6      	; 0x26fa <__vector_34+0x6a>
		{
			PORT_t* p = getUsartPort();
			p->DIRCLR = 1 << PINS;
    26f4:	81 e0       	ldi	r24, 0x01	; 1
    26f6:	80 93 42 04 	sts	0x0442, r24	; 0x800442 <__TEXT_REGION_LENGTH__+0x7e0442>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    26fa:	e9 98       	cbi	0x1d, 1	; 29
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    26fc:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    2700:	80 69       	ori	r24, 0x90	; 144
    2702:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    2706:	e1 cf       	rjmp	.-62     	; 0x26ca <__vector_34+0x3a>

00002708 <__vector_15>:
    2708:	1f 92       	push	r1
    270a:	0f 92       	push	r0
    270c:	0f b6       	in	r0, 0x3f	; 63
    270e:	0f 92       	push	r0
    2710:	11 24       	eor	r1, r1
    2712:	0b b6       	in	r0, 0x3b	; 59
    2714:	0f 92       	push	r0
    2716:	8f 93       	push	r24
    2718:	ef 93       	push	r30
    271a:	ff 93       	push	r31
		startTimout();
	}
	INLN void _timOut(void)
	{
		//stop timer
		TB.INTFLAGS = TCB_CAPT_bm;
    271c:	e0 e1       	ldi	r30, 0x10	; 16
    271e:	fb e0       	ldi	r31, 0x0B	; 11
    2720:	81 e0       	ldi	r24, 0x01	; 1
    2722:	86 83       	std	Z+6, r24	; 0x06
		TB.CTRLA = 0;
    2724:	10 82       	st	Z, r1
		// update counts
		Count = cnt;
    2726:	e6 e9       	ldi	r30, 0x96	; 150
    2728:	f2 e4       	ldi	r31, 0x42	; 66
    272a:	80 81       	ld	r24, Z
    272c:	80 93 97 42 	sts	0x4297, r24	; 0x804297 <serial1+0x100>
		cnt = 0;	
    2730:	10 82       	st	Z, r1
		| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
		| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */
	}
	INLN void waitSF(void)
	{
		UART.CTRLB |= USART_SFDEN_bm;
    2732:	e0 e2       	ldi	r30, 0x20	; 32
    2734:	f8 e0       	ldi	r31, 0x08	; 8
    2736:	86 81       	ldd	r24, Z+6	; 0x06
    2738:	80 61       	ori	r24, 0x10	; 16
    273a:	86 83       	std	Z+6, r24	; 0x06
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    273c:	e9 98       	cbi	0x1d, 1	; 29
	}
	INLN void setReadyRxD(void)
	{
		GPR.GPR0 |= (1 << usartNo);
    273e:	e1 9a       	sbi	0x1c, 1	; 28
    2740:	ff 91       	pop	r31
    2742:	ef 91       	pop	r30
    2744:	8f 91       	pop	r24
    2746:	0f 90       	pop	r0
    2748:	0b be       	out	0x3b, r0	; 59
    274a:	0f 90       	pop	r0
    274c:	0f be       	out	0x3f, r0	; 63
    274e:	0f 90       	pop	r0
    2750:	1f 90       	pop	r1
    2752:	18 95       	reti

00002754 <__vector_38>:
		#if   (TMR2 == TB0)
		INIT_USART_INT(2,0)
		#elif (TMR2 == TB1)
		INIT_USART_INT(2,1)
		#elif (TMR2 == TB2)
		INIT_USART_INT(2,2)
    2754:	1f 92       	push	r1
    2756:	0f 92       	push	r0
    2758:	0f b6       	in	r0, 0x3f	; 63
    275a:	0f 92       	push	r0
    275c:	11 24       	eor	r1, r1
    275e:	0b b6       	in	r0, 0x3b	; 59
    2760:	0f 92       	push	r0
    2762:	8f 93       	push	r24
    2764:	9f 93       	push	r25
    2766:	ef 93       	push	r30
    2768:	ff 93       	push	r31
	{
		UART.CTRLB |= USART_SFDEN_bm;
	}
	INLN void nowaitSF(void)
	{
		UART.CTRLB &= ~USART_SFDEN_bm;
    276a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    276e:	8f 7e       	andi	r24, 0xEF	; 239
    2770:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>

	INLN void _rxc(void)
	{	
		nowaitSF();
		//stop timer
		TB.CTRLA = 0;
    2774:	10 92 20 0b 	sts	0x0B20, r1	; 0x800b20 <__TEXT_REGION_LENGTH__+0x7e0b20>
		// update buffer		
		uint8_t d = UART.RXDATAL;
    2778:	80 91 40 08 	lds	r24, 0x0840	; 0x800840 <__TEXT_REGION_LENGTH__+0x7e0840>
		if (cnt < buffLen) buf[cnt++] = d;
    277c:	e0 91 95 41 	lds	r30, 0x4195	; 0x804195 <__data_end+0xff>
    2780:	ef 3f       	cpi	r30, 0xFF	; 255
    2782:	41 f0       	breq	.+16     	; 0x2794 <__vector_38+0x40>
    2784:	91 e0       	ldi	r25, 0x01	; 1
    2786:	9e 0f       	add	r25, r30
    2788:	90 93 95 41 	sts	0x4195, r25	; 0x804195 <__data_end+0xff>
    278c:	f0 e0       	ldi	r31, 0x00	; 0
    278e:	ea 56       	subi	r30, 0x6A	; 106
    2790:	ff 4b       	sbci	r31, 0xBF	; 191
    2792:	80 83       	st	Z, r24
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    2794:	ea 9a       	sbi	0x1d, 2	; 29
		ctrlpin += PINS;
		return ctrlpin;
	}
	INLN void startTimout(void)
	{
		TB.CNT = 0x0; /* Count: 0x0 */
    2796:	10 92 2a 0b 	sts	0x0B2A, r1	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    279a:	10 92 2b 0b 	sts	0x0B2B, r1	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
		TB.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
    279e:	81 e4       	ldi	r24, 0x41	; 65
    27a0:	80 93 20 0b 	sts	0x0B20, r24	; 0x800b20 <__TEXT_REGION_LENGTH__+0x7e0b20>
    27a4:	ff 91       	pop	r31
    27a6:	ef 91       	pop	r30
    27a8:	9f 91       	pop	r25
    27aa:	8f 91       	pop	r24
    27ac:	0f 90       	pop	r0
    27ae:	0b be       	out	0x3b, r0	; 59
    27b0:	0f 90       	pop	r0
    27b2:	0f be       	out	0x3f, r0	; 63
    27b4:	0f 90       	pop	r0
    27b6:	1f 90       	pop	r1
    27b8:	18 95       	reti

000027ba <__vector_40>:
    27ba:	1f 92       	push	r1
    27bc:	0f 92       	push	r0
    27be:	0f b6       	in	r0, 0x3f	; 63
    27c0:	0f 92       	push	r0
    27c2:	11 24       	eor	r1, r1
    27c4:	0b b6       	in	r0, 0x3b	; 59
    27c6:	0f 92       	push	r0
    27c8:	8f 93       	push	r24
    27ca:	ef 93       	push	r30
    27cc:	ff 93       	push	r31
			setReadyRxD();
		}
	}	
	INLN void _txc(void)
	{
		UART.STATUS = USART_TXCIE_bm;
    27ce:	80 e4       	ldi	r24, 0x40	; 64
    27d0:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		if (cnt < Count)
    27d4:	e0 91 95 41 	lds	r30, 0x4195	; 0x804195 <__data_end+0xff>
    27d8:	80 91 96 41 	lds	r24, 0x4196	; 0x804196 <__data_end+0x100>
    27dc:	e8 17       	cp	r30, r24
    27de:	a0 f4       	brcc	.+40     	; 0x2808 <__vector_40+0x4e>
		{
			UART.TXDATAL = buf[cnt++];
    27e0:	81 e0       	ldi	r24, 0x01	; 1
    27e2:	8e 0f       	add	r24, r30
    27e4:	80 93 95 41 	sts	0x4195, r24	; 0x804195 <__data_end+0xff>
    27e8:	f0 e0       	ldi	r31, 0x00	; 0
    27ea:	ea 56       	subi	r30, 0x6A	; 106
    27ec:	ff 4b       	sbci	r31, 0xBF	; 191
    27ee:	80 81       	ld	r24, Z
    27f0:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
    27f4:	ff 91       	pop	r31
    27f6:	ef 91       	pop	r30
    27f8:	8f 91       	pop	r24
    27fa:	0f 90       	pop	r0
    27fc:	0b be       	out	0x3b, r0	; 59
    27fe:	0f 90       	pop	r0
    2800:	0f be       	out	0x3f, r0	; 63
    2802:	0f 90       	pop	r0
    2804:	1f 90       	pop	r1
    2806:	18 95       	reti
		}
		else
		{
			cnt = 0;
    2808:	10 92 95 41 	sts	0x4195, r1	; 0x804195 <__data_end+0xff>
			//p->DIRSET = 1 << PINS;			
		//}
	}
	INLN void disableTxD(void)
	{
		UART.CTRLB &= ~USART_TXEN_bm;
    280c:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2810:	8f 7b       	andi	r24, 0xBF	; 191
    2812:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		if (!(UART.CTRLA & USART_LBME_bm))
    2816:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    281a:	83 fd       	sbrc	r24, 3
    281c:	03 c0       	rjmp	.+6      	; 0x2824 <__vector_40+0x6a>
		{
			PORT_t* p = getUsartPort();
			p->DIRCLR = 1 << PINS;
    281e:	81 e0       	ldi	r24, 0x01	; 1
    2820:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <__TEXT_REGION_LENGTH__+0x7e04a2>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    2824:	ea 98       	cbi	0x1d, 2	; 29
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    2826:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    282a:	80 69       	ori	r24, 0x90	; 144
    282c:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2830:	e1 cf       	rjmp	.-62     	; 0x27f4 <__vector_40+0x3a>

00002832 <__vector_31>:
    2832:	1f 92       	push	r1
    2834:	0f 92       	push	r0
    2836:	0f b6       	in	r0, 0x3f	; 63
    2838:	0f 92       	push	r0
    283a:	11 24       	eor	r1, r1
    283c:	0b b6       	in	r0, 0x3b	; 59
    283e:	0f 92       	push	r0
    2840:	8f 93       	push	r24
    2842:	ef 93       	push	r30
    2844:	ff 93       	push	r31
		startTimout();
	}
	INLN void _timOut(void)
	{
		//stop timer
		TB.INTFLAGS = TCB_CAPT_bm;
    2846:	e0 e2       	ldi	r30, 0x20	; 32
    2848:	fb e0       	ldi	r31, 0x0B	; 11
    284a:	81 e0       	ldi	r24, 0x01	; 1
    284c:	86 83       	std	Z+6, r24	; 0x06
		TB.CTRLA = 0;
    284e:	10 82       	st	Z, r1
		// update counts
		Count = cnt;
    2850:	e5 e9       	ldi	r30, 0x95	; 149
    2852:	f1 e4       	ldi	r31, 0x41	; 65
    2854:	80 81       	ld	r24, Z
    2856:	80 93 96 41 	sts	0x4196, r24	; 0x804196 <__data_end+0x100>
		cnt = 0;	
    285a:	10 82       	st	Z, r1
		| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
		| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */
	}
	INLN void waitSF(void)
	{
		UART.CTRLB |= USART_SFDEN_bm;
    285c:	e0 e4       	ldi	r30, 0x40	; 64
    285e:	f8 e0       	ldi	r31, 0x08	; 8
    2860:	86 81       	ldd	r24, Z+6	; 0x06
    2862:	80 61       	ori	r24, 0x10	; 16
    2864:	86 83       	std	Z+6, r24	; 0x06
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    2866:	ea 98       	cbi	0x1d, 2	; 29
	}
	INLN void setReadyRxD(void)
	{
		GPR.GPR0 |= (1 << usartNo);
    2868:	e2 9a       	sbi	0x1c, 2	; 28
    286a:	ff 91       	pop	r31
    286c:	ef 91       	pop	r30
    286e:	8f 91       	pop	r24
    2870:	0f 90       	pop	r0
    2872:	0b be       	out	0x3b, r0	; 59
    2874:	0f 90       	pop	r0
    2876:	0f be       	out	0x3f, r0	; 63
    2878:	0f 90       	pop	r0
    287a:	1f 90       	pop	r1
    287c:	18 95       	reti

0000287e <_GLOBAL__sub_I_serial1>:
	{   
		// port mux
		register8_t* mux = (usartNo < 4) ? &PORTMUX.USARTROUTEA : &PORTMUX.USARTROUTEB;
		uint8_t alt = 1 << ((usartNo % 4)*2);				
		if (pmuxAlt) *mux |= alt;
		else *mux &= ~alt;
    287e:	e2 ee       	ldi	r30, 0xE2	; 226
    2880:	f5 e0       	ldi	r31, 0x05	; 5
    2882:	80 81       	ld	r24, Z
    2884:	8b 7f       	andi	r24, 0xFB	; 251
	INLN usart_t(void)
	{   
		// port mux
		register8_t* mux = (usartNo < 4) ? &PORTMUX.USARTROUTEA : &PORTMUX.USARTROUTEB;
		uint8_t alt = 1 << ((usartNo % 4)*2);				
		if (pmuxAlt) *mux |= alt;
    2886:	80 83       	st	Z, r24
		else *mux &= ~alt;
		
		if(timerNo != SPI_MODE)
		{
			register8_t* ctrlpin = getPinCtl();
			*ctrlpin = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    2888:	88 e0       	ldi	r24, 0x08	; 8
    288a:	80 93 50 04 	sts	0x0450, r24	; 0x800450 <__TEXT_REGION_LENGTH__+0x7e0450>
			ctrlpin++;
			*ctrlpin = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    288e:	80 93 51 04 	sts	0x0451, r24	; 0x800451 <__TEXT_REGION_LENGTH__+0x7e0451>

			UART.CTRLA = USART_LBME_bm;
    2892:	a0 e2       	ldi	r26, 0x20	; 32
    2894:	b8 e0       	ldi	r27, 0x08	; 8
    2896:	15 96       	adiw	r26, 0x05	; 5
    2898:	8c 93       	st	X, r24
    289a:	15 97       	sbiw	r26, 0x05	; 5
			// async 8 bit 1 stop P none
			//UART.CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_CHSIZE_8BIT_gc | USART_PMODE_DISABLED_gc | USART_SBMODE_1BIT_gc;
			#ifndef NOINT_UART
			UART.CTRLB = USART_ODME_bm | USART_SFDEN_bm;
    289c:	38 e1       	ldi	r19, 0x18	; 24
    289e:	16 96       	adiw	r26, 0x06	; 6
    28a0:	3c 93       	st	X, r19
			TB.INTCTRL = TCB_CAPT_bm;
    28a2:	a0 e1       	ldi	r26, 0x10	; 16
    28a4:	bb e0       	ldi	r27, 0x0B	; 11
    28a6:	21 e0       	ldi	r18, 0x01	; 1
    28a8:	15 96       	adiw	r26, 0x05	; 5
    28aa:	2c 93       	st	X, r18
    28ac:	15 97       	sbiw	r26, 0x05	; 5
			#else
			UART.CTRLB = USART_ODME_bm;
			#endif
			TB.CNT = 0;
    28ae:	1a 96       	adiw	r26, 0x0a	; 10
    28b0:	1d 92       	st	X+, r1
    28b2:	1c 92       	st	X, r1
    28b4:	1b 97       	sbiw	r26, 0x0b	; 11
	{   
		// port mux
		register8_t* mux = (usartNo < 4) ? &PORTMUX.USARTROUTEA : &PORTMUX.USARTROUTEB;
		uint8_t alt = 1 << ((usartNo % 4)*2);				
		if (pmuxAlt) *mux |= alt;
		else *mux &= ~alt;
    28b6:	90 81       	ld	r25, Z
    28b8:	9f 7e       	andi	r25, 0xEF	; 239
	INLN usart_t(void)
	{   
		// port mux
		register8_t* mux = (usartNo < 4) ? &PORTMUX.USARTROUTEA : &PORTMUX.USARTROUTEB;
		uint8_t alt = 1 << ((usartNo % 4)*2);				
		if (pmuxAlt) *mux |= alt;
    28ba:	90 83       	st	Z, r25
		else *mux &= ~alt;
		
		if(timerNo != SPI_MODE)
		{
			register8_t* ctrlpin = getPinCtl();
			*ctrlpin = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    28bc:	80 93 b0 04 	sts	0x04B0, r24	; 0x8004b0 <__TEXT_REGION_LENGTH__+0x7e04b0>
			ctrlpin++;
			*ctrlpin = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    28c0:	80 93 b1 04 	sts	0x04B1, r24	; 0x8004b1 <__TEXT_REGION_LENGTH__+0x7e04b1>

			UART.CTRLA = USART_LBME_bm;
    28c4:	e0 e4       	ldi	r30, 0x40	; 64
    28c6:	f8 e0       	ldi	r31, 0x08	; 8
    28c8:	85 83       	std	Z+5, r24	; 0x05
			// async 8 bit 1 stop P none
			//UART.CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_CHSIZE_8BIT_gc | USART_PMODE_DISABLED_gc | USART_SBMODE_1BIT_gc;
			#ifndef NOINT_UART
			UART.CTRLB = USART_ODME_bm | USART_SFDEN_bm;
    28ca:	36 83       	std	Z+6, r19	; 0x06
			TB.INTCTRL = TCB_CAPT_bm;
    28cc:	e0 e2       	ldi	r30, 0x20	; 32
    28ce:	fb e0       	ldi	r31, 0x0B	; 11
    28d0:	25 83       	std	Z+5, r18	; 0x05
			#else
			UART.CTRLB = USART_ODME_bm;
			#endif
			TB.CNT = 0;
    28d2:	12 86       	std	Z+10, r1	; 0x0a
    28d4:	13 86       	std	Z+11, r1	; 0x0b
    28d6:	08 95       	ret

000028d8 <_ZL7StandByv>:
		ComBK.enableRxD();        
    }
    
    INLN void off(void)
    {
		timout = 0;
    28d8:	10 92 9f 42 	sts	0x429F, r1	; 0x80429f <_ZL2bk>
		ComBK.buf[0] = 0xA6;
    28dc:	86 ea       	ldi	r24, 0xA6	; 166
    28de:	80 93 96 40 	sts	0x4096, r24	; 0x804096 <__data_end>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    28e2:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    28e6:	8f 76       	andi	r24, 0x6F	; 111
    28e8:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    28ec:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    28ee:	10 92 20 0b 	sts	0x0B20, r1	; 0x800b20 <__TEXT_REGION_LENGTH__+0x7e0b20>
		TB.INTFLAGS = TCB_CAPT_bm;
    28f2:	81 e0       	ldi	r24, 0x01	; 1
    28f4:	80 93 26 0b 	sts	0x0B26, r24	; 0x800b26 <__TEXT_REGION_LENGTH__+0x7e0b26>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    28f8:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    28fa:	90 91 45 08 	lds	r25, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    28fe:	93 ff       	sbrs	r25, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    2900:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    2904:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2908:	80 64       	ori	r24, 0x40	; 64
    290a:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    290e:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    2910:	81 e0       	ldi	r24, 0x01	; 1
    2912:	80 93 95 41 	sts	0x4195, r24	; 0x804195 <__data_end+0xff>
			Count = count;
    2916:	80 93 96 41 	sts	0x4196, r24	; 0x804196 <__data_end+0x100>
			UART.TXDATAL = buf[0];
    291a:	80 91 96 40 	lds	r24, 0x4096	; 0x804096 <__data_end>
    291e:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
			p->DIRCLR = 1 << PINS;
		}		
	}	
	INLN bool readyTxD(void)
	{
	    return	!(UART.CTRLB & USART_TXEN_bm);
    2922:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		ComBK.startTxD(1);
		while (!ComBK.readyTxD());
    2926:	86 fd       	sbrc	r24, 6
    2928:	fc cf       	rjmp	.-8      	; 0x2922 <_ZL7StandByv+0x4a>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    292a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    292e:	8f 76       	andi	r24, 0x6F	; 111
    2930:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    2934:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    2936:	10 92 20 0b 	sts	0x0B20, r1	; 0x800b20 <__TEXT_REGION_LENGTH__+0x7e0b20>
		TB.INTFLAGS = TCB_CAPT_bm;
    293a:	81 e0       	ldi	r24, 0x01	; 1
    293c:	80 93 26 0b 	sts	0x0B26, r24	; 0x800b26 <__TEXT_REGION_LENGTH__+0x7e0b26>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    2940:	88 e0       	ldi	r24, 0x08	; 8
    2942:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
}
static void StandBy(void)
{
    bk.off();
    power.Off();
}
    2946:	08 95       	ret

00002948 <ccp_write_io>:
 * \note Using IAR Embedded workbench, the choice of memory model has an impact
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
    2948:	46 2f       	mov	r20, r22
	protected_write_io(addr, CCP_IOREG_gc, value);
    294a:	68 ed       	ldi	r22, 0xD8	; 216
    294c:	0c 94 10 13 	jmp	0x2620	; 0x2620 <protected_write_io>

00002950 <_ZL12RestoreTurbov>:
   SaveNANDErrInEEP(e); 
}

static void RestoreTurbo(void)
{
	if(curTurbo >= 3)
    2950:	80 91 9c 42 	lds	r24, 0x429C	; 0x80429c <_ZL8curTurbo>
    2954:	83 30       	cpi	r24, 0x03	; 3
    2956:	b0 f0       	brcs	.+44     	; 0x2984 <_ZL12RestoreTurbov+0x34>
		//ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
		//CLKCTRL_FRQSEL_24M_gc          /* 8 */
		//| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		//| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    2958:	64 e1       	ldi	r22, 0x14	; 20
    295a:	88 e6       	ldi	r24, 0x68	; 104
    295c:	90 e0       	ldi	r25, 0x00	; 0
    295e:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    2962:	63 e0       	ldi	r22, 0x03	; 3
    2964:	80 e6       	ldi	r24, 0x60	; 96
    2966:	90 e0       	ldi	r25, 0x00	; 0
    2968:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* ext clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    296c:	8f ef       	ldi	r24, 0xFF	; 255
    296e:	90 e0       	ldi	r25, 0x00	; 0
    2970:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    2974:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    2978:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    297c:	80 fd       	sbrc	r24, 0
    297e:	fc cf       	rjmp	.-8      	; 0x2978 <_ZL12RestoreTurbov+0x28>
	{
		Clock.RestoreExternalClock();
		Clock.HiSpeedReady = false;
    2980:	10 92 ce 53 	sts	0x53CE, r1	; 0x8053ce <Clock+0x2>
	}
	curTurbo = 0;
    2984:	10 92 9c 42 	sts	0x429C, r1	; 0x80429c <_ZL8curTurbo>
//	Indicator.User = false;
	TurboTimer = 0;	
    2988:	10 92 9e 42 	sts	0x429E, r1	; 0x80429e <_ZL10TurboTimer>
}
    298c:	08 95       	ret

0000298e <_ZN7usart_tILh1ELh0ELh255ELh1EE7setBaudEj.isra.4>:
			UART.BAUD = baud;
		}
		return true;
	}
	
	bool setBaud(uint16_t fbaudDiv1000)
    298e:	cf 92       	push	r12
    2990:	df 92       	push	r13
    2992:	ef 92       	push	r14
    2994:	ff 92       	push	r15
    2996:	cf 93       	push	r28
    2998:	df 93       	push	r29
    299a:	ec 01       	movw	r28, r24
	{
		if(timerNo != SPI_MODE)
		{
			uint16_t baud = (F_CPU/1e3)*4/fbaudDiv1000;
    299c:	bc 01       	movw	r22, r24
    299e:	90 e0       	ldi	r25, 0x00	; 0
    29a0:	80 e0       	ldi	r24, 0x00	; 0
    29a2:	0e 94 c3 31 	call	0x6386	; 0x6386 <__floatunsisf>
    29a6:	6b 01       	movw	r12, r22
    29a8:	7c 01       	movw	r14, r24
    29aa:	ac 01       	movw	r20, r24
    29ac:	9b 01       	movw	r18, r22
    29ae:	60 e0       	ldi	r22, 0x00	; 0
    29b0:	70 e0       	ldi	r23, 0x00	; 0
    29b2:	8a ef       	ldi	r24, 0xFA	; 250
    29b4:	96 e4       	ldi	r25, 0x46	; 70
    29b6:	0e 94 22 31 	call	0x6244	; 0x6244 <__divsf3>
    29ba:	0e 94 94 31 	call	0x6328	; 0x6328 <__fixunssfsi>
			uint8_t X2 = 0;
		
			if (baud < 64)
    29be:	60 34       	cpi	r22, 0x40	; 64
    29c0:	71 05       	cpc	r23, r1
    29c2:	80 f4       	brcc	.+32     	; 0x29e4 <_ZN7usart_tILh1ELh0ELh255ELh1EE7setBaudEj.isra.4+0x56>
			{
				baud = (F_CPU/1e3)*8/fbaudDiv1000;
    29c4:	a7 01       	movw	r20, r14
    29c6:	96 01       	movw	r18, r12
    29c8:	60 e0       	ldi	r22, 0x00	; 0
    29ca:	70 e0       	ldi	r23, 0x00	; 0
    29cc:	8a e7       	ldi	r24, 0x7A	; 122
    29ce:	97 e4       	ldi	r25, 0x47	; 71
    29d0:	0e 94 22 31 	call	0x6244	; 0x6244 <__divsf3>
    29d4:	0e 94 94 31 	call	0x6328	; 0x6328 <__fixunssfsi>

				if (baud < 64) return false;
			
				X2=1;
    29d8:	81 e0       	ldi	r24, 0x01	; 1
		
			if (baud < 64)
			{
				baud = (F_CPU/1e3)*8/fbaudDiv1000;

				if (baud < 64) return false;
    29da:	60 34       	cpi	r22, 0x40	; 64
    29dc:	71 05       	cpc	r23, r1
    29de:	18 f4       	brcc	.+6      	; 0x29e6 <_ZN7usart_tILh1ELh0ELh255ELh1EE7setBaudEj.isra.4+0x58>
    29e0:	80 e0       	ldi	r24, 0x00	; 0
    29e2:	24 c0       	rjmp	.+72     	; 0x2a2c <_ZN7usart_tILh1ELh0ELh255ELh1EE7setBaudEj.isra.4+0x9e>
	bool setBaud(uint16_t fbaudDiv1000)
	{
		if(timerNo != SPI_MODE)
		{
			uint16_t baud = (F_CPU/1e3)*4/fbaudDiv1000;
			uint8_t X2 = 0;
    29e4:	80 e0       	ldi	r24, 0x00	; 0
				if (baud < 64) return false;
			
				X2=1;
			}
		
			UART.BAUD = baud;
    29e6:	60 93 28 08 	sts	0x0828, r22	; 0x800828 <__TEXT_REGION_LENGTH__+0x7e0828>
    29ea:	70 93 29 08 	sts	0x0829, r23	; 0x800829 <__TEXT_REGION_LENGTH__+0x7e0829>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
    29ee:	88 23       	and	r24, r24
    29f0:	21 f1       	breq	.+72     	; 0x2a3a <_ZN7usart_tILh1ELh0ELh255ELh1EE7setBaudEj.isra.4+0xac>
    29f2:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    29f6:	82 60       	ori	r24, 0x02	; 2
			else UART.CTRLB &= ~(0x03<<1);
    29f8:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>

			//#ifndef NOINT_UART            //1024  
			TB.CCMP = (fbaudDiv1000 >= 500) ? 1024 : 35*(F_CPU/1e3)/fbaudDiv1000;
    29fc:	60 e0       	ldi	r22, 0x00	; 0
    29fe:	74 e0       	ldi	r23, 0x04	; 4
    2a00:	c4 3f       	cpi	r28, 0xF4	; 244
    2a02:	d1 40       	sbci	r29, 0x01	; 1
    2a04:	50 f4       	brcc	.+20     	; 0x2a1a <_ZN7usart_tILh1ELh0ELh255ELh1EE7setBaudEj.isra.4+0x8c>
    2a06:	a7 01       	movw	r20, r14
    2a08:	96 01       	movw	r18, r12
    2a0a:	60 e0       	ldi	r22, 0x00	; 0
    2a0c:	78 eb       	ldi	r23, 0xB8	; 184
    2a0e:	88 e8       	ldi	r24, 0x88	; 136
    2a10:	98 e4       	ldi	r25, 0x48	; 72
    2a12:	0e 94 22 31 	call	0x6244	; 0x6244 <__divsf3>
    2a16:	0e 94 94 31 	call	0x6328	; 0x6328 <__fixunssfsi>
    2a1a:	60 93 1c 0b 	sts	0x0B1C, r22	; 0x800b1c <__TEXT_REGION_LENGTH__+0x7e0b1c>
    2a1e:	70 93 1d 0b 	sts	0x0B1D, r23	; 0x800b1d <__TEXT_REGION_LENGTH__+0x7e0b1d>
			TB.CNT = 0;
    2a22:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    2a26:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
			
			if (baud < 64) return false;
			
			UART.BAUD = baud;			
		}			
		return true;
    2a2a:	81 e0       	ldi	r24, 0x01	; 1
	}
    2a2c:	df 91       	pop	r29
    2a2e:	cf 91       	pop	r28
    2a30:	ff 90       	pop	r15
    2a32:	ef 90       	pop	r14
    2a34:	df 90       	pop	r13
    2a36:	cf 90       	pop	r12
    2a38:	08 95       	ret
			}
		
			UART.BAUD = baud;

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
			else UART.CTRLB &= ~(0x03<<1);
    2a3a:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    2a3e:	89 7f       	andi	r24, 0xF9	; 249
    2a40:	db cf       	rjmp	.-74     	; 0x29f8 <_ZN7usart_tILh1ELh0ELh255ELh1EE7setBaudEj.isra.4+0x6a>

00002a42 <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE7ReadAdrEh.isra.6>:
			}
		}
	}
	INLN void CS_on(void)
	{
		PCS.OUTCLR = 1 << bitCS;
    2a42:	90 e8       	ldi	r25, 0x80	; 128
    2a44:	90 93 06 04 	sts	0x0406, r25	; 0x800406 <__TEXT_REGION_LENGTH__+0x7e0406>
		CS_off();
	}
	uint8_t ReadAdr(uint8_t adr)
	{
		CS_on();
		spi(0x80|adr);
    2a48:	80 68       	ori	r24, 0x80	; 128
		SPI.INTFLAGS;
	}
	INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2a4a:	80 93 44 09 	sts	0x0944, r24	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
		while (!(SPI.INTFLAGS & SPI_IF_bm));
    2a4e:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
    2a52:	87 ff       	sbrs	r24, 7
    2a54:	fc cf       	rjmp	.-8      	; 0x2a4e <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE7ReadAdrEh.isra.6+0xc>
		return SPI.DATA;
    2a56:	80 91 44 09 	lds	r24, 0x0944	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
		SPI.INTFLAGS;
	}
	INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2a5a:	10 92 44 09 	sts	0x0944, r1	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
		while (!(SPI.INTFLAGS & SPI_IF_bm));
    2a5e:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
    2a62:	87 ff       	sbrs	r24, 7
    2a64:	fc cf       	rjmp	.-8      	; 0x2a5e <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE7ReadAdrEh.isra.6+0x1c>
		return SPI.DATA;
    2a66:	80 91 44 09 	lds	r24, 0x0944	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
	{
		PCS.OUTCLR = 1 << bitCS;
	}
	INLN void CS_off(void)
	{
		PCS.OUTSET = 1 << bitCS;
    2a6a:	90 e8       	ldi	r25, 0x80	; 128
    2a6c:	90 93 05 04 	sts	0x0405, r25	; 0x800405 <__TEXT_REGION_LENGTH__+0x7e0405>
		CS_on();
		spi(0x80|adr);
		uint8_t r = spi(0);
		CS_off();
		return r;
	}
    2a70:	08 95       	ret

00002a72 <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE8WriteAdrEhh.isra.7>:
			}
		}
	}
	INLN void CS_on(void)
	{
		PCS.OUTCLR = 1 << bitCS;
    2a72:	90 e8       	ldi	r25, 0x80	; 128
    2a74:	90 93 06 04 	sts	0x0406, r25	; 0x800406 <__TEXT_REGION_LENGTH__+0x7e0406>
		SPI.INTFLAGS;
	}
	INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2a78:	80 93 44 09 	sts	0x0944, r24	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
		while (!(SPI.INTFLAGS & SPI_IF_bm));
    2a7c:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
    2a80:	87 ff       	sbrs	r24, 7
    2a82:	fc cf       	rjmp	.-8      	; 0x2a7c <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE8WriteAdrEhh.isra.7+0xa>
		return SPI.DATA;
    2a84:	80 91 44 09 	lds	r24, 0x0944	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
		SPI.INTFLAGS;
	}
	INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2a88:	60 93 44 09 	sts	0x0944, r22	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
		while (!(SPI.INTFLAGS & SPI_IF_bm));
    2a8c:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
    2a90:	87 ff       	sbrs	r24, 7
    2a92:	fc cf       	rjmp	.-8      	; 0x2a8c <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE8WriteAdrEhh.isra.7+0x1a>
		return SPI.DATA;
    2a94:	80 91 44 09 	lds	r24, 0x0944	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
	{
		PCS.OUTCLR = 1 << bitCS;
	}
	INLN void CS_off(void)
	{
		PCS.OUTSET = 1 << bitCS;
    2a98:	80 e8       	ldi	r24, 0x80	; 128
    2a9a:	80 93 05 04 	sts	0x0405, r24	; 0x800405 <__TEXT_REGION_LENGTH__+0x7e0405>
	{
		CS_on();
		spi(adr);
		spi(data);
		CS_off();
	}
    2a9e:	08 95       	ret

00002aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>:
			*buff = spi(*buff);
			buff++;
			
		} while (--cnt > 0);
	}
	void SPI_write(const uint8_t *buff, uint16_t cnt)
    2aa0:	68 0f       	add	r22, r24
    2aa2:	79 1f       	adc	r23, r25
	{
		do
		{
			spi(*buff++);
    2aa4:	fc 01       	movw	r30, r24
    2aa6:	21 91       	ld	r18, Z+
    2aa8:	cf 01       	movw	r24, r30

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2aaa:	20 93 64 09 	sts	0x0964, r18	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    2aae:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    2ab2:	27 ff       	sbrs	r18, 7
    2ab4:	fc cf       	rjmp	.-8      	; 0x2aae <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9+0xe>
		return SPI.DATA;
    2ab6:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	{
		do
		{
			spi(*buff++);
			
		} while (--cnt > 0);
    2aba:	86 17       	cp	r24, r22
    2abc:	97 07       	cpc	r25, r23
    2abe:	91 f7       	brne	.-28     	; 0x2aa4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9+0x4>
	}
    2ac0:	08 95       	ret

00002ac2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10>:
		CS_on();
		spi(SPI_NAND_WRITE_ENABLE);
		CS_off();
		
	}
	bool waitRDY(uint16_t tmout100us)
    2ac2:	fc 01       	movw	r30, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2ac4:	87 ec       	ldi	r24, 0xC7	; 199
    2ac6:	90 e0       	ldi	r25, 0x00	; 0
    2ac8:	01 97       	sbiw	r24, 0x01	; 1
    2aca:	f1 f7       	brne	.-4      	; 0x2ac8 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10+0x6>
    2acc:	00 c0       	rjmp	.+0      	; 0x2ace <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10+0xc>
    2ace:	00 00       	nop
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    2ad0:	80 e1       	ldi	r24, 0x10	; 16
    2ad2:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2ad6:	8f e0       	ldi	r24, 0x0F	; 15
    2ad8:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    2adc:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    2ae0:	87 ff       	sbrs	r24, 7
    2ae2:	fc cf       	rjmp	.-8      	; 0x2adc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10+0x1a>
		return SPI.DATA;
    2ae4:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2ae8:	80 ec       	ldi	r24, 0xC0	; 192
    2aea:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    2aee:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    2af2:	87 ff       	sbrs	r24, 7
    2af4:	fc cf       	rjmp	.-8      	; 0x2aee <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10+0x2c>
		return SPI.DATA;
    2af6:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		CS_on();
		
		spi(SPI_NAND_GET_FEATURES);
		spi(SPI_NAND_STATUS_REG_ADDR);
		
		for(uint8_t i = 0; i<tmout100us; i++)
    2afa:	90 e0       	ldi	r25, 0x00	; 0
    2afc:	96 17       	cp	r25, r22
    2afe:	17 06       	cpc	r1, r23
    2b00:	c0 f4       	brcc	.+48     	; 0x2b32 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10+0x70>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2b02:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    2b06:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    2b0a:	87 ff       	sbrs	r24, 7
    2b0c:	fc cf       	rjmp	.-8      	; 0x2b06 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10+0x44>
		return SPI.DATA;
    2b0e:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		spi(SPI_NAND_GET_FEATURES);
		spi(SPI_NAND_STATUS_REG_ADDR);
		
		for(uint8_t i = 0; i<tmout100us; i++)
		{
			lastStatus = spi(0);
    2b12:	20 83       	st	Z, r18
			if (!CHECK_OIP(lastStatus))
    2b14:	20 fd       	sbrc	r18, 0
    2b16:	05 c0       	rjmp	.+10     	; 0x2b22 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10+0x60>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    2b18:	80 e1       	ldi	r24, 0x10	; 16
    2b1a:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		{
			lastStatus = spi(0);
			if (!CHECK_OIP(lastStatus))
			{				
				CS_off();				
				return true;
    2b1e:	81 e0       	ldi	r24, 0x01	; 1
    2b20:	08 95       	ret
    2b22:	a7 ec       	ldi	r26, 0xC7	; 199
    2b24:	b0 e0       	ldi	r27, 0x00	; 0
    2b26:	11 97       	sbiw	r26, 0x01	; 1
    2b28:	f1 f7       	brne	.-4      	; 0x2b26 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10+0x64>
    2b2a:	00 c0       	rjmp	.+0      	; 0x2b2c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10+0x6a>
    2b2c:	00 00       	nop
		CS_on();
		
		spi(SPI_NAND_GET_FEATURES);
		spi(SPI_NAND_STATUS_REG_ADDR);
		
		for(uint8_t i = 0; i<tmout100us; i++)
    2b2e:	9f 5f       	subi	r25, 0xFF	; 255
    2b30:	e5 cf       	rjmp	.-54     	; 0x2afc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10+0x3a>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    2b32:	80 e1       	ldi	r24, 0x10	; 16
    2b34:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
				return true;
			}
			_delay_us(100);
		}		
		CS_off();		
		return false;
    2b38:	80 e0       	ldi	r24, 0x00	; 0
	}	
    2b3a:	08 95       	ret

00002b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>:
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	void SPI_read(uint8_t *buff, uint16_t cnt)
    2b3c:	fc 01       	movw	r30, r24
    2b3e:	68 0f       	add	r22, r24
    2b40:	79 1f       	adc	r23, r25
	{
		do
		{
			*buff = spi(*buff);
    2b42:	80 81       	ld	r24, Z

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2b44:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    2b48:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    2b4c:	87 ff       	sbrs	r24, 7
    2b4e:	fc cf       	rjmp	.-8      	; 0x2b48 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14+0xc>
		return SPI.DATA;
    2b50:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}	
	void SPI_read(uint8_t *buff, uint16_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    2b54:	81 93       	st	Z+, r24
			buff++;
			
		} while (--cnt > 0);
    2b56:	e6 17       	cp	r30, r22
    2b58:	f7 07       	cpc	r31, r23
    2b5a:	99 f7       	brne	.-26     	; 0x2b42 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14+0x6>
	}
    2b5c:	08 95       	ret

00002b5e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj.part.15>:
		SPI_write(command_cache_read,4);
		SPI_read(buf,len);
		CS_off();
	}
	
	bool PageRead(RowAddrs* adr, uint16_t col, uint8_t*ppage, uint16_t len)
    2b5e:	af 92       	push	r10
    2b60:	bf 92       	push	r11
    2b62:	cf 92       	push	r12
    2b64:	df 92       	push	r13
    2b66:	ff 92       	push	r15
    2b68:	0f 93       	push	r16
    2b6a:	1f 93       	push	r17
    2b6c:	cf 93       	push	r28
    2b6e:	df 93       	push	r29
    2b70:	00 d0       	rcall	.+0      	; 0x2b72 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj.part.15+0x14>
    2b72:	00 d0       	rcall	.+0      	; 0x2b74 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj.part.15+0x16>
    2b74:	cd b7       	in	r28, 0x3d	; 61
    2b76:	de b7       	in	r29, 0x3e	; 62
    2b78:	6b 01       	movw	r12, r22
    2b7a:	5a 01       	movw	r10, r20
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    2b7c:	1b 82       	std	Y+3, r1	; 0x03
    2b7e:	1c 82       	std	Y+4, r1	; 0x04
    2b80:	23 e0       	ldi	r18, 0x03	; 3
    2b82:	29 83       	std	Y+1, r18	; 0x01
    2b84:	9a 83       	std	Y+2, r25	; 0x02
    2b86:	8b 83       	std	Y+3, r24	; 0x03
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    2b88:	00 e6       	ldi	r16, 0x60	; 96
    2b8a:	14 e0       	ldi	r17, 0x04	; 4
    2b8c:	80 e1       	ldi	r24, 0x10	; 16
    2b8e:	f8 2e       	mov	r15, r24
    2b90:	f8 01       	movw	r30, r16
    2b92:	f6 82       	std	Z+6, r15	; 0x06
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    2b94:	64 e0       	ldi	r22, 0x04	; 4
    2b96:	70 e0       	ldi	r23, 0x00	; 0
    2b98:	ce 01       	movw	r24, r28
    2b9a:	01 96       	adiw	r24, 0x01	; 1
    2b9c:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		SPI_read(buf,len);
    2ba0:	b5 01       	movw	r22, r10
    2ba2:	c6 01       	movw	r24, r12
    2ba4:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    2ba8:	f8 01       	movw	r30, r16
    2baa:	f5 82       	std	Z+5, r15	; 0x05
			loadCol c;
			c.col = col;
			CacheRead(&c,ppage,len);
		}
		return res;
	}
    2bac:	24 96       	adiw	r28, 0x04	; 4
    2bae:	cd bf       	out	0x3d, r28	; 61
    2bb0:	de bf       	out	0x3e, r29	; 62
    2bb2:	df 91       	pop	r29
    2bb4:	cf 91       	pop	r28
    2bb6:	1f 91       	pop	r17
    2bb8:	0f 91       	pop	r16
    2bba:	ff 90       	pop	r15
    2bbc:	df 90       	pop	r13
    2bbe:	cf 90       	pop	r12
    2bc0:	bf 90       	pop	r11
    2bc2:	af 90       	pop	r10
    2bc4:	08 95       	ret

00002bc6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.11.constprop.20>:
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    2bc6:	80 e1       	ldi	r24, 0x10	; 16
    2bc8:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2bcc:	8f e1       	ldi	r24, 0x1F	; 31
    2bce:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    2bd2:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    2bd6:	87 ff       	sbrs	r24, 7
    2bd8:	fc cf       	rjmp	.-8      	; 0x2bd2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.11.constprop.20+0xc>
		return SPI.DATA;
    2bda:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2bde:	80 ea       	ldi	r24, 0xA0	; 160
    2be0:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    2be4:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    2be8:	87 ff       	sbrs	r24, 7
    2bea:	fc cf       	rjmp	.-8      	; 0x2be4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.11.constprop.20+0x1e>
		return SPI.DATA;
    2bec:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    2bf0:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    2bf4:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    2bf8:	87 ff       	sbrs	r24, 7
    2bfa:	fc cf       	rjmp	.-8      	; 0x2bf4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.11.constprop.20+0x2e>
		return SPI.DATA;
    2bfc:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    2c00:	80 e1       	ldi	r24, 0x10	; 16
    2c02:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		CS_on();
		spi(SPI_NAND_SET_FEATURES);
		spi(addr);
		spi(data);
		CS_off();
	}
    2c06:	08 95       	ret

00002c08 <_ZL6WakeUpv>:
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    2c08:	88 e0       	ldi	r24, 0x08	; 8
    2c0a:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    bk_callback_t cb;
public: 
    
    INLN void on (void)
    {
        timout = 0;
    2c0e:	10 92 9f 42 	sts	0x429F, r1	; 0x80429f <_ZL2bk>
				if (baud < 64) return false;
			
				X2=1;
			}
		
			UART.BAUD = baud;
    2c12:	e0 e4       	ldi	r30, 0x40	; 64
    2c14:	f8 e0       	ldi	r31, 0x08	; 8
    2c16:	80 e4       	ldi	r24, 0x40	; 64
    2c18:	90 e0       	ldi	r25, 0x00	; 0
    2c1a:	80 87       	std	Z+8, r24	; 0x08
    2c1c:	91 87       	std	Z+9, r25	; 0x09

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
			else UART.CTRLB &= ~(0x03<<1);
    2c1e:	86 81       	ldd	r24, Z+6	; 0x06
    2c20:	89 7f       	andi	r24, 0xF9	; 249
    2c22:	86 83       	std	Z+6, r24	; 0x06

			//#ifndef NOINT_UART            //1024  
			TB.CCMP = (fbaudDiv1000 >= 500) ? 1024 : 35*(F_CPU/1e3)/fbaudDiv1000;
    2c24:	a0 e2       	ldi	r26, 0x20	; 32
    2c26:	bb e0       	ldi	r27, 0x0B	; 11
    2c28:	80 e0       	ldi	r24, 0x00	; 0
    2c2a:	94 e0       	ldi	r25, 0x04	; 4
    2c2c:	1c 96       	adiw	r26, 0x0c	; 12
    2c2e:	8d 93       	st	X+, r24
    2c30:	9c 93       	st	X, r25
    2c32:	1d 97       	sbiw	r26, 0x0d	; 13
			TB.CNT = 0;
    2c34:	1a 96       	adiw	r26, 0x0a	; 10
    2c36:	1d 92       	st	X+, r1
    2c38:	1c 92       	st	X, r1
    2c3a:	1b 97       	sbiw	r26, 0x0b	; 11
		PORT_t* p = getUsartPort();
		p->OUTCLR = 1 << (PINS + 3);		
	}
	INLN void setFullDuplexmode(void)
	{
		UART.CTRLA &= ~USART_LBME_bm;
    2c3c:	85 81       	ldd	r24, Z+5	; 0x05
    2c3e:	87 7f       	andi	r24, 0xF7	; 247
    2c40:	85 83       	std	Z+5, r24	; 0x05
		UART.CTRLB &= ~USART_ODME_bm;
    2c42:	86 81       	ldd	r24, Z+6	; 0x06
    2c44:	87 7f       	andi	r24, 0xF7	; 247
    2c46:	86 83       	std	Z+6, r24	; 0x06
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << PINS;
    2c48:	a0 ea       	ldi	r26, 0xA0	; 160
    2c4a:	b4 e0       	ldi	r27, 0x04	; 4
    2c4c:	81 e0       	ldi	r24, 0x01	; 1
    2c4e:	11 96       	adiw	r26, 0x01	; 1
    2c50:	8c 93       	st	X, r24
    2c52:	11 97       	sbiw	r26, 0x01	; 1
		p->OUTSET = 1 << PINS;		
    2c54:	15 96       	adiw	r26, 0x05	; 5
    2c56:	8c 93       	st	X, r24
		| USART_TXCIE_bm   /* Transmit Complete Interrupt Enable: disabled */
		);
	}
	INLN void intMode(void)
	{
		UART.STATUS = USART_RXSIE_bm | USART_RXCIE_bm | USART_TXCIE_bm;
    2c58:	80 ed       	ldi	r24, 0xD0	; 208
    2c5a:	84 83       	std	Z+4, r24	; 0x04
		UART.CTRLA |= USART_RXCIE_bm | USART_TXCIE_bm;
    2c5c:	85 81       	ldd	r24, Z+5	; 0x05
    2c5e:	80 6c       	ori	r24, 0xC0	; 192
    2c60:	85 83       	std	Z+5, r24	; 0x05
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    2c62:	86 81       	ldd	r24, Z+6	; 0x06
    2c64:	80 69       	ori	r24, 0x90	; 144
    2c66:	86 83       	std	Z+6, r24	; 0x06
}
static void WakeUp()
{
	power.On();
    bk.on();
}
    2c68:	08 95       	ret

00002c6a <ccp_write_spm.constprop.23>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_spm(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_SPM_gc, value);
    2c6a:	48 2f       	mov	r20, r24
    2c6c:	6d e9       	ldi	r22, 0x9D	; 157
    2c6e:	80 e0       	ldi	r24, 0x00	; 0
    2c70:	90 e1       	ldi	r25, 0x10	; 16
    2c72:	0c 94 10 13 	jmp	0x2620	; 0x2620 <protected_write_io>

00002c76 <_ZL22SaveState30ToEEP_Asyncv>:
    memcpy(&r[1], &eep_reis_hist.reises[0], sizeof(ereis_t)*3);
    r[0] = *reisNow;
    eep.Save(EEP_OFFSET_REIS_HIST , &r, sizeof(r));
}
static void SaveState30ToEEP_Async(void)
{
    2c76:	cf 92       	push	r12
    2c78:	df 92       	push	r13
    2c7a:	ef 92       	push	r14
    2c7c:	ff 92       	push	r15
    2c7e:	cf 93       	push	r28
    2c80:	df 93       	push	r29
    2c82:	cd b7       	in	r28, 0x3d	; 61
    2c84:	de b7       	in	r29, 0x3e	; 62
    2c86:	2d 97       	sbiw	r28, 0x0d	; 13
    2c88:	cd bf       	out	0x3d, r28	; 61
    2c8a:	de bf       	out	0x3e, r29	; 62
    eep_save_state30_t s;
    s.State = *(work_state_t*) &workData;
    2c8c:	85 e0       	ldi	r24, 0x05	; 5
    2c8e:	e0 e0       	ldi	r30, 0x00	; 0
    2c90:	f0 e4       	ldi	r31, 0x40	; 64
    2c92:	de 01       	movw	r26, r28
    2c94:	19 96       	adiw	r26, 0x09	; 9
    2c96:	01 90       	ld	r0, Z+
    2c98:	0d 92       	st	X+, r0
    2c9a:	8a 95       	dec	r24
    2c9c:	e1 f7       	brne	.-8      	; 0x2c96 <_ZL22SaveState30ToEEP_Asyncv+0x20>
  //  if (s.State.AppState == APP_WORK || s.State.AppState == APP_SET_TIME)
  //  {
        s.reis.reis = Ram.wreis.reis;
    2c9e:	e0 91 a7 42 	lds	r30, 0x42A7	; 0x8042a7 <Ram+0x5>
    2ca2:	f0 91 a8 42 	lds	r31, 0x42A8	; 0x8042a8 <Ram+0x6>
        s.reis.blocks = Ram.wreis.block;
    2ca6:	60 91 a9 42 	lds	r22, 0x42A9	; 0x8042a9 <Ram+0x7>
    2caa:	70 91 aa 42 	lds	r23, 0x42AA	; 0x8042aa <Ram+0x8>
        s.reis.startBlock = Ram.CurrReisStartBlock;
    2cae:	40 91 b6 53 	lds	r20, 0x53B6	; 0x8053b6 <Ram+0x1114>
    2cb2:	50 91 b7 53 	lds	r21, 0x53B7	; 0x8053b7 <Ram+0x1115>
        s.reis.endBlock = Ram.waddr.block;
    2cb6:	20 91 a4 42 	lds	r18, 0x42A4	; 0x8042a4 <Ram+0x2>
    2cba:	92 2f       	mov	r25, r18
    2cbc:	92 95       	swap	r25
    2cbe:	96 95       	lsr	r25
    2cc0:	96 95       	lsr	r25
    2cc2:	93 70       	andi	r25, 0x03	; 3
    2cc4:	80 91 a5 42 	lds	r24, 0x42A5	; 0x8042a5 <Ram+0x3>
    2cc8:	28 2f       	mov	r18, r24
    2cca:	22 0f       	add	r18, r18
    2ccc:	22 0f       	add	r18, r18
    2cce:	29 2b       	or	r18, r25
    2cd0:	98 2f       	mov	r25, r24
    2cd2:	92 95       	swap	r25
    2cd4:	96 95       	lsr	r25
    2cd6:	96 95       	lsr	r25
    2cd8:	93 70       	andi	r25, 0x03	; 3
    2cda:	80 91 a6 42 	lds	r24, 0x42A6	; 0x8042a6 <Ram+0x4>
    2cde:	81 70       	andi	r24, 0x01	; 1
    2ce0:	88 0f       	add	r24, r24
    2ce2:	88 0f       	add	r24, r24
    2ce4:	89 2b       	or	r24, r25
   // }
  //  else s.reis = *((ereis_t*) &Ram.LastReis);
    
	LastKadrEEPChargeUpdate = workData.time;	
    2ce6:	c0 90 01 40 	lds	r12, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    2cea:	d0 90 02 40 	lds	r13, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    2cee:	e0 90 03 40 	lds	r14, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    2cf2:	f0 90 04 40 	lds	r15, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    2cf6:	c0 92 98 42 	sts	0x4298, r12	; 0x804298 <_ZL23LastKadrEEPChargeUpdate>
    2cfa:	d0 92 99 42 	sts	0x4299, r13	; 0x804299 <_ZL23LastKadrEEPChargeUpdate+0x1>
    2cfe:	e0 92 9a 42 	sts	0x429A, r14	; 0x80429a <_ZL23LastKadrEEPChargeUpdate+0x2>
    2d02:	f0 92 9b 42 	sts	0x429B, r15	; 0x80429b <_ZL23LastKadrEEPChargeUpdate+0x3>
    }
    
	INLN bool Save_Async(uint16_t adr, void* data, uint8_t cnt)
	{
		
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    2d06:	ef 99       	sbic	0x1d, 7	; 29
    2d08:	56 c0       	rjmp	.+172    	; 0x2db6 <_ZL22SaveState30ToEEP_Asyncv+0x140>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    2d0a:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    2d0c:	e9 83       	std	Y+1, r30	; 0x01
    2d0e:	fa 83       	std	Y+2, r31	; 0x02
    2d10:	6b 83       	std	Y+3, r22	; 0x03
    2d12:	7c 83       	std	Y+4, r23	; 0x04
    2d14:	4d 83       	std	Y+5, r20	; 0x05
    2d16:	5e 83       	std	Y+6, r21	; 0x06
    2d18:	2f 83       	std	Y+7, r18	; 0x07
    2d1a:	88 87       	std	Y+8, r24	; 0x08
    2d1c:	8d e0       	ldi	r24, 0x0D	; 13
    2d1e:	fe 01       	movw	r30, r28
    2d20:	31 96       	adiw	r30, 0x01	; 1
    2d22:	af ec       	ldi	r26, 0xCF	; 207
    2d24:	b3 e5       	ldi	r27, 0x53	; 83
    2d26:	01 90       	ld	r0, Z+
    2d28:	0d 92       	st	X+, r0
    2d2a:	8a 95       	dec	r24
    2d2c:	e1 f7       	brne	.-8      	; 0x2d26 <_ZL22SaveState30ToEEP_Asyncv+0xb0>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    2d2e:	80 e2       	ldi	r24, 0x20	; 32
    2d30:	94 e1       	ldi	r25, 0x14	; 20
    2d32:	80 93 f1 53 	sts	0x53F1, r24	; 0x8053f1 <eep+0x22>
    2d36:	90 93 f2 53 	sts	0x53F2, r25	; 0x8053f2 <eep+0x23>
		writeN = cnt;
    2d3a:	8d e0       	ldi	r24, 0x0D	; 13
    2d3c:	80 93 ef 53 	sts	0x53EF, r24	; 0x8053ef <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    2d40:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2d44:	83 70       	andi	r24, 0x03	; 3
    2d46:	e1 f7       	brne	.-8      	; 0x2d40 <_ZL22SaveState30ToEEP_Asyncv+0xca>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    2d48:	8c e1       	ldi	r24, 0x1C	; 28
    2d4a:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
		GPR.GPR1 |= BUSY_GPR1_BIT;

		_beginSave(adr,data,cnt);		
		
		timout = 2;		
    2d4e:	82 e0       	ldi	r24, 0x02	; 2
    2d50:	80 93 f0 53 	sts	0x53F0, r24	; 0x8053f0 <eep+0x21>
		//   
		cli();
    2d54:	f8 94       	cli
		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    2d56:	e0 91 f1 53 	lds	r30, 0x53F1	; 0x8053f1 <eep+0x22>
    2d5a:	f0 91 f2 53 	lds	r31, 0x53F2	; 0x8053f2 <eep+0x23>
    2d5e:	10 82       	st	Z, r1
		// clear eeprom ready flag
		NVMCTRL.INTFLAGS = 1;
    2d60:	81 e0       	ldi	r24, 0x01	; 1
    2d62:	80 93 04 10 	sts	0x1004, r24	; 0x801004 <__TEXT_REGION_LENGTH__+0x7e1004>
		// erase irq Oh 
		NVMCTRL.INTCTRL = 1;
    2d66:	80 93 03 10 	sts	0x1003, r24	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		// check if eeprom not busy run erase end irq Now
		if (NVMCTRL.INTFLAGS) _isr();
    2d6a:	80 91 04 10 	lds	r24, 0x1004	; 0x801004 <__TEXT_REGION_LENGTH__+0x7e1004>
    2d6e:	88 23       	and	r24, r24
    2d70:	09 f1       	breq	.+66     	; 0x2db4 <_ZL22SaveState30ToEEP_Asyncv+0x13e>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    2d72:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    2d76:	82 e1       	ldi	r24, 0x12	; 18
    2d78:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    2d7c:	80 e0       	ldi	r24, 0x00	; 0
    2d7e:	90 91 ef 53 	lds	r25, 0x53EF	; 0x8053ef <eep+0x20>
    2d82:	89 17       	cp	r24, r25
    2d84:	98 f4       	brcc	.+38     	; 0x2dac <_ZL22SaveState30ToEEP_Asyncv+0x136>
    2d86:	a0 91 f1 53 	lds	r26, 0x53F1	; 0x8053f1 <eep+0x22>
    2d8a:	b0 91 f2 53 	lds	r27, 0x53F2	; 0x8053f2 <eep+0x23>
    2d8e:	9d 01       	movw	r18, r26
    2d90:	2f 5f       	subi	r18, 0xFF	; 255
    2d92:	3f 4f       	sbci	r19, 0xFF	; 255
    2d94:	20 93 f1 53 	sts	0x53F1, r18	; 0x8053f1 <eep+0x22>
    2d98:	30 93 f2 53 	sts	0x53F2, r19	; 0x8053f2 <eep+0x23>
    2d9c:	e8 2f       	mov	r30, r24
    2d9e:	f0 e0       	ldi	r31, 0x00	; 0
    2da0:	e1 53       	subi	r30, 0x31	; 49
    2da2:	fc 4a       	sbci	r31, 0xAC	; 172
    2da4:	90 81       	ld	r25, Z
    2da6:	9c 93       	st	X, r25
    2da8:	8f 5f       	subi	r24, 0xFF	; 255
    2daa:	e9 cf       	rjmp	.-46     	; 0x2d7e <_ZL22SaveState30ToEEP_Asyncv+0x108>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    2dac:	80 e0       	ldi	r24, 0x00	; 0
    2dae:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    2db2:	ef 98       	cbi	0x1d, 7	; 29
		NVMCTRL.INTFLAGS = 1;
		// erase irq Oh 
		NVMCTRL.INTCTRL = 1;
		// check if eeprom not busy run erase end irq Now
		if (NVMCTRL.INTFLAGS) _isr();
		sei();
    2db4:	78 94       	sei
	eep.Save_Async(EEP_OFFSET_STATE30, &s, sizeof(eep_save_state30_t));
}
    2db6:	2d 96       	adiw	r28, 0x0d	; 13
    2db8:	cd bf       	out	0x3d, r28	; 61
    2dba:	de bf       	out	0x3e, r29	; 62
    2dbc:	df 91       	pop	r29
    2dbe:	cf 91       	pop	r28
    2dc0:	ff 90       	pop	r15
    2dc2:	ef 90       	pop	r14
    2dc4:	df 90       	pop	r13
    2dc6:	cf 90       	pop	r12
    2dc8:	08 95       	ret

00002dca <_ZL15SaveDevErrInEEPj>:
    eep.Save(EEP_OFFSET_ERR_QZ, &workData.time, 4);
}
// :  
static void SaveDevErrInEEP(uint16_t Err)
{
    if (!(Err & eep_err_perif.ErrPerifMsk))
    2dca:	20 91 1c 14 	lds	r18, 0x141C	; 0x80141c <__TEXT_REGION_LENGTH__+0x7e141c>
    2dce:	30 91 1d 14 	lds	r19, 0x141D	; 0x80141d <__TEXT_REGION_LENGTH__+0x7e141d>
    2dd2:	a9 01       	movw	r20, r18
    2dd4:	48 23       	and	r20, r24
    2dd6:	59 23       	and	r21, r25
    2dd8:	45 2b       	or	r20, r21
    2dda:	09 f0       	breq	.+2      	; 0x2dde <_ZL15SaveDevErrInEEPj+0x14>
    2ddc:	47 c0       	rjmp	.+142    	; 0x2e6c <_ZL15SaveDevErrInEEPj+0xa2>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    2dde:	ef 99       	sbic	0x1d, 7	; 29
    2de0:	45 c0       	rjmp	.+138    	; 0x2e6c <_ZL15SaveDevErrInEEPj+0xa2>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    2de2:	ef 9a       	sbi	0x1d, 7	; 29
    {  
        Err |= eep_err_perif.ErrPerifMsk;
    2de4:	28 2b       	or	r18, r24
    2de6:	39 2b       	or	r19, r25
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    2de8:	20 93 cf 53 	sts	0x53CF, r18	; 0x8053cf <eep>
    2dec:	30 93 d0 53 	sts	0x53D0, r19	; 0x8053d0 <eep+0x1>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    2df0:	8c e1       	ldi	r24, 0x1C	; 28
    2df2:	94 e1       	ldi	r25, 0x14	; 20
    2df4:	80 93 f1 53 	sts	0x53F1, r24	; 0x8053f1 <eep+0x22>
    2df8:	90 93 f2 53 	sts	0x53F2, r25	; 0x8053f2 <eep+0x23>
		writeN = cnt;
    2dfc:	82 e0       	ldi	r24, 0x02	; 2
    2dfe:	80 93 ef 53 	sts	0x53EF, r24	; 0x8053ef <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    2e02:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2e06:	83 70       	andi	r24, 0x03	; 3
    2e08:	e1 f7       	brne	.-8      	; 0x2e02 <_ZL15SaveDevErrInEEPj+0x38>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    2e0a:	89 e1       	ldi	r24, 0x19	; 25
    2e0c:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    2e10:	e0 91 f1 53 	lds	r30, 0x53F1	; 0x8053f1 <eep+0x22>
    2e14:	f0 91 f2 53 	lds	r31, 0x53F2	; 0x8053f2 <eep+0x23>
    2e18:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    2e1a:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2e1e:	83 70       	andi	r24, 0x03	; 3
    2e20:	e1 f7       	brne	.-8      	; 0x2e1a <_ZL15SaveDevErrInEEPj+0x50>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    2e22:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    2e26:	82 e1       	ldi	r24, 0x12	; 18
    2e28:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    2e2c:	80 e0       	ldi	r24, 0x00	; 0
    2e2e:	90 91 ef 53 	lds	r25, 0x53EF	; 0x8053ef <eep+0x20>
    2e32:	89 17       	cp	r24, r25
    2e34:	98 f4       	brcc	.+38     	; 0x2e5c <_ZL15SaveDevErrInEEPj+0x92>
    2e36:	a0 91 f1 53 	lds	r26, 0x53F1	; 0x8053f1 <eep+0x22>
    2e3a:	b0 91 f2 53 	lds	r27, 0x53F2	; 0x8053f2 <eep+0x23>
    2e3e:	9d 01       	movw	r18, r26
    2e40:	2f 5f       	subi	r18, 0xFF	; 255
    2e42:	3f 4f       	sbci	r19, 0xFF	; 255
    2e44:	20 93 f1 53 	sts	0x53F1, r18	; 0x8053f1 <eep+0x22>
    2e48:	30 93 f2 53 	sts	0x53F2, r19	; 0x8053f2 <eep+0x23>
    2e4c:	e8 2f       	mov	r30, r24
    2e4e:	f0 e0       	ldi	r31, 0x00	; 0
    2e50:	e1 53       	subi	r30, 0x31	; 49
    2e52:	fc 4a       	sbci	r31, 0xAC	; 172
    2e54:	90 81       	ld	r25, Z
    2e56:	9c 93       	st	X, r25
    2e58:	8f 5f       	subi	r24, 0xFF	; 255
    2e5a:	e9 cf       	rjmp	.-46     	; 0x2e2e <_ZL15SaveDevErrInEEPj+0x64>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    2e5c:	80 e0       	ldi	r24, 0x00	; 0
    2e5e:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    2e62:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    2e64:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2e68:	83 70       	andi	r24, 0x03	; 3
    2e6a:	e1 f7       	brne	.-8      	; 0x2e64 <_ZL15SaveDevErrInEEPj+0x9a>
        eep.Save(EEP_OFFSET_ERR_DEV, &Err, 2);
    }
}
    2e6c:	08 95       	ret

00002e6e <_ZL9cbNANDErr13nand_errors_t>:
// :  NAND
static void SaveNANDErrInEEP(uint16_t Err)
{ 
    if (!(Err & eep_err_perif.ErrNandMsk))
    2e6e:	20 91 1e 14 	lds	r18, 0x141E	; 0x80141e <__TEXT_REGION_LENGTH__+0x7e141e>
    2e72:	30 91 1f 14 	lds	r19, 0x141F	; 0x80141f <__TEXT_REGION_LENGTH__+0x7e141f>
    2e76:	ac 01       	movw	r20, r24
    2e78:	42 23       	and	r20, r18
    2e7a:	53 23       	and	r21, r19
    2e7c:	45 2b       	or	r20, r21
    2e7e:	09 f0       	breq	.+2      	; 0x2e82 <_ZL9cbNANDErr13nand_errors_t+0x14>
    2e80:	47 c0       	rjmp	.+142    	; 0x2f10 <_ZL9cbNANDErr13nand_errors_t+0xa2>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    2e82:	ef 99       	sbic	0x1d, 7	; 29
    2e84:	45 c0       	rjmp	.+138    	; 0x2f10 <_ZL9cbNANDErr13nand_errors_t+0xa2>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    2e86:	ef 9a       	sbi	0x1d, 7	; 29
    {  
        Err |= eep_err_perif.ErrNandMsk;
    2e88:	82 2b       	or	r24, r18
    2e8a:	93 2b       	or	r25, r19
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    2e8c:	80 93 cf 53 	sts	0x53CF, r24	; 0x8053cf <eep>
    2e90:	90 93 d0 53 	sts	0x53D0, r25	; 0x8053d0 <eep+0x1>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    2e94:	8e e1       	ldi	r24, 0x1E	; 30
    2e96:	94 e1       	ldi	r25, 0x14	; 20
    2e98:	80 93 f1 53 	sts	0x53F1, r24	; 0x8053f1 <eep+0x22>
    2e9c:	90 93 f2 53 	sts	0x53F2, r25	; 0x8053f2 <eep+0x23>
		writeN = cnt;
    2ea0:	82 e0       	ldi	r24, 0x02	; 2
    2ea2:	80 93 ef 53 	sts	0x53EF, r24	; 0x8053ef <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    2ea6:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2eaa:	83 70       	andi	r24, 0x03	; 3
    2eac:	e1 f7       	brne	.-8      	; 0x2ea6 <_ZL9cbNANDErr13nand_errors_t+0x38>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    2eae:	89 e1       	ldi	r24, 0x19	; 25
    2eb0:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    2eb4:	e0 91 f1 53 	lds	r30, 0x53F1	; 0x8053f1 <eep+0x22>
    2eb8:	f0 91 f2 53 	lds	r31, 0x53F2	; 0x8053f2 <eep+0x23>
    2ebc:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    2ebe:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2ec2:	83 70       	andi	r24, 0x03	; 3
    2ec4:	e1 f7       	brne	.-8      	; 0x2ebe <_ZL9cbNANDErr13nand_errors_t+0x50>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    2ec6:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    2eca:	82 e1       	ldi	r24, 0x12	; 18
    2ecc:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    2ed0:	80 e0       	ldi	r24, 0x00	; 0
    2ed2:	90 91 ef 53 	lds	r25, 0x53EF	; 0x8053ef <eep+0x20>
    2ed6:	89 17       	cp	r24, r25
    2ed8:	98 f4       	brcc	.+38     	; 0x2f00 <_ZL9cbNANDErr13nand_errors_t+0x92>
    2eda:	a0 91 f1 53 	lds	r26, 0x53F1	; 0x8053f1 <eep+0x22>
    2ede:	b0 91 f2 53 	lds	r27, 0x53F2	; 0x8053f2 <eep+0x23>
    2ee2:	9d 01       	movw	r18, r26
    2ee4:	2f 5f       	subi	r18, 0xFF	; 255
    2ee6:	3f 4f       	sbci	r19, 0xFF	; 255
    2ee8:	20 93 f1 53 	sts	0x53F1, r18	; 0x8053f1 <eep+0x22>
    2eec:	30 93 f2 53 	sts	0x53F2, r19	; 0x8053f2 <eep+0x23>
    2ef0:	e8 2f       	mov	r30, r24
    2ef2:	f0 e0       	ldi	r31, 0x00	; 0
    2ef4:	e1 53       	subi	r30, 0x31	; 49
    2ef6:	fc 4a       	sbci	r31, 0xAC	; 172
    2ef8:	90 81       	ld	r25, Z
    2efa:	9c 93       	st	X, r25
    2efc:	8f 5f       	subi	r24, 0xFF	; 255
    2efe:	e9 cf       	rjmp	.-46     	; 0x2ed2 <_ZL9cbNANDErr13nand_errors_t+0x64>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    2f00:	80 e0       	ldi	r24, 0x00	; 0
    2f02:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    2f06:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    2f08:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2f0c:	83 70       	andi	r24, 0x03	; 3
    2f0e:	e1 f7       	brne	.-8      	; 0x2f08 <_ZL9cbNANDErr13nand_errors_t+0x9a>


static void cbNANDErr(nand_errors_t e)
{
   SaveNANDErrInEEP(e); 
}
    2f10:	08 95       	ret

00002f12 <__vector_36>:
#define NO_POWER_LEN (sizeof(uint32_t)+sizeof(uint8_t) + sizeof(ais21h_t))
#define EEP_UPDATE_KADRS 900 //30min
#define DEFAULT_KADR -100000000
#define WDTO_N WDTO_250MS

EEPROM_T(eep);
    2f12:	1f 92       	push	r1
    2f14:	0f 92       	push	r0
    2f16:	0f b6       	in	r0, 0x3f	; 63
    2f18:	0f 92       	push	r0
    2f1a:	11 24       	eor	r1, r1
    2f1c:	0b b6       	in	r0, 0x3b	; 59
    2f1e:	0f 92       	push	r0
    2f20:	2f 93       	push	r18
    2f22:	3f 93       	push	r19
    2f24:	4f 93       	push	r20
    2f26:	5f 93       	push	r21
    2f28:	6f 93       	push	r22
    2f2a:	7f 93       	push	r23
    2f2c:	8f 93       	push	r24
    2f2e:	9f 93       	push	r25
    2f30:	af 93       	push	r26
    2f32:	bf 93       	push	r27
    2f34:	ef 93       	push	r30
    2f36:	ff 93       	push	r31
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    2f38:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    2f3c:	82 e1       	ldi	r24, 0x12	; 18
    2f3e:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    2f42:	80 e0       	ldi	r24, 0x00	; 0
    2f44:	90 91 ef 53 	lds	r25, 0x53EF	; 0x8053ef <eep+0x20>
    2f48:	89 17       	cp	r24, r25
    2f4a:	98 f4       	brcc	.+38     	; 0x2f72 <__vector_36+0x60>
    2f4c:	a0 91 f1 53 	lds	r26, 0x53F1	; 0x8053f1 <eep+0x22>
    2f50:	b0 91 f2 53 	lds	r27, 0x53F2	; 0x8053f2 <eep+0x23>
    2f54:	9d 01       	movw	r18, r26
    2f56:	2f 5f       	subi	r18, 0xFF	; 255
    2f58:	3f 4f       	sbci	r19, 0xFF	; 255
    2f5a:	20 93 f1 53 	sts	0x53F1, r18	; 0x8053f1 <eep+0x22>
    2f5e:	30 93 f2 53 	sts	0x53F2, r19	; 0x8053f2 <eep+0x23>
    2f62:	e8 2f       	mov	r30, r24
    2f64:	f0 e0       	ldi	r31, 0x00	; 0
    2f66:	e1 53       	subi	r30, 0x31	; 49
    2f68:	fc 4a       	sbci	r31, 0xAC	; 172
    2f6a:	90 81       	ld	r25, Z
    2f6c:	9c 93       	st	X, r25
    2f6e:	8f 5f       	subi	r24, 0xFF	; 255
    2f70:	e9 cf       	rjmp	.-46     	; 0x2f44 <__vector_36+0x32>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    2f72:	80 e0       	ldi	r24, 0x00	; 0
    2f74:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    2f78:	ef 98       	cbi	0x1d, 7	; 29
    2f7a:	ff 91       	pop	r31
    2f7c:	ef 91       	pop	r30
    2f7e:	bf 91       	pop	r27
    2f80:	af 91       	pop	r26
    2f82:	9f 91       	pop	r25
    2f84:	8f 91       	pop	r24
    2f86:	7f 91       	pop	r23
    2f88:	6f 91       	pop	r22
    2f8a:	5f 91       	pop	r21
    2f8c:	4f 91       	pop	r20
    2f8e:	3f 91       	pop	r19
    2f90:	2f 91       	pop	r18
    2f92:	0f 90       	pop	r0
    2f94:	0b be       	out	0x3b, r0	; 59
    2f96:	0f 90       	pop	r0
    2f98:	0f be       	out	0x3f, r0	; 63
    2f9a:	0f 90       	pop	r0
    2f9c:	1f 90       	pop	r1
    2f9e:	18 95       	reti

00002fa0 <__vector_1>:
INST_CLOCK;
    2fa0:	1f 92       	push	r1
    2fa2:	0f 92       	push	r0
    2fa4:	0f b6       	in	r0, 0x3f	; 63
    2fa6:	0f 92       	push	r0
    2fa8:	11 24       	eor	r1, r1
    2faa:	0b b6       	in	r0, 0x3b	; 59
    2fac:	0f 92       	push	r0
    2fae:	2f 93       	push	r18
    2fb0:	3f 93       	push	r19
    2fb2:	4f 93       	push	r20
    2fb4:	5f 93       	push	r21
    2fb6:	6f 93       	push	r22
    2fb8:	7f 93       	push	r23
    2fba:	8f 93       	push	r24
    2fbc:	9f 93       	push	r25
    2fbe:	af 93       	push	r26
    2fc0:	bf 93       	push	r27
    2fc2:	ef 93       	push	r30
    2fc4:	ff 93       	push	r31
    2fc6:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
    2fca:	80 ff       	sbrs	r24, 0
    2fcc:	13 c0       	rjmp	.+38     	; 0x2ff4 <__vector_1+0x54>
		GPR.GPR0 |= 0x80;
	}
  }
	INLN void _nmi(void)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    2fce:	64 e1       	ldi	r22, 0x14	; 20
    2fd0:	88 e6       	ldi	r24, 0x68	; 104
    2fd2:	90 e0       	ldi	r25, 0x00	; 0
    2fd4:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc       /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    2fd8:	60 e0       	ldi	r22, 0x00	; 0
    2fda:	80 e6       	ldi	r24, 0x60	; 96
    2fdc:	90 e0       	ldi	r25, 0x00	; 0
    2fde:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);
		
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    2fe2:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    2fe6:	80 fd       	sbrc	r24, 0
    2fe8:	fc cf       	rjmp	.-8      	; 0x2fe2 <__vector_1+0x42>
		
		/* Clear the CFD interrupt flag */
		CLKCTRL.MCLKINTFLAGS = CLKCTRL_CFD_bm;		
    2fea:	81 e0       	ldi	r24, 0x01	; 1
    2fec:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
					
		QzError = true;
    2ff0:	80 93 cd 53 	sts	0x53CD, r24	; 0x8053cd <Clock+0x1>
    2ff4:	ff 91       	pop	r31
    2ff6:	ef 91       	pop	r30
    2ff8:	bf 91       	pop	r27
    2ffa:	af 91       	pop	r26
    2ffc:	9f 91       	pop	r25
    2ffe:	8f 91       	pop	r24
    3000:	7f 91       	pop	r23
    3002:	6f 91       	pop	r22
    3004:	5f 91       	pop	r21
    3006:	4f 91       	pop	r20
    3008:	3f 91       	pop	r19
    300a:	2f 91       	pop	r18
    300c:	0f 90       	pop	r0
    300e:	0b be       	out	0x3b, r0	; 59
    3010:	0f 90       	pop	r0
    3012:	0f be       	out	0x3f, r0	; 63
    3014:	0f 90       	pop	r0
    3016:	1f 90       	pop	r1
    3018:	18 95       	reti

0000301a <__vector_9>:
    301a:	1f 92       	push	r1
    301c:	0f 92       	push	r0
    301e:	0f b6       	in	r0, 0x3f	; 63
    3020:	0f 92       	push	r0
    3022:	11 24       	eor	r1, r1
    3024:	8f 93       	push	r24
		else return false;
	}
   
  INLN void _ovf(void)
  {
	TCA.SINGLE.INTFLAGS = TCA_SINGLE_OVF_bm;
    3026:	81 e0       	ldi	r24, 0x01	; 1
    3028:	80 93 0b 0a 	sts	0x0A0B, r24	; 0x800a0b <__TEXT_REGION_LENGTH__+0x7e0a0b>
	GPR.GPR0 |= 0x40;
    302c:	e6 9a       	sbi	0x1c, 6	; 28
	if (--s2cnt == 0)
    302e:	80 91 cc 53 	lds	r24, 0x53CC	; 0x8053cc <Clock>
    3032:	81 50       	subi	r24, 0x01	; 1
    3034:	41 f0       	breq	.+16     	; 0x3046 <__vector_9+0x2c>
    3036:	80 93 cc 53 	sts	0x53CC, r24	; 0x8053cc <Clock>
    303a:	8f 91       	pop	r24
    303c:	0f 90       	pop	r0
    303e:	0f be       	out	0x3f, r0	; 63
    3040:	0f 90       	pop	r0
    3042:	1f 90       	pop	r1
    3044:	18 95       	reti
	{
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    3046:	80 e4       	ldi	r24, 0x40	; 64
    3048:	80 93 cc 53 	sts	0x53CC, r24	; 0x8053cc <Clock>
		GPR.GPR0 |= 0x80;
    304c:	e7 9a       	sbi	0x1c, 7	; 28
    304e:	f5 cf       	rjmp	.-22     	; 0x303a <__vector_9+0x20>

00003050 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE12markBadBlockEj>:
		uint8_t cmdadr[4] = {SPI_NAND_PROGRAM_EXEC, a.B[2],a.B[1],a.B[0]};
		SPI_write(cmdadr,4);
		CS_off();
		return waitRDY(10);
	}	
	bool markBadBlock(uint16_t block)
    3050:	cf 92       	push	r12
    3052:	df 92       	push	r13
    3054:	ef 92       	push	r14
    3056:	ff 92       	push	r15
    3058:	1f 93       	push	r17
    305a:	cf 93       	push	r28
    305c:	df 93       	push	r29
    305e:	cd b7       	in	r28, 0x3d	; 61
    3060:	de b7       	in	r29, 0x3e	; 62
    3062:	27 97       	sbiw	r28, 0x07	; 7
    3064:	cd bf       	out	0x3d, r28	; 61
    3066:	de bf       	out	0x3e, r29	; 62
    3068:	6c 01       	movw	r12, r24
    306a:	7b 01       	movw	r14, r22
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    306c:	80 e1       	ldi	r24, 0x10	; 16
    306e:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3072:	86 e0       	ldi	r24, 0x06	; 6
    3074:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3078:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    307c:	87 ff       	sbrs	r24, 7
    307e:	fc cf       	rjmp	.-8      	; 0x3078 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE12markBadBlockEj+0x28>
		return SPI.DATA;
    3080:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    3084:	10 e1       	ldi	r17, 0x10	; 16
    3086:	10 93 65 04 	sts	0x0465, r17	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    308a:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	{
		writeEna();
		CS_on();
		uColAddrs c;
		c.col.col = PAGE_DATA_SIZE;
		uint8_t command_load[3] = {SPI_NAND_PROGRAM_LOAD_X1, c.B[1], c.B[0]};
    308e:	1f 82       	std	Y+7, r1	; 0x07
    3090:	82 e0       	ldi	r24, 0x02	; 2
    3092:	8d 83       	std	Y+5, r24	; 0x05
    3094:	1e 83       	std	Y+6, r17	; 0x06
		SPI_write(command_load,3);
    3096:	63 e0       	ldi	r22, 0x03	; 3
    3098:	70 e0       	ldi	r23, 0x00	; 0
    309a:	ce 01       	movw	r24, r28
    309c:	05 96       	adiw	r24, 0x05	; 5
    309e:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		SPI_write((uint8_t*)"\0",1);
    30a2:	61 e0       	ldi	r22, 0x01	; 1
    30a4:	70 e0       	ldi	r23, 0x00	; 0
    30a6:	81 e8       	ldi	r24, 0x81	; 129
    30a8:	90 e4       	ldi	r25, 0x40	; 64
    30aa:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    30ae:	10 93 65 04 	sts	0x0465, r17	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    30b2:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		SPI_write((uint8_t*)"\0",1);
		CS_off();
		CS_on();
		uRowAddrs a;
		a.row.page = 0;
		a.row.block = block;
    30b6:	87 e0       	ldi	r24, 0x07	; 7
    30b8:	f8 22       	and	r15, r24
    30ba:	9e 2d       	mov	r25, r14
    30bc:	92 95       	swap	r25
    30be:	99 0f       	add	r25, r25
    30c0:	99 0f       	add	r25, r25
    30c2:	90 7c       	andi	r25, 0xC0	; 192
    30c4:	f2 fa       	bst	r15, 2
    30c6:	88 27       	eor	r24, r24
    30c8:	80 f9       	bld	r24, 0
		uint8_t cmdadr[4] = {SPI_NAND_PROGRAM_EXEC, a.B[2],a.B[1],a.B[0]};
    30ca:	19 83       	std	Y+1, r17	; 0x01
    30cc:	8a 83       	std	Y+2, r24	; 0x02
    30ce:	2e 2d       	mov	r18, r14
    30d0:	26 95       	lsr	r18
    30d2:	26 95       	lsr	r18
    30d4:	8f 2d       	mov	r24, r15
    30d6:	82 95       	swap	r24
    30d8:	88 0f       	add	r24, r24
    30da:	88 0f       	add	r24, r24
    30dc:	80 7c       	andi	r24, 0xC0	; 192
    30de:	82 2b       	or	r24, r18
    30e0:	8b 83       	std	Y+3, r24	; 0x03
    30e2:	9c 83       	std	Y+4, r25	; 0x04
		SPI_write(cmdadr,4);
    30e4:	64 e0       	ldi	r22, 0x04	; 4
    30e6:	70 e0       	ldi	r23, 0x00	; 0
    30e8:	ce 01       	movw	r24, r28
    30ea:	01 96       	adiw	r24, 0x01	; 1
    30ec:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    30f0:	10 93 65 04 	sts	0x0465, r17	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		a.row.page = 0;
		a.row.block = block;
		uint8_t cmdadr[4] = {SPI_NAND_PROGRAM_EXEC, a.B[2],a.B[1],a.B[0]};
		SPI_write(cmdadr,4);
		CS_off();
		return waitRDY(10);
    30f4:	6a e0       	ldi	r22, 0x0A	; 10
    30f6:	70 e0       	ldi	r23, 0x00	; 0
    30f8:	c6 01       	movw	r24, r12
    30fa:	87 5d       	subi	r24, 0xD7	; 215
    30fc:	9e 4e       	sbci	r25, 0xEE	; 238
    30fe:	0e 94 61 15 	call	0x2ac2	; 0x2ac2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10>
	}
    3102:	27 96       	adiw	r28, 0x07	; 7
    3104:	cd bf       	out	0x3d, r28	; 61
    3106:	de bf       	out	0x3e, r29	; 62
    3108:	df 91       	pop	r29
    310a:	cf 91       	pop	r28
    310c:	1f 91       	pop	r17
    310e:	ff 90       	pop	r15
    3110:	ef 90       	pop	r14
    3112:	df 90       	pop	r13
    3114:	cf 90       	pop	r12
    3116:	08 95       	ret

00003118 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE21BlockEraseWithMarkBadEj>:
			lastStatus |= SPI_NAND_EF;
		}
		#endif
		return res;
	}
	bool BlockEraseWithMarkBad(uint16_t block)
    3118:	cf 92       	push	r12
    311a:	df 92       	push	r13
    311c:	ef 92       	push	r14
    311e:	ff 92       	push	r15
    3120:	0f 93       	push	r16
    3122:	1f 93       	push	r17
    3124:	cf 93       	push	r28
    3126:	df 93       	push	r29
    3128:	00 d0       	rcall	.+0      	; 0x312a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE21BlockEraseWithMarkBadEj+0x12>
    312a:	00 d0       	rcall	.+0      	; 0x312c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE21BlockEraseWithMarkBadEj+0x14>
    312c:	cd b7       	in	r28, 0x3d	; 61
    312e:	de b7       	in	r29, 0x3e	; 62
    3130:	7c 01       	movw	r14, r24
    3132:	6b 01       	movw	r12, r22
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3134:	80 e1       	ldi	r24, 0x10	; 16
    3136:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    313a:	86 e0       	ldi	r24, 0x06	; 6
    313c:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3140:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3144:	87 ff       	sbrs	r24, 7
    3146:	fc cf       	rjmp	.-8      	; 0x3140 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE21BlockEraseWithMarkBadEj+0x28>
		return SPI.DATA;
    3148:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    314c:	10 e1       	ldi	r17, 0x10	; 16
    314e:	10 93 65 04 	sts	0x0465, r17	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3152:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN bool _BlErase(uint16_t block)
	{
		writeEna();
		CS_on();
		uRowAddrs a={0};
		a.row.block = block;
    3156:	c6 01       	movw	r24, r12
    3158:	97 70       	andi	r25, 0x07	; 7
    315a:	28 2f       	mov	r18, r24
    315c:	22 95       	swap	r18
    315e:	22 0f       	add	r18, r18
    3160:	22 0f       	add	r18, r18
    3162:	20 7c       	andi	r18, 0xC0	; 192
    3164:	92 fb       	bst	r25, 2
    3166:	33 27       	eor	r19, r19
    3168:	30 f9       	bld	r19, 0
		uint8_t cmdadr[4] = {SPI_NAND_BLOCK_ERASE, a.B[2],a.B[1],a.B[0]};
    316a:	48 ed       	ldi	r20, 0xD8	; 216
    316c:	49 83       	std	Y+1, r20	; 0x01
    316e:	3a 83       	std	Y+2, r19	; 0x02
    3170:	38 2f       	mov	r19, r24
    3172:	36 95       	lsr	r19
    3174:	36 95       	lsr	r19
    3176:	89 2f       	mov	r24, r25
    3178:	82 95       	swap	r24
    317a:	88 0f       	add	r24, r24
    317c:	88 0f       	add	r24, r24
    317e:	80 7c       	andi	r24, 0xC0	; 192
    3180:	83 2b       	or	r24, r19
    3182:	8b 83       	std	Y+3, r24	; 0x03
    3184:	2c 83       	std	Y+4, r18	; 0x04
		SPI_write(cmdadr,4);
    3186:	64 e0       	ldi	r22, 0x04	; 4
    3188:	70 e0       	ldi	r23, 0x00	; 0
    318a:	ce 01       	movw	r24, r28
    318c:	01 96       	adiw	r24, 0x01	; 1
    318e:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    3192:	10 93 65 04 	sts	0x0465, r17	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		uRowAddrs a={0};
		a.row.block = block;
		uint8_t cmdadr[4] = {SPI_NAND_BLOCK_ERASE, a.B[2],a.B[1],a.B[0]};
		SPI_write(cmdadr,4);
		CS_off();
		bool res = waitRDY(110);
    3196:	87 01       	movw	r16, r14
    3198:	07 5d       	subi	r16, 0xD7	; 215
    319a:	1e 4e       	sbci	r17, 0xEE	; 238
    319c:	6e e6       	ldi	r22, 0x6E	; 110
    319e:	70 e0       	ldi	r23, 0x00	; 0
    31a0:	c8 01       	movw	r24, r16
    31a2:	0e 94 61 15 	call	0x2ac2	; 0x2ac2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10>
		#endif
		return res;
	}
	bool BlockEraseWithMarkBad(uint16_t block)
	{
		if (!_BlErase(block) || (lastStatus & SPI_NAND_EF) != 0)
    31a6:	88 23       	and	r24, r24
    31a8:	21 f0       	breq	.+8      	; 0x31b2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE21BlockEraseWithMarkBadEj+0x9a>
    31aa:	f8 01       	movw	r30, r16
    31ac:	90 81       	ld	r25, Z
    31ae:	92 ff       	sbrs	r25, 2
    31b0:	05 c0       	rjmp	.+10     	; 0x31bc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE21BlockEraseWithMarkBadEj+0xa4>
		{
			markBadBlock(block);
    31b2:	b6 01       	movw	r22, r12
    31b4:	c7 01       	movw	r24, r14
    31b6:	0e 94 28 18 	call	0x3050	; 0x3050 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE12markBadBlockEj>
			return false;
    31ba:	80 e0       	ldi	r24, 0x00	; 0
		}
		else return true;
	}
    31bc:	24 96       	adiw	r28, 0x04	; 4
    31be:	cd bf       	out	0x3d, r28	; 61
    31c0:	de bf       	out	0x3e, r29	; 62
    31c2:	df 91       	pop	r29
    31c4:	cf 91       	pop	r28
    31c6:	1f 91       	pop	r17
    31c8:	0f 91       	pop	r16
    31ca:	ff 90       	pop	r15
    31cc:	ef 90       	pop	r14
    31ce:	df 90       	pop	r13
    31d0:	cf 90       	pop	r12
    31d2:	08 95       	ret

000031d4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs>:
		}		
		CS_off();		
		return false;
	}	
	
	bool BeginPageRead(RowAddrs* adr)
    31d4:	cf 92       	push	r12
    31d6:	df 92       	push	r13
    31d8:	ff 92       	push	r15
    31da:	0f 93       	push	r16
    31dc:	1f 93       	push	r17
    31de:	cf 93       	push	r28
    31e0:	df 93       	push	r29
    31e2:	00 d0       	rcall	.+0      	; 0x31e4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs+0x10>
    31e4:	00 d0       	rcall	.+0      	; 0x31e6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs+0x12>
    31e6:	cd b7       	in	r28, 0x3d	; 61
    31e8:	de b7       	in	r29, 0x3e	; 62
    31ea:	6c 01       	movw	r12, r24
    31ec:	fb 01       	movw	r30, r22
	{
		uRowAddrs* a = (uRowAddrs*)adr;
		uint8_t cmdadr[4] = {SPI_NAND_PAGE_READ, a->B[2],a->B[1],a->B[0]};
    31ee:	83 e1       	ldi	r24, 0x13	; 19
    31f0:	89 83       	std	Y+1, r24	; 0x01
    31f2:	82 81       	ldd	r24, Z+2	; 0x02
    31f4:	8a 83       	std	Y+2, r24	; 0x02
    31f6:	81 81       	ldd	r24, Z+1	; 0x01
    31f8:	8b 83       	std	Y+3, r24	; 0x03
    31fa:	80 81       	ld	r24, Z
    31fc:	8c 83       	std	Y+4, r24	; 0x04
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    31fe:	00 e6       	ldi	r16, 0x60	; 96
    3200:	14 e0       	ldi	r17, 0x04	; 4
    3202:	80 e1       	ldi	r24, 0x10	; 16
    3204:	f8 2e       	mov	r15, r24
    3206:	f8 01       	movw	r30, r16
    3208:	f6 82       	std	Z+6, r15	; 0x06
	bool BeginPageRead(RowAddrs* adr)
	{
		uRowAddrs* a = (uRowAddrs*)adr;
		uint8_t cmdadr[4] = {SPI_NAND_PAGE_READ, a->B[2],a->B[1],a->B[0]};
		CS_on();
		SPI_write(cmdadr,4);
    320a:	64 e0       	ldi	r22, 0x04	; 4
    320c:	70 e0       	ldi	r23, 0x00	; 0
    320e:	ce 01       	movw	r24, r28
    3210:	01 96       	adiw	r24, 0x01	; 1
    3212:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    3216:	f8 01       	movw	r30, r16
    3218:	f5 82       	std	Z+5, r15	; 0x05
		uRowAddrs* a = (uRowAddrs*)adr;
		uint8_t cmdadr[4] = {SPI_NAND_PAGE_READ, a->B[2],a->B[1],a->B[0]};
		CS_on();
		SPI_write(cmdadr,4);
		CS_off();
		return waitRDY(10);
    321a:	6a e0       	ldi	r22, 0x0A	; 10
    321c:	70 e0       	ldi	r23, 0x00	; 0
    321e:	c6 01       	movw	r24, r12
    3220:	87 5d       	subi	r24, 0xD7	; 215
    3222:	9e 4e       	sbci	r25, 0xEE	; 238
    3224:	0e 94 61 15 	call	0x2ac2	; 0x2ac2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10>
	}
    3228:	24 96       	adiw	r28, 0x04	; 4
    322a:	cd bf       	out	0x3d, r28	; 61
    322c:	de bf       	out	0x3e, r29	; 62
    322e:	df 91       	pop	r29
    3230:	cf 91       	pop	r28
    3232:	1f 91       	pop	r17
    3234:	0f 91       	pop	r16
    3236:	ff 90       	pop	r15
    3238:	df 90       	pop	r13
    323a:	cf 90       	pop	r12
    323c:	08 95       	ret

0000323e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv>:
		uint8_t bad = 0xAA;
		if (!PageRead(&a,BAD_BLOCK_BYTE, &bad, 1) || (bad != 0xFF)) return false;
		
		return BlockEraseWithMarkBad(block);
	}
	bool EraseToGood(void)
    323e:	cf 92       	push	r12
    3240:	df 92       	push	r13
    3242:	ef 92       	push	r14
    3244:	ff 92       	push	r15
    3246:	0f 93       	push	r16
    3248:	1f 93       	push	r17
    324a:	cf 93       	push	r28
    324c:	df 93       	push	r29
    324e:	00 d0       	rcall	.+0      	; 0x3250 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv+0x12>
    3250:	00 d0       	rcall	.+0      	; 0x3252 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv+0x14>
    3252:	cd b7       	in	r28, 0x3d	; 61
    3254:	de b7       	in	r29, 0x3e	; 62
    3256:	8c 01       	movw	r16, r24
    3258:	98 e2       	ldi	r25, 0x28	; 40
    325a:	e9 2e       	mov	r14, r25
	}
	INLN bool _ChekEraseMarkBad(uint16_t block)
	{
		RowAddrs a ={0};
		a.block = block;
		uint8_t bad = 0xAA;
    325c:	2a ea       	ldi	r18, 0xAA	; 170
    325e:	d2 2e       	mov	r13, r18
	}
	bool EraseToGood(void)
	{
		for(uint8_t i=0; i<40; i++)
		{
			if(_ChekEraseMarkBad(waddr.block)) return true;			
    3260:	f8 01       	movw	r30, r16
    3262:	c2 80       	ldd	r12, Z+2	; 0x02
    3264:	c2 94       	swap	r12
    3266:	c6 94       	lsr	r12
    3268:	c6 94       	lsr	r12
    326a:	83 e0       	ldi	r24, 0x03	; 3
    326c:	c8 22       	and	r12, r24
    326e:	f3 80       	ldd	r15, Z+3	; 0x03
    3270:	8f 2d       	mov	r24, r15
    3272:	88 0f       	add	r24, r24
    3274:	88 0f       	add	r24, r24
    3276:	c8 2a       	or	r12, r24
    3278:	8f 2d       	mov	r24, r15
    327a:	82 95       	swap	r24
    327c:	86 95       	lsr	r24
    327e:	86 95       	lsr	r24
    3280:	83 70       	andi	r24, 0x03	; 3
    3282:	f4 80       	ldd	r15, Z+4	; 0x04
    3284:	ff 2d       	mov	r31, r15
    3286:	f1 70       	andi	r31, 0x01	; 1
    3288:	ff 2e       	mov	r15, r31
    328a:	ff 0c       	add	r15, r15
    328c:	ff 0c       	add	r15, r15
    328e:	f8 2a       	or	r15, r24
		}
		else return true;
	}
	INLN bool _ChekEraseMarkBad(uint16_t block)
	{
		RowAddrs a ={0};
    3290:	19 82       	std	Y+1, r1	; 0x01
    3292:	1a 82       	std	Y+2, r1	; 0x02
    3294:	1b 82       	std	Y+3, r1	; 0x03
		a.block = block;
    3296:	8c 2d       	mov	r24, r12
    3298:	82 95       	swap	r24
    329a:	88 0f       	add	r24, r24
    329c:	88 0f       	add	r24, r24
    329e:	80 7c       	andi	r24, 0xC0	; 192
    32a0:	89 83       	std	Y+1, r24	; 0x01
    32a2:	9f 2d       	mov	r25, r15
    32a4:	92 95       	swap	r25
    32a6:	99 0f       	add	r25, r25
    32a8:	99 0f       	add	r25, r25
    32aa:	90 7c       	andi	r25, 0xC0	; 192
    32ac:	8c 2d       	mov	r24, r12
    32ae:	86 95       	lsr	r24
    32b0:	86 95       	lsr	r24
    32b2:	89 2b       	or	r24, r25
    32b4:	8a 83       	std	Y+2, r24	; 0x02
    32b6:	9f 2d       	mov	r25, r15
    32b8:	96 95       	lsr	r25
    32ba:	96 95       	lsr	r25
    32bc:	8b 81       	ldd	r24, Y+3	; 0x03
    32be:	8e 7f       	andi	r24, 0xFE	; 254
    32c0:	89 2b       	or	r24, r25
    32c2:	8b 83       	std	Y+3, r24	; 0x03
		uint8_t bad = 0xAA;
    32c4:	dc 82       	std	Y+4, r13	; 0x04
		CS_off();
	}
	
	bool PageRead(RowAddrs* adr, uint16_t col, uint8_t*ppage, uint16_t len)
	{
		bool res = BeginPageRead(adr);
    32c6:	be 01       	movw	r22, r28
    32c8:	6f 5f       	subi	r22, 0xFF	; 255
    32ca:	7f 4f       	sbci	r23, 0xFF	; 255
    32cc:	c8 01       	movw	r24, r16
    32ce:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs>
		if (res) 
    32d2:	88 23       	and	r24, r24
    32d4:	99 f0       	breq	.+38     	; 0x32fc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv+0xbe>
    32d6:	41 e0       	ldi	r20, 0x01	; 1
    32d8:	50 e0       	ldi	r21, 0x00	; 0
    32da:	be 01       	movw	r22, r28
    32dc:	6c 5f       	subi	r22, 0xFC	; 252
    32de:	7f 4f       	sbci	r23, 0xFF	; 255
    32e0:	80 e0       	ldi	r24, 0x00	; 0
    32e2:	90 e1       	ldi	r25, 0x10	; 16
    32e4:	0e 94 af 15 	call	0x2b5e	; 0x2b5e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj.part.15>
	INLN bool _ChekEraseMarkBad(uint16_t block)
	{
		RowAddrs a ={0};
		a.block = block;
		uint8_t bad = 0xAA;
		if (!PageRead(&a,BAD_BLOCK_BYTE, &bad, 1) || (bad != 0xFF)) return false;
    32e8:	8c 81       	ldd	r24, Y+4	; 0x04
    32ea:	8f 3f       	cpi	r24, 0xFF	; 255
    32ec:	39 f4       	brne	.+14     	; 0x32fc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv+0xbe>
		
		return BlockEraseWithMarkBad(block);
    32ee:	6c 2d       	mov	r22, r12
    32f0:	7f 2d       	mov	r23, r15
    32f2:	c8 01       	movw	r24, r16
    32f4:	0e 94 8c 18 	call	0x3118	; 0x3118 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE21BlockEraseWithMarkBadEj>
	}
	bool EraseToGood(void)
	{
		for(uint8_t i=0; i<40; i++)
		{
			if(_ChekEraseMarkBad(waddr.block)) return true;			
    32f8:	81 11       	cpse	r24, r1
    32fa:	36 c0       	rjmp	.+108    	; 0x3368 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv+0x12a>
			waddr.block++;
    32fc:	f8 01       	movw	r30, r16
    32fe:	32 81       	ldd	r19, Z+2	; 0x02
    3300:	43 2f       	mov	r20, r19
    3302:	42 95       	swap	r20
    3304:	46 95       	lsr	r20
    3306:	46 95       	lsr	r20
    3308:	43 70       	andi	r20, 0x03	; 3
    330a:	23 81       	ldd	r18, Z+3	; 0x03
    330c:	52 2f       	mov	r21, r18
    330e:	55 0f       	add	r21, r21
    3310:	55 0f       	add	r21, r21
    3312:	85 2f       	mov	r24, r21
    3314:	84 2b       	or	r24, r20
    3316:	42 2f       	mov	r20, r18
    3318:	42 95       	swap	r20
    331a:	46 95       	lsr	r20
    331c:	46 95       	lsr	r20
    331e:	43 70       	andi	r20, 0x03	; 3
    3320:	24 81       	ldd	r18, Z+4	; 0x04
    3322:	52 2f       	mov	r21, r18
    3324:	51 70       	andi	r21, 0x01	; 1
    3326:	55 0f       	add	r21, r21
    3328:	55 0f       	add	r21, r21
    332a:	95 2f       	mov	r25, r21
    332c:	94 2b       	or	r25, r20
    332e:	01 96       	adiw	r24, 0x01	; 1
    3330:	97 70       	andi	r25, 0x07	; 7
    3332:	48 2f       	mov	r20, r24
    3334:	42 95       	swap	r20
    3336:	44 0f       	add	r20, r20
    3338:	44 0f       	add	r20, r20
    333a:	40 7c       	andi	r20, 0xC0	; 192
    333c:	3f 73       	andi	r19, 0x3F	; 63
    333e:	34 2b       	or	r19, r20
    3340:	32 83       	std	Z+2, r19	; 0x02
    3342:	39 2f       	mov	r19, r25
    3344:	32 95       	swap	r19
    3346:	33 0f       	add	r19, r19
    3348:	33 0f       	add	r19, r19
    334a:	30 7c       	andi	r19, 0xC0	; 192
    334c:	86 95       	lsr	r24
    334e:	86 95       	lsr	r24
    3350:	83 2b       	or	r24, r19
    3352:	83 83       	std	Z+3, r24	; 0x03
    3354:	92 fb       	bst	r25, 2
    3356:	88 27       	eor	r24, r24
    3358:	80 f9       	bld	r24, 0
    335a:	2e 7f       	andi	r18, 0xFE	; 254
    335c:	28 2b       	or	r18, r24
    335e:	24 83       	std	Z+4, r18	; 0x04
    3360:	ea 94       	dec	r14
		
		return BlockEraseWithMarkBad(block);
	}
	bool EraseToGood(void)
	{
		for(uint8_t i=0; i<40; i++)
    3362:	e1 10       	cpse	r14, r1
    3364:	7d cf       	rjmp	.-262    	; 0x3260 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv+0x22>
		{
			if(_ChekEraseMarkBad(waddr.block)) return true;			
			waddr.block++;
		}		
		return false;
    3366:	80 e0       	ldi	r24, 0x00	; 0
	}
    3368:	24 96       	adiw	r28, 0x04	; 4
    336a:	cd bf       	out	0x3d, r28	; 61
    336c:	de bf       	out	0x3e, r29	; 62
    336e:	df 91       	pop	r29
    3370:	cf 91       	pop	r28
    3372:	1f 91       	pop	r17
    3374:	0f 91       	pop	r16
    3376:	ff 90       	pop	r15
    3378:	ef 90       	pop	r14
    337a:	df 90       	pop	r13
    337c:	cf 90       	pop	r12
    337e:	08 95       	ret

00003380 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11InitNewReisEv>:
    {
        bool res = lr->endBlock == waddr.block && lr->reis == wreis.reis && lr->blocks == wreis.block && lr->startBlock == CurrReisStartBlock;
        if (!res && Callback != NULL) Callback(NAND_BAD_EEPROM_CURSOR); 
        return res;
    }
	bool InitNewReis(void)
    3380:	0f 93       	push	r16
    3382:	1f 93       	push	r17
    3384:	cf 93       	push	r28
    3386:	df 93       	push	r29
    3388:	ec 01       	movw	r28, r24
	{
		pageCnt = 0;
    338a:	fc 01       	movw	r30, r24
    338c:	e6 5f       	subi	r30, 0xF6	; 246
    338e:	fe 4e       	sbci	r31, 0xEE	; 238
    3390:	10 82       	st	Z, r1
    3392:	11 82       	std	Z+1, r1	; 0x01
	{
		PCS_1.OUTSET = 1 << bitCS1; 
	}		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    // Enable Double Speed: enabled 
    3394:	00 e6       	ldi	r16, 0x60	; 96
    3396:	19 e0       	ldi	r17, 0x09	; 9
    3398:	81 e3       	ldi	r24, 0x31	; 49
    339a:	f8 01       	movw	r30, r16
    339c:	80 83       	st	Z, r24
						0 << SPI_DORD_bp   // Data Order Setting: disabled 
			| 1 << SPI_ENABLE_bp // Enable Module: enabled 
			| 1 << SPI_MASTER_bp // SPI module in master mode 
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    339e:	83 81       	ldd	r24, Z+3	; 0x03
    }
	bool InitNewReis(void)
	{
		pageCnt = 0;
		init();
		rlogadr = 0xFFFFFFFF;
    33a0:	fe 01       	movw	r30, r28
    33a2:	e1 5e       	subi	r30, 0xE1	; 225
    33a4:	fe 4e       	sbci	r31, 0xEE	; 238
    33a6:	8f ef       	ldi	r24, 0xFF	; 255
    33a8:	9f ef       	ldi	r25, 0xFF	; 255
    33aa:	dc 01       	movw	r26, r24
    33ac:	80 83       	st	Z, r24
    33ae:	91 83       	std	Z+1, r25	; 0x01
    33b0:	a2 83       	std	Z+2, r26	; 0x02
    33b2:	b3 83       	std	Z+3, r27	; 0x03
		waddr.block = LastReis.endBlock;
    33b4:	3d 97       	sbiw	r30, 0x0d	; 13
    33b6:	90 81       	ld	r25, Z
    33b8:	89 2f       	mov	r24, r25
    33ba:	21 81       	ldd	r18, Z+1	; 0x01
    33bc:	22 95       	swap	r18
    33be:	22 0f       	add	r18, r18
    33c0:	22 0f       	add	r18, r18
    33c2:	20 7c       	andi	r18, 0xC0	; 192
    33c4:	86 95       	lsr	r24
    33c6:	86 95       	lsr	r24
    33c8:	82 2b       	or	r24, r18
    33ca:	8b 83       	std	Y+3, r24	; 0x03
    33cc:	81 81       	ldd	r24, Z+1	; 0x01
    33ce:	82 fb       	bst	r24, 2
    33d0:	22 27       	eor	r18, r18
    33d2:	20 f9       	bld	r18, 0
    33d4:	8c 81       	ldd	r24, Y+4	; 0x04
    33d6:	8e 7f       	andi	r24, 0xFE	; 254
    33d8:	82 2b       	or	r24, r18
    33da:	8c 83       	std	Y+4, r24	; 0x04
		waddr.page = 0;
    33dc:	89 2f       	mov	r24, r25
    33de:	82 95       	swap	r24
    33e0:	88 0f       	add	r24, r24
    33e2:	88 0f       	add	r24, r24
    33e4:	80 7c       	andi	r24, 0xC0	; 192
    33e6:	8a 83       	std	Y+2, r24	; 0x02
		wreis.reis = LastReis.reis+1;
    33e8:	36 97       	sbiw	r30, 0x06	; 6
    33ea:	80 81       	ld	r24, Z
    33ec:	91 81       	ldd	r25, Z+1	; 0x01
    33ee:	01 96       	adiw	r24, 0x01	; 1
    33f0:	8d 83       	std	Y+5, r24	; 0x05
    33f2:	9e 83       	std	Y+6, r25	; 0x06
		wreis.block = 0;
    33f4:	1f 82       	std	Y+7, r1	; 0x07
    33f6:	18 86       	std	Y+8, r1	; 0x08
	}
	
	
	INLN void unlockAllBlock(void)
	{
		SetFeature(SPI_NAND_BLKLOCK_REG_ADDR,0);
    33f8:	0e 94 e3 15 	call	0x2bc6	; 0x2bc6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.11.constprop.20>
		}		
		return false;
	}
	INLN bool NextEraseToGood(void)
	{
 		waddr.block++;
    33fc:	3a 81       	ldd	r19, Y+2	; 0x02
    33fe:	43 2f       	mov	r20, r19
    3400:	42 95       	swap	r20
    3402:	46 95       	lsr	r20
    3404:	46 95       	lsr	r20
    3406:	43 70       	andi	r20, 0x03	; 3
    3408:	2b 81       	ldd	r18, Y+3	; 0x03
    340a:	52 2f       	mov	r21, r18
    340c:	55 0f       	add	r21, r21
    340e:	55 0f       	add	r21, r21
    3410:	85 2f       	mov	r24, r21
    3412:	84 2b       	or	r24, r20
    3414:	42 2f       	mov	r20, r18
    3416:	42 95       	swap	r20
    3418:	46 95       	lsr	r20
    341a:	46 95       	lsr	r20
    341c:	43 70       	andi	r20, 0x03	; 3
    341e:	2c 81       	ldd	r18, Y+4	; 0x04
    3420:	52 2f       	mov	r21, r18
    3422:	51 70       	andi	r21, 0x01	; 1
    3424:	55 0f       	add	r21, r21
    3426:	55 0f       	add	r21, r21
    3428:	95 2f       	mov	r25, r21
    342a:	94 2b       	or	r25, r20
    342c:	01 96       	adiw	r24, 0x01	; 1
    342e:	97 70       	andi	r25, 0x07	; 7
    3430:	48 2f       	mov	r20, r24
    3432:	42 95       	swap	r20
    3434:	44 0f       	add	r20, r20
    3436:	44 0f       	add	r20, r20
    3438:	40 7c       	andi	r20, 0xC0	; 192
    343a:	3f 73       	andi	r19, 0x3F	; 63
    343c:	34 2b       	or	r19, r20
    343e:	3a 83       	std	Y+2, r19	; 0x02
    3440:	39 2f       	mov	r19, r25
    3442:	32 95       	swap	r19
    3444:	33 0f       	add	r19, r19
    3446:	33 0f       	add	r19, r19
    3448:	30 7c       	andi	r19, 0xC0	; 192
    344a:	86 95       	lsr	r24
    344c:	86 95       	lsr	r24
    344e:	83 2b       	or	r24, r19
    3450:	8b 83       	std	Y+3, r24	; 0x03
    3452:	92 fb       	bst	r25, 2
    3454:	88 27       	eor	r24, r24
    3456:	80 f9       	bld	r24, 0
    3458:	2e 7f       	andi	r18, 0xFE	; 254
    345a:	28 2b       	or	r18, r24
    345c:	2c 83       	std	Y+4, r18	; 0x04
		return EraseToGood();
    345e:	ce 01       	movw	r24, r28
    3460:	0e 94 1f 19 	call	0x323e	; 0x323e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv>
		waddr.page = 0;
		wreis.reis = LastReis.reis+1;
		wreis.block = 0;
		unlockAllBlock();
		bool res = NextEraseToGood();
        CurrReisStartBlock = waddr.block;
    3464:	fe 01       	movw	r30, r28
    3466:	ec 5e       	subi	r30, 0xEC	; 236
    3468:	fe 4e       	sbci	r31, 0xEE	; 238
    346a:	3a 81       	ldd	r19, Y+2	; 0x02
    346c:	23 2f       	mov	r18, r19
    346e:	22 95       	swap	r18
    3470:	26 95       	lsr	r18
    3472:	26 95       	lsr	r18
    3474:	23 70       	andi	r18, 0x03	; 3
    3476:	9b 81       	ldd	r25, Y+3	; 0x03
    3478:	39 2f       	mov	r19, r25
    347a:	33 0f       	add	r19, r19
    347c:	33 0f       	add	r19, r19
    347e:	32 2b       	or	r19, r18
    3480:	29 2f       	mov	r18, r25
    3482:	22 95       	swap	r18
    3484:	26 95       	lsr	r18
    3486:	26 95       	lsr	r18
    3488:	23 70       	andi	r18, 0x03	; 3
    348a:	9c 81       	ldd	r25, Y+4	; 0x04
    348c:	91 70       	andi	r25, 0x01	; 1
    348e:	99 0f       	add	r25, r25
    3490:	99 0f       	add	r25, r25
    3492:	92 2b       	or	r25, r18
    3494:	30 83       	st	Z, r19
    3496:	91 83       	std	Z+1, r25	; 0x01
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3498:	f8 01       	movw	r30, r16
    349a:	10 82       	st	Z, r1
    349c:	93 81       	ldd	r25, Z+3	; 0x03
		unlockAllBlock();
		bool res = NextEraseToGood();
        CurrReisStartBlock = waddr.block;
		deinit();
		return res;
	}
    349e:	df 91       	pop	r29
    34a0:	cf 91       	pop	r28
    34a2:	1f 91       	pop	r17
    34a4:	0f 91       	pop	r16
    34a6:	08 95       	ret

000034a8 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv>:
			}
		}
		return true;
	}
/////////////////////////////////////////////	
	bool _wPage(void)
    34a8:	2f 92       	push	r2
    34aa:	3f 92       	push	r3
    34ac:	4f 92       	push	r4
    34ae:	5f 92       	push	r5
    34b0:	6f 92       	push	r6
    34b2:	7f 92       	push	r7
    34b4:	8f 92       	push	r8
    34b6:	9f 92       	push	r9
    34b8:	af 92       	push	r10
    34ba:	bf 92       	push	r11
    34bc:	cf 92       	push	r12
    34be:	df 92       	push	r13
    34c0:	ef 92       	push	r14
    34c2:	ff 92       	push	r15
    34c4:	0f 93       	push	r16
    34c6:	1f 93       	push	r17
    34c8:	cf 93       	push	r28
    34ca:	df 93       	push	r29
    34cc:	cd b7       	in	r28, 0x3d	; 61
    34ce:	de b7       	in	r29, 0x3e	; 62
    34d0:	62 97       	sbiw	r28, 0x12	; 18
    34d2:	cd bf       	out	0x3d, r28	; 61
    34d4:	de bf       	out	0x3e, r29	; 62
    34d6:	8c 01       	movw	r16, r24
	{
		uint16_t lastBadBlock = 0xFFFF;
    34d8:	cc 24       	eor	r12, r12
    34da:	ca 94       	dec	r12
    34dc:	dc 2c       	mov	r13, r12
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    34de:	30 e1       	ldi	r19, 0x10	; 16
    34e0:	f3 2e       	mov	r15, r19
    34e2:	40 e1       	ldi	r20, 0x10	; 16
    34e4:	54 2e       	mov	r5, r20
		writeEna();
		CS_on();
		
		uint8_t command_load[3] = {SPI_NAND_PROGRAM_LOAD_X1,0,0};
		SPI_write(command_load,3);
		SPI_write(page,PAGE_DATA_SIZE);
    34e6:	1c 01       	movw	r2, r24
    34e8:	8a e0       	ldi	r24, 0x0A	; 10
    34ea:	28 0e       	add	r2, r24
    34ec:	31 1c       	adc	r3, r1
			CS_on();
			uColAddrs c;
			c.col.col = NAND_REIS;
			uint8_t command_random_load[3] = {SPI_NAND_PROGRAM_LOAD_RANDOM_X1, c.B[1], c.B[0]};
			SPI_write(command_random_load,3);
			SPI_write((uint8_t*)&wreis,sizeof(reis_t));
    34ee:	f8 01       	movw	r30, r16
    34f0:	35 96       	adiw	r30, 0x05	; 5
    34f2:	e9 8b       	std	Y+17, r30	; 0x11
    34f4:	fa 8b       	std	Y+18, r31	; 0x12
    34f6:	58 01       	movw	r10, r16
    34f8:	f7 ed       	ldi	r31, 0xD7	; 215
    34fa:	af 1a       	sub	r10, r31
    34fc:	fe ee       	ldi	r31, 0xEE	; 238
    34fe:	bf 0a       	sbc	r11, r31
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3500:	50 92 66 04 	sts	0x0466, r5	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3504:	86 e0       	ldi	r24, 0x06	; 6
    3506:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    350a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    350e:	87 ff       	sbrs	r24, 7
    3510:	fc cf       	rjmp	.-8      	; 0x350a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x62>
		return SPI.DATA;
    3512:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    3516:	f0 92 65 04 	sts	0x0465, r15	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    351a:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN bool _pageWrite(RowAddrs* adr)
	{
		writeEna();
		CS_on();
		
		uint8_t command_load[3] = {SPI_NAND_PROGRAM_LOAD_X1,0,0};
    351e:	82 e0       	ldi	r24, 0x02	; 2
    3520:	8d 83       	std	Y+5, r24	; 0x05
    3522:	1e 82       	std	Y+6, r1	; 0x06
    3524:	1f 82       	std	Y+7, r1	; 0x07
		SPI_write(command_load,3);
    3526:	63 e0       	ldi	r22, 0x03	; 3
    3528:	70 e0       	ldi	r23, 0x00	; 0
    352a:	ce 01       	movw	r24, r28
    352c:	05 96       	adiw	r24, 0x05	; 5
    352e:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		SPI_write(page,PAGE_DATA_SIZE);
    3532:	60 e0       	ldi	r22, 0x00	; 0
    3534:	70 e1       	ldi	r23, 0x10	; 16
    3536:	c1 01       	movw	r24, r2
    3538:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    353c:	f0 92 65 04 	sts	0x0465, r15	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		
		uint8_t command_load[3] = {SPI_NAND_PROGRAM_LOAD_X1,0,0};
		SPI_write(command_load,3);
		SPI_write(page,PAGE_DATA_SIZE);
		CS_off();
		if(adr->page == 0)
    3540:	f8 01       	movw	r30, r16
    3542:	82 81       	ldd	r24, Z+2	; 0x02
    3544:	8f 73       	andi	r24, 0x3F	; 63
    3546:	a9 f4       	brne	.+42     	; 0x3572 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0xca>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3548:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		if(adr->page == 0)
		{
			CS_on();
			uColAddrs c;
			c.col.col = NAND_REIS;
			uint8_t command_random_load[3] = {SPI_NAND_PROGRAM_LOAD_RANDOM_X1, c.B[1], c.B[0]};
    354c:	84 e8       	ldi	r24, 0x84	; 132
    354e:	89 83       	std	Y+1, r24	; 0x01
    3550:	5a 82       	std	Y+2, r5	; 0x02
    3552:	80 e4       	ldi	r24, 0x40	; 64
    3554:	8b 83       	std	Y+3, r24	; 0x03
			SPI_write(command_random_load,3);
    3556:	63 e0       	ldi	r22, 0x03	; 3
    3558:	70 e0       	ldi	r23, 0x00	; 0
    355a:	ce 01       	movw	r24, r28
    355c:	01 96       	adiw	r24, 0x01	; 1
    355e:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
			SPI_write((uint8_t*)&wreis,sizeof(reis_t));
    3562:	64 e0       	ldi	r22, 0x04	; 4
    3564:	70 e0       	ldi	r23, 0x00	; 0
    3566:	89 89       	ldd	r24, Y+17	; 0x11
    3568:	9a 89       	ldd	r25, Y+18	; 0x12
    356a:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    356e:	f0 92 65 04 	sts	0x0465, r15	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3572:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
			SPI_write((uint8_t*)&wreis,sizeof(reis_t));
			CS_off();
		}
		CS_on();
		uRowAddrs* a = (uRowAddrs*)adr;
		uint8_t cmdadr[4] = {SPI_NAND_PROGRAM_EXEC, a->B[2],a->B[1],a->B[0]};
    3576:	59 82       	std	Y+1, r5	; 0x01
    3578:	f8 01       	movw	r30, r16
    357a:	84 81       	ldd	r24, Z+4	; 0x04
    357c:	8a 83       	std	Y+2, r24	; 0x02
    357e:	83 81       	ldd	r24, Z+3	; 0x03
    3580:	8b 83       	std	Y+3, r24	; 0x03
    3582:	82 81       	ldd	r24, Z+2	; 0x02
    3584:	8c 83       	std	Y+4, r24	; 0x04
		SPI_write(cmdadr,4);
    3586:	64 e0       	ldi	r22, 0x04	; 4
    3588:	70 e0       	ldi	r23, 0x00	; 0
    358a:	ce 01       	movw	r24, r28
    358c:	01 96       	adiw	r24, 0x01	; 1
    358e:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    3592:	f0 92 65 04 	sts	0x0465, r15	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		CS_on();
		uRowAddrs* a = (uRowAddrs*)adr;
		uint8_t cmdadr[4] = {SPI_NAND_PROGRAM_EXEC, a->B[2],a->B[1],a->B[0]};
		SPI_write(cmdadr,4);
		CS_off();
		bool res = waitRDY(10);
    3596:	6a e0       	ldi	r22, 0x0A	; 10
    3598:	70 e0       	ldi	r23, 0x00	; 0
    359a:	c5 01       	movw	r24, r10
    359c:	0e 94 61 15 	call	0x2ac2	; 0x2ac2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10>
    35a0:	e8 2e       	mov	r14, r24
    35a2:	f8 01       	movw	r30, r16
    35a4:	82 81       	ldd	r24, Z+2	; 0x02
	bool _wPage(void)
	{
		uint16_t lastBadBlock = 0xFFFF;
		while (true)
		{
			if (_pageWrite(&waddr) && (lastStatus & SPI_NAND_PF) == 0)
    35a6:	ee 20       	and	r14, r14
    35a8:	a9 f1       	breq	.+106    	; 0x3614 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x16c>
    35aa:	f5 01       	movw	r30, r10
    35ac:	90 81       	ld	r25, Z
    35ae:	93 fd       	sbrc	r25, 3
    35b0:	31 c0       	rjmp	.+98     	; 0x3614 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x16c>
			{
				if(++waddr.page == 0)
    35b2:	91 e0       	ldi	r25, 0x01	; 1
    35b4:	98 0f       	add	r25, r24
    35b6:	9f 73       	andi	r25, 0x3F	; 63
    35b8:	80 7c       	andi	r24, 0xC0	; 192
    35ba:	89 2b       	or	r24, r25
    35bc:	f8 01       	movw	r30, r16
    35be:	82 83       	std	Z+2, r24	; 0x02
    35c0:	99 23       	and	r25, r25
    35c2:	09 f4       	brne	.+2      	; 0x35c6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x11e>
    35c4:	62 c0       	rjmp	.+196    	; 0x368a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x1e2>
				{
					wreis.block++;
					waddr.block++;
				}
				if (lastBadBlock != 0xFFFF) 
    35c6:	ff ef       	ldi	r31, 0xFF	; 255
    35c8:	cf 16       	cp	r12, r31
    35ca:	df 06       	cpc	r13, r31
    35cc:	21 f0       	breq	.+8      	; 0x35d6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x12e>
				{
					markBadBlock(lastBadBlock);					
    35ce:	b6 01       	movw	r22, r12
    35d0:	c8 01       	movw	r24, r16
    35d2:	0e 94 28 18 	call	0x3050	; 0x3050 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE12markBadBlockEj>
				}
				if (waddr.page == 0)
    35d6:	f8 01       	movw	r30, r16
    35d8:	82 81       	ldd	r24, Z+2	; 0x02
    35da:	8f 73       	andi	r24, 0x3F	; 63
    35dc:	21 f4       	brne	.+8      	; 0x35e6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x13e>
				{
					if (!EraseToGood()) return false;
    35de:	c8 01       	movw	r24, r16
    35e0:	0e 94 1f 19 	call	0x323e	; 0x323e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv>
    35e4:	e8 2e       	mov	r14, r24
				{
					if (!NextEraseToGood()) return false;			
				}
			}
		}				
	}		
    35e6:	8e 2d       	mov	r24, r14
    35e8:	62 96       	adiw	r28, 0x12	; 18
    35ea:	cd bf       	out	0x3d, r28	; 61
    35ec:	de bf       	out	0x3e, r29	; 62
    35ee:	df 91       	pop	r29
    35f0:	cf 91       	pop	r28
    35f2:	1f 91       	pop	r17
    35f4:	0f 91       	pop	r16
    35f6:	ff 90       	pop	r15
    35f8:	ef 90       	pop	r14
    35fa:	df 90       	pop	r13
    35fc:	cf 90       	pop	r12
    35fe:	bf 90       	pop	r11
    3600:	af 90       	pop	r10
    3602:	9f 90       	pop	r9
    3604:	8f 90       	pop	r8
    3606:	7f 90       	pop	r7
    3608:	6f 90       	pop	r6
    360a:	5f 90       	pop	r5
    360c:	4f 90       	pop	r4
    360e:	3f 90       	pop	r3
    3610:	2f 90       	pop	r2
    3612:	08 95       	ret
					if (!EraseToGood()) return false;
				}
				return true;								
			}
			//      
			lastBadBlock = waddr.block;
    3614:	98 2f       	mov	r25, r24
    3616:	92 95       	swap	r25
    3618:	96 95       	lsr	r25
    361a:	96 95       	lsr	r25
    361c:	93 70       	andi	r25, 0x03	; 3
    361e:	f8 01       	movw	r30, r16
    3620:	23 81       	ldd	r18, Z+3	; 0x03
    3622:	32 2f       	mov	r19, r18
    3624:	33 0f       	add	r19, r19
    3626:	33 0f       	add	r19, r19
    3628:	39 2b       	or	r19, r25
    362a:	42 2f       	mov	r20, r18
    362c:	42 95       	swap	r20
    362e:	46 95       	lsr	r20
    3630:	46 95       	lsr	r20
    3632:	43 70       	andi	r20, 0x03	; 3
    3634:	94 81       	ldd	r25, Z+4	; 0x04
    3636:	29 2f       	mov	r18, r25
    3638:	21 70       	andi	r18, 0x01	; 1
    363a:	22 0f       	add	r18, r18
    363c:	22 0f       	add	r18, r18
    363e:	24 2b       	or	r18, r20
    3640:	c3 2e       	mov	r12, r19
    3642:	d2 2e       	mov	r13, r18
		}		
		return false;
	}
	INLN bool NextEraseToGood(void)
	{
 		waddr.block++;
    3644:	96 01       	movw	r18, r12
    3646:	2f 5f       	subi	r18, 0xFF	; 255
    3648:	3f 4f       	sbci	r19, 0xFF	; 255
    364a:	37 70       	andi	r19, 0x07	; 7
    364c:	42 2f       	mov	r20, r18
    364e:	42 95       	swap	r20
    3650:	44 0f       	add	r20, r20
    3652:	44 0f       	add	r20, r20
    3654:	40 7c       	andi	r20, 0xC0	; 192
    3656:	8f 73       	andi	r24, 0x3F	; 63
    3658:	84 2b       	or	r24, r20
    365a:	82 83       	std	Z+2, r24	; 0x02
    365c:	43 2f       	mov	r20, r19
    365e:	42 95       	swap	r20
    3660:	44 0f       	add	r20, r20
    3662:	44 0f       	add	r20, r20
    3664:	40 7c       	andi	r20, 0xC0	; 192
    3666:	82 2f       	mov	r24, r18
    3668:	86 95       	lsr	r24
    366a:	86 95       	lsr	r24
    366c:	84 2b       	or	r24, r20
    366e:	83 83       	std	Z+3, r24	; 0x03
    3670:	32 fb       	bst	r19, 2
    3672:	88 27       	eor	r24, r24
    3674:	80 f9       	bld	r24, 0
    3676:	9e 7f       	andi	r25, 0xFE	; 254
    3678:	98 2b       	or	r25, r24
    367a:	94 83       	std	Z+4, r25	; 0x04
		return EraseToGood();
    367c:	c8 01       	movw	r24, r16
    367e:	0e 94 1f 19 	call	0x323e	; 0x323e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv>
				return true;								
			}
			//      
			lastBadBlock = waddr.block;
			
			if (!NextEraseToGood()) return false;
    3682:	81 11       	cpse	r24, r1
    3684:	3b c0       	rjmp	.+118    	; 0x36fc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x254>
    3686:	e1 2c       	mov	r14, r1
    3688:	ae cf       	rjmp	.-164    	; 0x35e6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x13e>
		{
			if (_pageWrite(&waddr) && (lastStatus & SPI_NAND_PF) == 0)
			{
				if(++waddr.page == 0)
				{
					wreis.block++;
    368a:	27 81       	ldd	r18, Z+7	; 0x07
    368c:	30 85       	ldd	r19, Z+8	; 0x08
    368e:	2f 5f       	subi	r18, 0xFF	; 255
    3690:	3f 4f       	sbci	r19, 0xFF	; 255
    3692:	27 83       	std	Z+7, r18	; 0x07
    3694:	30 87       	std	Z+8, r19	; 0x08
					waddr.block++;
    3696:	48 2f       	mov	r20, r24
    3698:	42 95       	swap	r20
    369a:	46 95       	lsr	r20
    369c:	46 95       	lsr	r20
    369e:	43 70       	andi	r20, 0x03	; 3
    36a0:	93 81       	ldd	r25, Z+3	; 0x03
    36a2:	59 2f       	mov	r21, r25
    36a4:	55 0f       	add	r21, r21
    36a6:	55 0f       	add	r21, r21
    36a8:	25 2f       	mov	r18, r21
    36aa:	24 2b       	or	r18, r20
    36ac:	49 2f       	mov	r20, r25
    36ae:	42 95       	swap	r20
    36b0:	46 95       	lsr	r20
    36b2:	46 95       	lsr	r20
    36b4:	43 70       	andi	r20, 0x03	; 3
    36b6:	94 81       	ldd	r25, Z+4	; 0x04
    36b8:	59 2f       	mov	r21, r25
    36ba:	51 70       	andi	r21, 0x01	; 1
    36bc:	55 0f       	add	r21, r21
    36be:	55 0f       	add	r21, r21
    36c0:	35 2f       	mov	r19, r21
    36c2:	34 2b       	or	r19, r20
    36c4:	2f 5f       	subi	r18, 0xFF	; 255
    36c6:	3f 4f       	sbci	r19, 0xFF	; 255
    36c8:	37 70       	andi	r19, 0x07	; 7
    36ca:	42 2f       	mov	r20, r18
    36cc:	42 95       	swap	r20
    36ce:	44 0f       	add	r20, r20
    36d0:	44 0f       	add	r20, r20
    36d2:	40 7c       	andi	r20, 0xC0	; 192
    36d4:	8f 73       	andi	r24, 0x3F	; 63
    36d6:	84 2b       	or	r24, r20
    36d8:	82 83       	std	Z+2, r24	; 0x02
    36da:	43 2f       	mov	r20, r19
    36dc:	42 95       	swap	r20
    36de:	44 0f       	add	r20, r20
    36e0:	44 0f       	add	r20, r20
    36e2:	40 7c       	andi	r20, 0xC0	; 192
    36e4:	82 2f       	mov	r24, r18
    36e6:	86 95       	lsr	r24
    36e8:	86 95       	lsr	r24
    36ea:	84 2b       	or	r24, r20
    36ec:	83 83       	std	Z+3, r24	; 0x03
    36ee:	32 fb       	bst	r19, 2
    36f0:	88 27       	eor	r24, r24
    36f2:	80 f9       	bld	r24, 0
    36f4:	9e 7f       	andi	r25, 0xFE	; 254
    36f6:	98 2b       	or	r25, r24
    36f8:	94 83       	std	Z+4, r25	; 0x04
    36fa:	65 cf       	rjmp	.-310    	; 0x35c6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x11e>
			//      
			lastBadBlock = waddr.block;
			
			if (!NextEraseToGood()) return false;
						
			if (waddr.page > 0)
    36fc:	f8 01       	movw	r30, r16
    36fe:	82 81       	ldd	r24, Z+2	; 0x02
    3700:	8f 73       	andi	r24, 0x3F	; 63
    3702:	09 f4       	brne	.+2      	; 0x3706 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x25e>
    3704:	fd ce       	rjmp	.-518    	; 0x3500 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x58>
    INLN bool BlockMove(uint16_t from, uint16_t to, uint8_t pages)	
	{
		uRowAddrs f = {0};
		uRowAddrs t = {0};
		
		f.row.block = from;
    3706:	4c 2c       	mov	r4, r12
    3708:	42 94       	swap	r4
    370a:	44 0c       	add	r4, r4
    370c:	44 0c       	add	r4, r4
    370e:	90 ec       	ldi	r25, 0xC0	; 192
    3710:	49 22       	and	r4, r25
    3712:	d2 fa       	bst	r13, 2
    3714:	ff 27       	eor	r31, r31
    3716:	f0 f9       	bld	r31, 0
    3718:	fd 87       	std	Y+13, r31	; 0x0d
	}
////////////////////////////////////////////////
	INLN bool _pageMove(uRowAddrs* from, uRowAddrs* to)
	{
		CS_on();
		uint8_t cmdadrfrom[4] = {SPI_NAND_PAGE_READ, from->B[2],from->B[1],from->B[0]};
    371a:	9d 2d       	mov	r25, r13
    371c:	92 95       	swap	r25
    371e:	99 0f       	add	r25, r25
    3720:	99 0f       	add	r25, r25
    3722:	90 7c       	andi	r25, 0xC0	; 192
    3724:	8c 2d       	mov	r24, r12
    3726:	86 95       	lsr	r24
    3728:	86 95       	lsr	r24
    372a:	98 2b       	or	r25, r24
    372c:	9f 87       	std	Y+15, r25	; 0x0f
			
			if (!NextEraseToGood()) return false;
						
			if (waddr.page > 0)
			{
				while (!BlockMove(lastBadBlock, waddr.block, waddr.page))
    372e:	f8 01       	movw	r30, r16
    3730:	82 81       	ldd	r24, Z+2	; 0x02
    3732:	f8 2f       	mov	r31, r24
    3734:	ff 73       	andi	r31, 0x3F	; 63
    3736:	fc 87       	std	Y+12, r31	; 0x0c
    3738:	82 95       	swap	r24
    373a:	86 95       	lsr	r24
    373c:	86 95       	lsr	r24
    373e:	83 70       	andi	r24, 0x03	; 3
    3740:	f8 01       	movw	r30, r16
    3742:	e3 80       	ldd	r14, Z+3	; 0x03
    3744:	9e 2c       	mov	r9, r14
    3746:	99 0c       	add	r9, r9
    3748:	99 0c       	add	r9, r9
    374a:	98 2a       	or	r9, r24
    374c:	8e 2d       	mov	r24, r14
    374e:	82 95       	swap	r24
    3750:	86 95       	lsr	r24
    3752:	86 95       	lsr	r24
    3754:	83 70       	andi	r24, 0x03	; 3
    3756:	e4 80       	ldd	r14, Z+4	; 0x04
    3758:	fe 2d       	mov	r31, r14
    375a:	f1 70       	andi	r31, 0x01	; 1
    375c:	ef 2e       	mov	r14, r31
    375e:	ee 0c       	add	r14, r14
    3760:	ee 0c       	add	r14, r14
    3762:	e8 2a       	or	r14, r24
    INLN bool BlockMove(uint16_t from, uint16_t to, uint8_t pages)	
	{
		uRowAddrs f = {0};
		uRowAddrs t = {0};
		
		f.row.block = from;
    3764:	84 2c       	mov	r8, r4
		t.row.block = to;		
    3766:	79 2c       	mov	r7, r9
    3768:	72 94       	swap	r7
    376a:	77 0c       	add	r7, r7
    376c:	77 0c       	add	r7, r7
    376e:	80 ec       	ldi	r24, 0xC0	; 192
    3770:	78 22       	and	r7, r24
    3772:	8e 2d       	mov	r24, r14
    3774:	86 95       	lsr	r24
    3776:	86 95       	lsr	r24
    3778:	8e 87       	std	Y+14, r24	; 0x0e
			
		for(uint8_t i=0; i<pages; i++)
    377a:	61 2c       	mov	r6, r1
		uint8_t command_random_load[3] = {SPI_NAND_PROGRAM_LOAD_RANDOM_X1, 0,0};
		SPI_write(command_random_load,3);
		CS_off();
		
		CS_on();
		uint8_t cmdadrto[4] = {SPI_NAND_PROGRAM_EXEC, to->B[2],to->B[1],to->B[0]};
    377c:	89 2d       	mov	r24, r9
    377e:	86 95       	lsr	r24
    3780:	86 95       	lsr	r24
    3782:	9e 2d       	mov	r25, r14
    3784:	92 95       	swap	r25
    3786:	99 0f       	add	r25, r25
    3788:	99 0f       	add	r25, r25
    378a:	90 7c       	andi	r25, 0xC0	; 192
    378c:	98 2b       	or	r25, r24
    378e:	98 8b       	std	Y+16, r25	; 0x10
		uRowAddrs t = {0};
		
		f.row.block = from;
		t.row.block = to;		
			
		for(uint8_t i=0; i<pages; i++)
    3790:	9c 85       	ldd	r25, Y+12	; 0x0c
    3792:	96 15       	cp	r25, r6
    3794:	09 f4       	brne	.+2      	; 0x3798 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x2f0>
    3796:	b4 ce       	rjmp	.-664    	; 0x3500 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x58>
		{
			f.row.page = i;
    3798:	e8 2d       	mov	r30, r8
    379a:	e0 7c       	andi	r30, 0xC0	; 192
    379c:	8e 2e       	mov	r8, r30
    379e:	86 2d       	mov	r24, r6
    37a0:	8f 73       	andi	r24, 0x3F	; 63
    37a2:	88 2a       	or	r8, r24
			t.row.page = i;
    37a4:	f7 2d       	mov	r31, r7
    37a6:	f0 7c       	andi	r31, 0xC0	; 192
    37a8:	7f 2e       	mov	r7, r31
    37aa:	78 2a       	or	r7, r24
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    37ac:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	}
////////////////////////////////////////////////
	INLN bool _pageMove(uRowAddrs* from, uRowAddrs* to)
	{
		CS_on();
		uint8_t cmdadrfrom[4] = {SPI_NAND_PAGE_READ, from->B[2],from->B[1],from->B[0]};
    37b0:	83 e1       	ldi	r24, 0x13	; 19
    37b2:	8d 83       	std	Y+5, r24	; 0x05
    37b4:	9d 85       	ldd	r25, Y+13	; 0x0d
    37b6:	9e 83       	std	Y+6, r25	; 0x06
    37b8:	ef 85       	ldd	r30, Y+15	; 0x0f
    37ba:	ef 83       	std	Y+7, r30	; 0x07
    37bc:	88 86       	std	Y+8, r8	; 0x08
		SPI_write(cmdadrfrom,4);
    37be:	64 e0       	ldi	r22, 0x04	; 4
    37c0:	70 e0       	ldi	r23, 0x00	; 0
    37c2:	ce 01       	movw	r24, r28
    37c4:	05 96       	adiw	r24, 0x05	; 5
    37c6:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    37ca:	f0 92 65 04 	sts	0x0465, r15	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		CS_on();
		uint8_t cmdadrfrom[4] = {SPI_NAND_PAGE_READ, from->B[2],from->B[1],from->B[0]};
		SPI_write(cmdadrfrom,4);
		CS_off();
		
		if (!waitRDY(10)) return false;
    37ce:	6a e0       	ldi	r22, 0x0A	; 10
    37d0:	70 e0       	ldi	r23, 0x00	; 0
    37d2:	c5 01       	movw	r24, r10
    37d4:	0e 94 61 15 	call	0x2ac2	; 0x2ac2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10>
    37d8:	81 11       	cpse	r24, r1
    37da:	3e c0       	rjmp	.+124    	; 0x3858 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x3b0>
		{
			f.row.page = i;
			t.row.page = i;
			if(!_pageMove(&f,&t))
			{
				 markBadBlock(to);
    37dc:	69 2d       	mov	r22, r9
    37de:	7e 2d       	mov	r23, r14
    37e0:	c8 01       	movw	r24, r16
    37e2:	0e 94 28 18 	call	0x3050	; 0x3050 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE12markBadBlockEj>
		}		
		return false;
	}
	INLN bool NextEraseToGood(void)
	{
 		waddr.block++;
    37e6:	f8 01       	movw	r30, r16
    37e8:	22 81       	ldd	r18, Z+2	; 0x02
    37ea:	42 2f       	mov	r20, r18
    37ec:	42 95       	swap	r20
    37ee:	46 95       	lsr	r20
    37f0:	46 95       	lsr	r20
    37f2:	43 70       	andi	r20, 0x03	; 3
    37f4:	33 81       	ldd	r19, Z+3	; 0x03
    37f6:	53 2f       	mov	r21, r19
    37f8:	55 0f       	add	r21, r21
    37fa:	55 0f       	add	r21, r21
    37fc:	85 2f       	mov	r24, r21
    37fe:	84 2b       	or	r24, r20
    3800:	43 2f       	mov	r20, r19
    3802:	42 95       	swap	r20
    3804:	46 95       	lsr	r20
    3806:	46 95       	lsr	r20
    3808:	43 70       	andi	r20, 0x03	; 3
    380a:	34 81       	ldd	r19, Z+4	; 0x04
    380c:	53 2f       	mov	r21, r19
    380e:	51 70       	andi	r21, 0x01	; 1
    3810:	55 0f       	add	r21, r21
    3812:	55 0f       	add	r21, r21
    3814:	95 2f       	mov	r25, r21
    3816:	94 2b       	or	r25, r20
    3818:	01 96       	adiw	r24, 0x01	; 1
    381a:	97 70       	andi	r25, 0x07	; 7
    381c:	48 2f       	mov	r20, r24
    381e:	42 95       	swap	r20
    3820:	44 0f       	add	r20, r20
    3822:	44 0f       	add	r20, r20
    3824:	40 7c       	andi	r20, 0xC0	; 192
    3826:	2f 73       	andi	r18, 0x3F	; 63
    3828:	24 2b       	or	r18, r20
    382a:	22 83       	std	Z+2, r18	; 0x02
    382c:	29 2f       	mov	r18, r25
    382e:	22 95       	swap	r18
    3830:	22 0f       	add	r18, r18
    3832:	22 0f       	add	r18, r18
    3834:	20 7c       	andi	r18, 0xC0	; 192
    3836:	86 95       	lsr	r24
    3838:	86 95       	lsr	r24
    383a:	82 2b       	or	r24, r18
    383c:	83 83       	std	Z+3, r24	; 0x03
    383e:	92 fb       	bst	r25, 2
    3840:	99 27       	eor	r25, r25
    3842:	90 f9       	bld	r25, 0
    3844:	83 2f       	mov	r24, r19
    3846:	8e 7f       	andi	r24, 0xFE	; 254
    3848:	89 2b       	or	r24, r25
    384a:	84 83       	std	Z+4, r24	; 0x04
		return EraseToGood();
    384c:	c8 01       	movw	r24, r16
    384e:	0e 94 1f 19 	call	0x323e	; 0x323e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv>
						
			if (waddr.page > 0)
			{
				while (!BlockMove(lastBadBlock, waddr.block, waddr.page))
				{
					if (!NextEraseToGood()) return false;			
    3852:	81 11       	cpse	r24, r1
    3854:	6c cf       	rjmp	.-296    	; 0x372e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x286>
    3856:	17 cf       	rjmp	.-466    	; 0x3686 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x1de>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3858:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    385c:	f6 e0       	ldi	r31, 0x06	; 6
    385e:	f0 93 64 09 	sts	0x0964, r31	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3862:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3866:	87 ff       	sbrs	r24, 7
    3868:	fc cf       	rjmp	.-8      	; 0x3862 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x3ba>
		return SPI.DATA;
    386a:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    386e:	f0 92 65 04 	sts	0x0465, r15	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3872:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		if (!waitRDY(10)) return false;
		
		writeEna();
		
		CS_on();
		uint8_t command_random_load[3] = {SPI_NAND_PROGRAM_LOAD_RANDOM_X1, 0,0};
    3876:	84 e8       	ldi	r24, 0x84	; 132
    3878:	89 87       	std	Y+9, r24	; 0x09
    387a:	1a 86       	std	Y+10, r1	; 0x0a
    387c:	1b 86       	std	Y+11, r1	; 0x0b
		SPI_write(command_random_load,3);
    387e:	63 e0       	ldi	r22, 0x03	; 3
    3880:	70 e0       	ldi	r23, 0x00	; 0
    3882:	ce 01       	movw	r24, r28
    3884:	09 96       	adiw	r24, 0x09	; 9
    3886:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    388a:	f0 92 65 04 	sts	0x0465, r15	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    388e:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		uint8_t command_random_load[3] = {SPI_NAND_PROGRAM_LOAD_RANDOM_X1, 0,0};
		SPI_write(command_random_load,3);
		CS_off();
		
		CS_on();
		uint8_t cmdadrto[4] = {SPI_NAND_PROGRAM_EXEC, to->B[2],to->B[1],to->B[0]};
    3892:	90 e1       	ldi	r25, 0x10	; 16
    3894:	99 83       	std	Y+1, r25	; 0x01
    3896:	ee 85       	ldd	r30, Y+14	; 0x0e
    3898:	ea 83       	std	Y+2, r30	; 0x02
    389a:	f8 89       	ldd	r31, Y+16	; 0x10
    389c:	fb 83       	std	Y+3, r31	; 0x03
    389e:	7c 82       	std	Y+4, r7	; 0x04
		SPI_write(cmdadrto,4);
    38a0:	64 e0       	ldi	r22, 0x04	; 4
    38a2:	70 e0       	ldi	r23, 0x00	; 0
    38a4:	ce 01       	movw	r24, r28
    38a6:	01 96       	adiw	r24, 0x01	; 1
    38a8:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    38ac:	f0 92 65 04 	sts	0x0465, r15	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		
		CS_on();
		uint8_t cmdadrto[4] = {SPI_NAND_PROGRAM_EXEC, to->B[2],to->B[1],to->B[0]};
		SPI_write(cmdadrto,4);
		CS_off();
		bool res = waitRDY(10);
    38b0:	6a e0       	ldi	r22, 0x0A	; 10
    38b2:	70 e0       	ldi	r23, 0x00	; 0
    38b4:	c5 01       	movw	r24, r10
    38b6:	0e 94 61 15 	call	0x2ac2	; 0x2ac2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10>
		if (Emulate_bad_move.block == to->row.block && Emulate_bad_move.page == to->row.page)
		{
			return false;
		}
		#endif
		return res && (lastStatus & SPI_NAND_PF) == 0;
    38ba:	88 23       	and	r24, r24
    38bc:	09 f4       	brne	.+2      	; 0x38c0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x418>
    38be:	8e cf       	rjmp	.-228    	; 0x37dc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x334>
    38c0:	f5 01       	movw	r30, r10
    38c2:	80 81       	ld	r24, Z
    38c4:	83 fd       	sbrc	r24, 3
    38c6:	8a cf       	rjmp	.-236    	; 0x37dc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x334>
		uRowAddrs t = {0};
		
		f.row.block = from;
		t.row.block = to;		
			
		for(uint8_t i=0; i<pages; i++)
    38c8:	63 94       	inc	r6
    38ca:	62 cf       	rjmp	.-316    	; 0x3790 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv+0x2e8>

000038cc <_ZL11bk_callbackPvh>:
//	Indicator.User = false;
	TurboTimer = 0;	
}

static void bk_callback(void* buf, uint8_t size)
{
    38cc:	0f 93       	push	r16
    38ce:	1f 93       	push	r17
    38d0:	cf 93       	push	r28
    38d2:	df 93       	push	r29
    38d4:	fc 01       	movw	r30, r24
	if (size > 0) 
    38d6:	66 23       	and	r22, r22
    38d8:	09 f4       	brne	.+2      	; 0x38dc <_ZL11bk_callbackPvh+0x10>
    38da:	50 c0       	rjmp	.+160    	; 0x397c <_ZL11bk_callbackPvh+0xb0>
	{        
		memcpy(&workData.bks, buf, sizeof(bks_t));
    38dc:	90 e6       	ldi	r25, 0x60	; 96
    38de:	ac e0       	ldi	r26, 0x0C	; 12
    38e0:	b0 e4       	ldi	r27, 0x40	; 64
    38e2:	01 90       	ld	r0, Z+
    38e4:	0d 92       	st	X+, r0
    38e6:	9a 95       	dec	r25
    38e8:	e1 f7       	brne	.-8      	; 0x38e2 <_ZL11bk_callbackPvh+0x16>
	else 
	{
        SaveDevErrInEEP(ERR_PERIPH_BK); 	
		memset(&workData.bks, 0, sizeof(bks_t));
	}
    if (workData.AppState == APP_WORK)
    38ea:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    38ee:	83 30       	cpi	r24, 0x03	; 3
    38f0:	09 f0       	breq	.+2      	; 0x38f4 <_ZL11bk_callbackPvh+0x28>
    38f2:	3f c0       	rjmp	.+126    	; 0x3972 <_ZL11bk_callbackPvh+0xa6>
	}		
	bool write(void* vbuf, buf_len_t cnt)
	{
		bool res = true;
        uint8_t* buf = (uint8_t*) vbuf;
		if (pageCnt + cnt >= PAGE_DATA_SIZE)
    38f4:	c0 91 ac 53 	lds	r28, 0x53AC	; 0x8053ac <Ram+0x110a>
    38f8:	d0 91 ad 53 	lds	r29, 0x53AD	; 0x8053ad <Ram+0x110b>
    38fc:	ce 01       	movw	r24, r28
    38fe:	80 58       	subi	r24, 0x80	; 128
    3900:	9f 4f       	sbci	r25, 0xFF	; 255
    3902:	81 15       	cp	r24, r1
    3904:	90 41       	sbci	r25, 0x10	; 16
    3906:	08 f4       	brcc	.+2      	; 0x390a <_ZL11bk_callbackPvh+0x3e>
    3908:	45 c0       	rjmp	.+138    	; 0x3994 <_ZL11bk_callbackPvh+0xc8>
		{
            
			uint8_t pc = PAGE_DATA_SIZE - pageCnt;
    390a:	0c 2f       	mov	r16, r28
    390c:	01 95       	neg	r16
			memcpy( &page[pageCnt], buf, pc);
    390e:	10 e0       	ldi	r17, 0x00	; 0
    3910:	a8 01       	movw	r20, r16
    3912:	61 e0       	ldi	r22, 0x01	; 1
    3914:	70 e4       	ldi	r23, 0x40	; 64
    3916:	ce 01       	movw	r24, r28
    3918:	84 55       	subi	r24, 0x54	; 84
    391a:	9d 4b       	sbci	r25, 0xBD	; 189
    391c:	0e 94 5a 32 	call	0x64b4	; 0x64b4 <memcpy>
	{
		PCS_1.OUTSET = 1 << bitCS1; 
	}		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    // Enable Double Speed: enabled 
    3920:	81 e3       	ldi	r24, 0x31	; 49
    3922:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   // Data Order Setting: disabled 
			| 1 << SPI_ENABLE_bp // Enable Module: enabled 
			| 1 << SPI_MASTER_bp // SPI module in master mode 
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3926:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		{
            
			uint8_t pc = PAGE_DATA_SIZE - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
			init();
			res = _wPage();
    392a:	82 ea       	ldi	r24, 0xA2	; 162
    392c:	92 e4       	ldi	r25, 0x42	; 66
    392e:	0e 94 54 1a 	call	0x34a8	; 0x34a8 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE6_wPageEv>
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3932:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3936:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
			uint8_t pc = PAGE_DATA_SIZE - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
			init();
			res = _wPage();
			deinit();
			pageCnt = 0;
    393a:	10 92 ac 53 	sts	0x53AC, r1	; 0x8053ac <Ram+0x110a>
    393e:	10 92 ad 53 	sts	0x53AD, r1	; 0x8053ad <Ram+0x110b>
			cnt -= pc;
    3942:	c0 58       	subi	r28, 0x80	; 128
			buf += pc;
    3944:	b8 01       	movw	r22, r16
    3946:	6f 5f       	subi	r22, 0xFF	; 255
    3948:	7f 4b       	sbci	r23, 0xBF	; 191
		}
		memcpy( &page[pageCnt], buf,cnt);
    394a:	d0 e0       	ldi	r29, 0x00	; 0
    394c:	80 91 ac 53 	lds	r24, 0x53AC	; 0x8053ac <Ram+0x110a>
    3950:	90 91 ad 53 	lds	r25, 0x53AD	; 0x8053ad <Ram+0x110b>
    3954:	ae 01       	movw	r20, r28
    3956:	84 55       	subi	r24, 0x54	; 84
    3958:	9d 4b       	sbci	r25, 0xBD	; 189
    395a:	0e 94 5a 32 	call	0x64b4	; 0x64b4 <memcpy>
		pageCnt += cnt;
    395e:	80 91 ac 53 	lds	r24, 0x53AC	; 0x8053ac <Ram+0x110a>
    3962:	90 91 ad 53 	lds	r25, 0x53AD	; 0x8053ad <Ram+0x110b>
    3966:	c8 0f       	add	r28, r24
    3968:	d9 1f       	adc	r29, r25
    396a:	c0 93 ac 53 	sts	0x53AC, r28	; 0x8053ac <Ram+0x110a>
    396e:	d0 93 ad 53 	sts	0x53AD, r29	; 0x8053ad <Ram+0x110b>
    {
       Ram.write(&workData.time, sizeof(RamData_t)); 
    }
}
    3972:	df 91       	pop	r29
    3974:	cf 91       	pop	r28
    3976:	1f 91       	pop	r17
    3978:	0f 91       	pop	r16
    397a:	08 95       	ret
	{        
		memcpy(&workData.bks, buf, sizeof(bks_t));
	}
	else 
	{
        SaveDevErrInEEP(ERR_PERIPH_BK); 	
    397c:	82 e0       	ldi	r24, 0x02	; 2
    397e:	90 e0       	ldi	r25, 0x00	; 0
    3980:	0e 94 e5 16 	call	0x2dca	; 0x2dca <_ZL15SaveDevErrInEEPj>
		memset(&workData.bks, 0, sizeof(bks_t));
    3984:	ec e0       	ldi	r30, 0x0C	; 12
    3986:	f0 e4       	ldi	r31, 0x40	; 64
    3988:	80 e6       	ldi	r24, 0x60	; 96
    398a:	df 01       	movw	r26, r30
    398c:	1d 92       	st	X+, r1
    398e:	8a 95       	dec	r24
    3990:	e9 f7       	brne	.-6      	; 0x398c <_ZL11bk_callbackPvh+0xc0>
    3992:	ab cf       	rjmp	.-170    	; 0x38ea <_ZL11bk_callbackPvh+0x1e>
		}				
	}		
	bool write(void* vbuf, buf_len_t cnt)
	{
		bool res = true;
        uint8_t* buf = (uint8_t*) vbuf;
    3994:	61 e0       	ldi	r22, 0x01	; 1
    3996:	70 e4       	ldi	r23, 0x40	; 64
		if (pageCnt + cnt >= PAGE_DATA_SIZE)
    3998:	c0 e8       	ldi	r28, 0x80	; 128
    399a:	d7 cf       	rjmp	.-82     	; 0x394a <_ZL11bk_callbackPvh+0x7e>

0000399c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SkipBlockEP8RowAddrsP6reis_t>:
			c.col = col;
			CacheRead(&c,ppage,len);
		}
		return res;
	}
	bool SkipBlock(RowAddrs*a, reis_t*z)
    399c:	ef 92       	push	r14
    399e:	ff 92       	push	r15
    39a0:	1f 93       	push	r17
    39a2:	cf 93       	push	r28
    39a4:	df 93       	push	r29
    39a6:	cd b7       	in	r28, 0x3d	; 61
    39a8:	de b7       	in	r29, 0x3e	; 62
    39aa:	25 97       	sbiw	r28, 0x05	; 5
    39ac:	cd bf       	out	0x3d, r28	; 61
    39ae:	de bf       	out	0x3e, r29	; 62
    39b0:	7a 01       	movw	r14, r20
	{
		uint8_t bad=0xAA;
    39b2:	2a ea       	ldi	r18, 0xAA	; 170
    39b4:	2d 83       	std	Y+5, r18	; 0x05
		CS_off();
	}
	
	bool PageRead(RowAddrs* adr, uint16_t col, uint8_t*ppage, uint16_t len)
	{
		bool res = BeginPageRead(adr);
    39b6:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs>
		if (res) 
    39ba:	81 11       	cpse	r24, r1
    39bc:	0a c0       	rjmp	.+20     	; 0x39d2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SkipBlockEP8RowAddrsP6reis_t+0x36>
	{
		uint8_t bad=0xAA;
		bool res = PageRead(a,BAD_BLOCK_BYTE, &bad,1);
		if (!res||(bad != 0xFF))
		{
			return true;
    39be:	81 e0       	ldi	r24, 0x01	; 1
		}
		loadCol c ={.col = NAND_REIS};
		CacheRead(&c, (uint8_t*)z, sizeof(reis_t));
		//            
		return z->reis == 0xFFFF;
	}	
    39c0:	25 96       	adiw	r28, 0x05	; 5
    39c2:	cd bf       	out	0x3d, r28	; 61
    39c4:	de bf       	out	0x3e, r29	; 62
    39c6:	df 91       	pop	r29
    39c8:	cf 91       	pop	r28
    39ca:	1f 91       	pop	r17
    39cc:	ff 90       	pop	r15
    39ce:	ef 90       	pop	r14
    39d0:	08 95       	ret
    39d2:	41 e0       	ldi	r20, 0x01	; 1
    39d4:	50 e0       	ldi	r21, 0x00	; 0
    39d6:	be 01       	movw	r22, r28
    39d8:	6b 5f       	subi	r22, 0xFB	; 251
    39da:	7f 4f       	sbci	r23, 0xFF	; 255
    39dc:	80 e0       	ldi	r24, 0x00	; 0
    39de:	90 e1       	ldi	r25, 0x10	; 16
    39e0:	0e 94 af 15 	call	0x2b5e	; 0x2b5e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj.part.15>
	}
	bool SkipBlock(RowAddrs*a, reis_t*z)
	{
		uint8_t bad=0xAA;
		bool res = PageRead(a,BAD_BLOCK_BYTE, &bad,1);
		if (!res||(bad != 0xFF))
    39e4:	8d 81       	ldd	r24, Y+5	; 0x05
    39e6:	8f 3f       	cpi	r24, 0xFF	; 255
    39e8:	51 f7       	brne	.-44     	; 0x39be <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SkipBlockEP8RowAddrsP6reis_t+0x22>
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    39ea:	1b 82       	std	Y+3, r1	; 0x03
    39ec:	1c 82       	std	Y+4, r1	; 0x04
    39ee:	83 e0       	ldi	r24, 0x03	; 3
    39f0:	89 83       	std	Y+1, r24	; 0x01
    39f2:	10 e1       	ldi	r17, 0x10	; 16
    39f4:	1a 83       	std	Y+2, r17	; 0x02
    39f6:	80 e4       	ldi	r24, 0x40	; 64
    39f8:	8b 83       	std	Y+3, r24	; 0x03
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    39fa:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    39fe:	64 e0       	ldi	r22, 0x04	; 4
    3a00:	70 e0       	ldi	r23, 0x00	; 0
    3a02:	ce 01       	movw	r24, r28
    3a04:	01 96       	adiw	r24, 0x01	; 1
    3a06:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		SPI_read(buf,len);
    3a0a:	64 e0       	ldi	r22, 0x04	; 4
    3a0c:	70 e0       	ldi	r23, 0x00	; 0
    3a0e:	c7 01       	movw	r24, r14
    3a10:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    3a14:	10 93 65 04 	sts	0x0465, r17	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			return true;
		}
		loadCol c ={.col = NAND_REIS};
		CacheRead(&c, (uint8_t*)z, sizeof(reis_t));
		//            
		return z->reis == 0xFFFF;
    3a18:	81 e0       	ldi	r24, 0x01	; 1
    3a1a:	f7 01       	movw	r30, r14
    3a1c:	20 81       	ld	r18, Z
    3a1e:	31 81       	ldd	r19, Z+1	; 0x01
    3a20:	2f 3f       	cpi	r18, 0xFF	; 255
    3a22:	3f 4f       	sbci	r19, 0xFF	; 255
    3a24:	69 f2       	breq	.-102    	; 0x39c0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SkipBlockEP8RowAddrsP6reis_t+0x24>
    3a26:	80 e0       	ldi	r24, 0x00	; 0
    3a28:	cb cf       	rjmp	.-106    	; 0x39c0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SkipBlockEP8RowAddrsP6reis_t+0x24>

00003a2a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv>:
	{		
		return WCursorStatus;
	}
	/////////////////////////////////////////
	//  
	bool NextPageBlock(void)
    3a2a:	9f 92       	push	r9
    3a2c:	af 92       	push	r10
    3a2e:	bf 92       	push	r11
    3a30:	cf 92       	push	r12
    3a32:	df 92       	push	r13
    3a34:	ef 92       	push	r14
    3a36:	ff 92       	push	r15
    3a38:	0f 93       	push	r16
    3a3a:	1f 93       	push	r17
    3a3c:	cf 93       	push	r28
    3a3e:	df 93       	push	r29
    3a40:	00 d0       	rcall	.+0      	; 0x3a42 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv+0x18>
    3a42:	00 d0       	rcall	.+0      	; 0x3a44 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv+0x1a>
    3a44:	cd b7       	in	r28, 0x3d	; 61
    3a46:	de b7       	in	r29, 0x3e	; 62
    3a48:	7c 01       	movw	r14, r24
	{
		rcol = 0;
    3a4a:	fc 01       	movw	r30, r24
    3a4c:	e6 5e       	subi	r30, 0xE6	; 230
    3a4e:	fe 4e       	sbci	r31, 0xEE	; 238
    3a50:	10 82       	st	Z, r1
    3a52:	11 82       	std	Z+1, r1	; 0x01
		if (++raddr.page == 0)
    3a54:	8c 01       	movw	r16, r24
    3a56:	04 5e       	subi	r16, 0xE4	; 228
    3a58:	1e 4e       	sbci	r17, 0xEE	; 238
    3a5a:	d8 01       	movw	r26, r16
    3a5c:	9c 91       	ld	r25, X
    3a5e:	21 e0       	ldi	r18, 0x01	; 1
    3a60:	29 0f       	add	r18, r25
    3a62:	2f 73       	andi	r18, 0x3F	; 63
    3a64:	90 7c       	andi	r25, 0xC0	; 192
    3a66:	92 2b       	or	r25, r18
    3a68:	9c 93       	st	X, r25
    3a6a:	21 11       	cpse	r18, r1
    3a6c:	a5 c0       	rjmp	.+330    	; 0x3bb8 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv+0x18e>
		{
			raddr.block++;
    3a6e:	49 2f       	mov	r20, r25
    3a70:	42 95       	swap	r20
    3a72:	46 95       	lsr	r20
    3a74:	46 95       	lsr	r20
    3a76:	43 70       	andi	r20, 0x03	; 3
    3a78:	57 01       	movw	r10, r14
    3a7a:	b3 ee       	ldi	r27, 0xE3	; 227
    3a7c:	ab 1a       	sub	r10, r27
    3a7e:	be ee       	ldi	r27, 0xEE	; 238
    3a80:	bb 0a       	sbc	r11, r27
    3a82:	f5 01       	movw	r30, r10
    3a84:	80 81       	ld	r24, Z
    3a86:	58 2f       	mov	r21, r24
    3a88:	55 0f       	add	r21, r21
    3a8a:	55 0f       	add	r21, r21
    3a8c:	25 2f       	mov	r18, r21
    3a8e:	24 2b       	or	r18, r20
    3a90:	48 2f       	mov	r20, r24
    3a92:	42 95       	swap	r20
    3a94:	46 95       	lsr	r20
    3a96:	46 95       	lsr	r20
    3a98:	43 70       	andi	r20, 0x03	; 3
    3a9a:	67 01       	movw	r12, r14
    3a9c:	f2 ee       	ldi	r31, 0xE2	; 226
    3a9e:	cf 1a       	sub	r12, r31
    3aa0:	fe ee       	ldi	r31, 0xEE	; 238
    3aa2:	df 0a       	sbc	r13, r31
    3aa4:	d6 01       	movw	r26, r12
    3aa6:	8c 91       	ld	r24, X
    3aa8:	81 70       	andi	r24, 0x01	; 1
    3aaa:	88 0f       	add	r24, r24
    3aac:	88 0f       	add	r24, r24
    3aae:	38 2f       	mov	r19, r24
    3ab0:	34 2b       	or	r19, r20
    3ab2:	2f 5f       	subi	r18, 0xFF	; 255
    3ab4:	3f 4f       	sbci	r19, 0xFF	; 255
    3ab6:	37 70       	andi	r19, 0x07	; 7
    3ab8:	82 2f       	mov	r24, r18
    3aba:	82 95       	swap	r24
    3abc:	88 0f       	add	r24, r24
    3abe:	88 0f       	add	r24, r24
    3ac0:	80 7c       	andi	r24, 0xC0	; 192
    3ac2:	9f 73       	andi	r25, 0x3F	; 63
    3ac4:	98 2b       	or	r25, r24
    3ac6:	f8 01       	movw	r30, r16
    3ac8:	90 83       	st	Z, r25
    3aca:	93 2f       	mov	r25, r19
    3acc:	92 95       	swap	r25
    3ace:	99 0f       	add	r25, r25
    3ad0:	99 0f       	add	r25, r25
    3ad2:	90 7c       	andi	r25, 0xC0	; 192
    3ad4:	82 2f       	mov	r24, r18
    3ad6:	86 95       	lsr	r24
    3ad8:	86 95       	lsr	r24
    3ada:	89 2b       	or	r24, r25
    3adc:	81 83       	std	Z+1, r24	; 0x01
    3ade:	32 fb       	bst	r19, 2
    3ae0:	99 27       	eor	r25, r25
    3ae2:	90 f9       	bld	r25, 0
    3ae4:	82 81       	ldd	r24, Z+2	; 0x02
    3ae6:	8e 7f       	andi	r24, 0xFE	; 254
    3ae8:	89 2b       	or	r24, r25
    3aea:	82 83       	std	Z+2, r24	; 0x02
			reis_t z;
			while (SkipBlock(&raddr,&z)) raddr.block++;
    3aec:	ae 01       	movw	r20, r28
    3aee:	4f 5f       	subi	r20, 0xFF	; 255
    3af0:	5f 4f       	sbci	r21, 0xFF	; 255
    3af2:	b8 01       	movw	r22, r16
    3af4:	c7 01       	movw	r24, r14
    3af6:	0e 94 ce 1c 	call	0x399c	; 0x399c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SkipBlockEP8RowAddrsP6reis_t>
    3afa:	98 2e       	mov	r9, r24
    3afc:	88 23       	and	r24, r24
    3afe:	91 f1       	breq	.+100    	; 0x3b64 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv+0x13a>
    3b00:	d8 01       	movw	r26, r16
    3b02:	2c 91       	ld	r18, X
    3b04:	42 2f       	mov	r20, r18
    3b06:	42 95       	swap	r20
    3b08:	46 95       	lsr	r20
    3b0a:	46 95       	lsr	r20
    3b0c:	43 70       	andi	r20, 0x03	; 3
    3b0e:	f5 01       	movw	r30, r10
    3b10:	30 81       	ld	r19, Z
    3b12:	53 2f       	mov	r21, r19
    3b14:	55 0f       	add	r21, r21
    3b16:	55 0f       	add	r21, r21
    3b18:	85 2f       	mov	r24, r21
    3b1a:	84 2b       	or	r24, r20
    3b1c:	43 2f       	mov	r20, r19
    3b1e:	42 95       	swap	r20
    3b20:	46 95       	lsr	r20
    3b22:	46 95       	lsr	r20
    3b24:	43 70       	andi	r20, 0x03	; 3
    3b26:	d6 01       	movw	r26, r12
    3b28:	3c 91       	ld	r19, X
    3b2a:	31 70       	andi	r19, 0x01	; 1
    3b2c:	33 0f       	add	r19, r19
    3b2e:	33 0f       	add	r19, r19
    3b30:	93 2f       	mov	r25, r19
    3b32:	94 2b       	or	r25, r20
    3b34:	01 96       	adiw	r24, 0x01	; 1
    3b36:	97 70       	andi	r25, 0x07	; 7
    3b38:	38 2f       	mov	r19, r24
    3b3a:	32 95       	swap	r19
    3b3c:	33 0f       	add	r19, r19
    3b3e:	33 0f       	add	r19, r19
    3b40:	30 7c       	andi	r19, 0xC0	; 192
    3b42:	2f 73       	andi	r18, 0x3F	; 63
    3b44:	23 2b       	or	r18, r19
    3b46:	f8 01       	movw	r30, r16
    3b48:	20 83       	st	Z, r18
    3b4a:	29 2f       	mov	r18, r25
    3b4c:	22 95       	swap	r18
    3b4e:	22 0f       	add	r18, r18
    3b50:	22 0f       	add	r18, r18
    3b52:	20 7c       	andi	r18, 0xC0	; 192
    3b54:	86 95       	lsr	r24
    3b56:	86 95       	lsr	r24
    3b58:	82 2b       	or	r24, r18
    3b5a:	81 83       	std	Z+1, r24	; 0x01
    3b5c:	92 fb       	bst	r25, 2
    3b5e:	99 27       	eor	r25, r25
    3b60:	90 f9       	bld	r25, 0
    3b62:	c0 cf       	rjmp	.-128    	; 0x3ae4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv+0xba>
			
			if (z.reis != rreis.reis || rBlocksToEnd == 0)
    3b64:	29 81       	ldd	r18, Y+1	; 0x01
    3b66:	3a 81       	ldd	r19, Y+2	; 0x02
    3b68:	f7 01       	movw	r30, r14
    3b6a:	eb 5d       	subi	r30, 0xDB	; 219
    3b6c:	fe 4e       	sbci	r31, 0xEE	; 238
    3b6e:	80 81       	ld	r24, Z
    3b70:	91 81       	ldd	r25, Z+1	; 0x01
    3b72:	28 17       	cp	r18, r24
    3b74:	39 07       	cpc	r19, r25
    3b76:	29 f4       	brne	.+10     	; 0x3b82 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv+0x158>
    3b78:	32 97       	sbiw	r30, 0x02	; 2
    3b7a:	80 81       	ld	r24, Z
    3b7c:	91 81       	ldd	r25, Z+1	; 0x01
    3b7e:	00 97       	sbiw	r24, 0x00	; 0
    3b80:	c1 f4       	brne	.+48     	; 0x3bb2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv+0x188>
			{
                if (Callback != NULL) Callback(NAND_BAD_REIS);
    3b82:	d7 01       	movw	r26, r14
    3b84:	ed 91       	ld	r30, X+
    3b86:	fc 91       	ld	r31, X
    3b88:	30 97       	sbiw	r30, 0x00	; 0
    3b8a:	19 f0       	breq	.+6      	; 0x3b92 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv+0x168>
    3b8c:	80 e8       	ldi	r24, 0x80	; 128
    3b8e:	90 e0       	ldi	r25, 0x00	; 0
    3b90:	09 95       	icall
			}
			//next block
			rBlocksToEnd--;
		}
		return true;
	}	
    3b92:	89 2d       	mov	r24, r9
    3b94:	24 96       	adiw	r28, 0x04	; 4
    3b96:	cd bf       	out	0x3d, r28	; 61
    3b98:	de bf       	out	0x3e, r29	; 62
    3b9a:	df 91       	pop	r29
    3b9c:	cf 91       	pop	r28
    3b9e:	1f 91       	pop	r17
    3ba0:	0f 91       	pop	r16
    3ba2:	ff 90       	pop	r15
    3ba4:	ef 90       	pop	r14
    3ba6:	df 90       	pop	r13
    3ba8:	cf 90       	pop	r12
    3baa:	bf 90       	pop	r11
    3bac:	af 90       	pop	r10
    3bae:	9f 90       	pop	r9
    3bb0:	08 95       	ret
                if (Callback != NULL) Callback(NAND_BAD_REIS);
				//Indicator.SetCriticalError2();
				return false;
			}
			//next block
			rBlocksToEnd--;
    3bb2:	01 97       	sbiw	r24, 0x01	; 1
    3bb4:	80 83       	st	Z, r24
    3bb6:	91 83       	std	Z+1, r25	; 0x01
		}
		return true;
    3bb8:	99 24       	eor	r9, r9
    3bba:	93 94       	inc	r9
    3bbc:	ea cf       	rjmp	.-44     	; 0x3b92 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv+0x168>

00003bbe <main>:
		break;
	}
}

int main(void)
{
    3bbe:	cf 93       	push	r28
    3bc0:	df 93       	push	r29
    3bc2:	cd b7       	in	r28, 0x3d	; 61
    3bc4:	de b7       	in	r29, 0x3e	; 62
    3bc6:	cc 58       	subi	r28, 0x8C	; 140
    3bc8:	d1 09       	sbc	r29, r1
    3bca:	cd bf       	out	0x3d, r28	; 61
    3bcc:	de bf       	out	0x3e, r29	; 62
    
INLN void CallbackRegister(void (*callbackHandler)(nand_errors_t))
{
	if (callbackHandler != NULL)
	{
		Callback = callbackHandler;
    3bce:	87 e3       	ldi	r24, 0x37	; 55
    3bd0:	97 e1       	ldi	r25, 0x17	; 23
    3bd2:	80 93 a2 42 	sts	0x42A2, r24	; 0x8042a2 <Ram>
    3bd6:	90 93 a3 42 	sts	0x42A3, r25	; 0x8042a3 <Ram+0x1>
    Ram.CallbackRegister(&cbNANDErr);
    NAND_Check();
    3bda:	0e 94 6d 30 	call	0x60da	; 0x60da <_Z10NAND_Checkv>
//	StandBy();   
    
	if (eep_save30.State.AppState != APP_IDLE) // 	
    3bde:	10 91 28 14 	lds	r17, 0x1428	; 0x801428 <__TEXT_REGION_LENGTH__+0x7e1428>
    3be2:	14 30       	cpi	r17, 0x04	; 4
    3be4:	09 f4       	brne	.+2      	; 0x3be8 <main+0x2a>
    3be6:	98 c3       	rjmp	.+1840   	; 0x4318 <__DATA_REGION_LENGTH__+0x318>
	{		
		workData.time = eep_save30.State.time;
    3be8:	80 91 29 14 	lds	r24, 0x1429	; 0x801429 <__TEXT_REGION_LENGTH__+0x7e1429>
    3bec:	90 91 2a 14 	lds	r25, 0x142A	; 0x80142a <__TEXT_REGION_LENGTH__+0x7e142a>
    3bf0:	a0 91 2b 14 	lds	r26, 0x142B	; 0x80142b <__TEXT_REGION_LENGTH__+0x7e142b>
    3bf4:	b0 91 2c 14 	lds	r27, 0x142C	; 0x80142c <__TEXT_REGION_LENGTH__+0x7e142c>
    3bf8:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3bfc:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3c00:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3c04:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
		
		if (eep_save30.State.AppState == APP_DELAY)
    3c08:	12 30       	cpi	r17, 0x02	; 2
    3c0a:	39 f4       	brne	.+14     	; 0x3c1a <main+0x5c>
		{
			workData.AppState = APP_DELAY;
    3c0c:	10 93 00 40 	sts	0x4000, r17	; 0x804000 <__DATA_REGION_ORIGIN__>
		{
			workData.AppState = APP_WORK;
			//         NAND
			if (!Ram.Restore((lastReisInfo_t*) &eep_save30.reis, sizeof(RamData_t), &workData.time)) 
                //          
                Ram.InitNewReis();
    3c10:	82 ea       	ldi	r24, 0xA2	; 162
    3c12:	92 e4       	ldi	r25, 0x42	; 66
    3c14:	0e 94 c0 19 	call	0x3380	; 0x3380 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11InitNewReisEv>
    3c18:	9c c1       	rjmp	.+824    	; 0x3f52 <main+0x394>
		if (eep_save30.State.AppState == APP_DELAY)
		{
			workData.AppState = APP_DELAY;
            Ram.InitNewReis();            
		}
		else if(eep_save30.State.AppState == APP_WORK)
    3c1a:	13 30       	cpi	r17, 0x03	; 3
    3c1c:	09 f0       	breq	.+2      	; 0x3c20 <main+0x62>
    3c1e:	99 c1       	rjmp	.+818    	; 0x3f52 <main+0x394>
		{
			workData.AppState = APP_WORK;
    3c20:	10 93 00 40 	sts	0x4000, r17	; 0x804000 <__DATA_REGION_ORIGIN__>


    
	INLN bool Restore(lastReisInfo_t* lastEepromReis, uint16_t len, int32_t* lastKadr)
	{
        if (lastEepromReis->reis == LastReis.reis && lastEepromReis->startBlock == LastReis.startBlock)
    3c24:	80 91 20 14 	lds	r24, 0x1420	; 0x801420 <__TEXT_REGION_LENGTH__+0x7e1420>
    3c28:	90 91 21 14 	lds	r25, 0x1421	; 0x801421 <__TEXT_REGION_LENGTH__+0x7e1421>
    3c2c:	20 91 ae 53 	lds	r18, 0x53AE	; 0x8053ae <Ram+0x110c>
    3c30:	30 91 af 53 	lds	r19, 0x53AF	; 0x8053af <Ram+0x110d>
    3c34:	82 17       	cp	r24, r18
    3c36:	93 07       	cpc	r25, r19
    3c38:	09 f0       	breq	.+2      	; 0x3c3c <main+0x7e>
    3c3a:	59 c3       	rjmp	.+1714   	; 0x42ee <__DATA_REGION_LENGTH__+0x2ee>
    3c3c:	20 91 24 14 	lds	r18, 0x1424	; 0x801424 <__TEXT_REGION_LENGTH__+0x7e1424>
    3c40:	30 91 25 14 	lds	r19, 0x1425	; 0x801425 <__TEXT_REGION_LENGTH__+0x7e1425>
    3c44:	40 91 b2 53 	lds	r20, 0x53B2	; 0x8053b2 <Ram+0x1110>
    3c48:	50 91 b3 53 	lds	r21, 0x53B3	; 0x8053b3 <Ram+0x1111>
    3c4c:	24 17       	cp	r18, r20
    3c4e:	35 07       	cpc	r19, r21
    3c50:	09 f0       	breq	.+2      	; 0x3c54 <main+0x96>
    3c52:	4d c3       	rjmp	.+1690   	; 0x42ee <__DATA_REGION_LENGTH__+0x2ee>
            unio32_t read_kadr;
            uint32_t expect_kadr;
            uint8_t nKadr;            
            bool IsEmpty;
            
            rlogadr = 0xFFFFFFFF;
    3c54:	4f ef       	ldi	r20, 0xFF	; 255
    3c56:	5f ef       	ldi	r21, 0xFF	; 255
    3c58:	ba 01       	movw	r22, r20
    3c5a:	40 93 c1 53 	sts	0x53C1, r20	; 0x8053c1 <Ram+0x111f>
    3c5e:	50 93 c2 53 	sts	0x53C2, r21	; 0x8053c2 <Ram+0x1120>
    3c62:	60 93 c3 53 	sts	0x53C3, r22	; 0x8053c3 <Ram+0x1121>
    3c66:	70 93 c4 53 	sts	0x53C4, r23	; 0x8053c4 <Ram+0x1122>
            wreis.reis = LastReis.reis;
    3c6a:	80 93 a7 42 	sts	0x42A7, r24	; 0x8042a7 <Ram+0x5>
    3c6e:	90 93 a8 42 	sts	0x42A8, r25	; 0x8042a8 <Ram+0x6>
            wreis.block = LastReis.blocks-1;
    3c72:	80 91 b0 53 	lds	r24, 0x53B0	; 0x8053b0 <Ram+0x110e>
    3c76:	90 91 b1 53 	lds	r25, 0x53B1	; 0x8053b1 <Ram+0x110f>
    3c7a:	01 97       	sbiw	r24, 0x01	; 1
    3c7c:	80 93 a9 42 	sts	0x42A9, r24	; 0x8042a9 <Ram+0x7>
    3c80:	90 93 aa 42 	sts	0x42AA, r25	; 0x8042aa <Ram+0x8>
            CurrReisStartBlock = LastReis.startBlock;
    3c84:	20 93 b6 53 	sts	0x53B6, r18	; 0x8053b6 <Ram+0x1114>
    3c88:	30 93 b7 53 	sts	0x53B7, r19	; 0x8053b7 <Ram+0x1115>

            uint32_t ba = (LastReis.blocks-1) * PAGE_DATA_SIZE * NUM_PAGES_PER_BLOCK; //   () 
            pageCnt = ba % len; // next kadr in page 
    3c8c:	10 92 ac 53 	sts	0x53AC, r1	; 0x8053ac <Ram+0x110a>
    3c90:	10 92 ad 53 	sts	0x53AD, r1	; 0x8053ad <Ram+0x110b>
            expect_kadr = 1 + ba / len;
    3c94:	81 e0       	ldi	r24, 0x01	; 1
    3c96:	90 e0       	ldi	r25, 0x00	; 0
    3c98:	a0 e0       	ldi	r26, 0x00	; 0
    3c9a:	b0 e0       	ldi	r27, 0x00	; 0
    3c9c:	cb 57       	subi	r28, 0x7B	; 123
    3c9e:	df 4f       	sbci	r29, 0xFF	; 255
    3ca0:	88 83       	st	Y, r24
    3ca2:	99 83       	std	Y+1, r25	; 0x01
    3ca4:	aa 83       	std	Y+2, r26	; 0x02
    3ca6:	bb 83       	std	Y+3, r27	; 0x03
    3ca8:	c5 58       	subi	r28, 0x85	; 133
    3caa:	d0 40       	sbci	r29, 0x00	; 0
            
            waddr.block = LastReis.endBlock; 
    3cac:	90 91 b4 53 	lds	r25, 0x53B4	; 0x8053b4 <Ram+0x1112>
    3cb0:	80 91 b5 53 	lds	r24, 0x53B5	; 0x8053b5 <Ram+0x1113>
    3cb4:	38 2f       	mov	r19, r24
    3cb6:	32 95       	swap	r19
    3cb8:	33 0f       	add	r19, r19
    3cba:	33 0f       	add	r19, r19
    3cbc:	30 7c       	andi	r19, 0xC0	; 192
    3cbe:	29 2f       	mov	r18, r25
    3cc0:	26 95       	lsr	r18
    3cc2:	26 95       	lsr	r18
    3cc4:	23 2b       	or	r18, r19
    3cc6:	20 93 a5 42 	sts	0x42A5, r18	; 0x8042a5 <Ram+0x3>
    3cca:	82 fb       	bst	r24, 2
    3ccc:	22 27       	eor	r18, r18
    3cce:	20 f9       	bld	r18, 0
    3cd0:	80 91 a6 42 	lds	r24, 0x42A6	; 0x8042a6 <Ram+0x4>
    3cd4:	8e 7f       	andi	r24, 0xFE	; 254
    3cd6:	82 2b       	or	r24, r18
    3cd8:	80 93 a6 42 	sts	0x42A6, r24	; 0x8042a6 <Ram+0x4>
            waddr.page = 0;
    3cdc:	92 95       	swap	r25
    3cde:	99 0f       	add	r25, r25
    3ce0:	99 0f       	add	r25, r25
    3ce2:	90 7c       	andi	r25, 0xC0	; 192
    3ce4:	90 93 a4 42 	sts	0x42A4, r25	; 0x8042a4 <Ram+0x2>
	{
		PCS_1.OUTSET = 1 << bitCS1; 
	}		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    // Enable Double Speed: enabled 
    3ce8:	81 e3       	ldi	r24, 0x31	; 49
    3cea:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   // Data Order Setting: disabled 
			| 1 << SPI_ENABLE_bp // Enable Module: enabled 
			| 1 << SPI_MASTER_bp // SPI module in master mode 
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3cee:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
            waddr.block = LastReis.endBlock; 
            waddr.page = 0;
            
            init();
            
            BeginPageRead(&waddr);
    3cf2:	64 ea       	ldi	r22, 0xA4	; 164
    3cf4:	72 e4       	ldi	r23, 0x42	; 66
    3cf6:	82 ea       	ldi	r24, 0xA2	; 162
    3cf8:	92 e4       	ldi	r25, 0x42	; 66
    3cfa:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs>
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    3cfe:	cd 57       	subi	r28, 0x7D	; 125
    3d00:	df 4f       	sbci	r29, 0xFF	; 255
    3d02:	18 82       	st	Y, r1
    3d04:	19 82       	std	Y+1, r1	; 0x01
    3d06:	c3 58       	subi	r28, 0x83	; 131
    3d08:	d0 40       	sbci	r29, 0x00	; 0
    3d0a:	cf 57       	subi	r28, 0x7F	; 127
    3d0c:	df 4f       	sbci	r29, 0xFF	; 255
    3d0e:	18 83       	st	Y, r17
    3d10:	c1 58       	subi	r28, 0x81	; 129
    3d12:	d0 40       	sbci	r29, 0x00	; 0
    3d14:	ce 57       	subi	r28, 0x7E	; 126
    3d16:	df 4f       	sbci	r29, 0xFF	; 255
    3d18:	18 82       	st	Y, r1
    3d1a:	c2 58       	subi	r28, 0x82	; 130
    3d1c:	d0 40       	sbci	r29, 0x00	; 0
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3d1e:	10 e1       	ldi	r17, 0x10	; 16
    3d20:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    3d24:	64 e0       	ldi	r22, 0x04	; 4
    3d26:	70 e0       	ldi	r23, 0x00	; 0
    3d28:	ce 01       	movw	r24, r28
    3d2a:	8f 57       	subi	r24, 0x7F	; 127
    3d2c:	9f 4f       	sbci	r25, 0xFF	; 255
    3d2e:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		SPI_read(buf,len);
    3d32:	60 e8       	ldi	r22, 0x80	; 128
    3d34:	70 e0       	ldi	r23, 0x00	; 0
    3d36:	ce 01       	movw	r24, r28
    3d38:	01 96       	adiw	r24, 0x01	; 1
    3d3a:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    3d3e:	10 93 65 04 	sts	0x0465, r17	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    3d42:	fe 01       	movw	r30, r28
    3d44:	31 96       	adiw	r30, 0x01	; 1
    INLN bool _IsEmptyPage(void)
    {
         loadCol c = {0};
         uint8_t b[128];
         CacheRead(&c, b, 128); 
         for (uint8_t i=0;i<128;i++) if (b[i] != 0xFF) return false;
    3d46:	80 e0       	ldi	r24, 0x00	; 0
    3d48:	91 91       	ld	r25, Z+
    3d4a:	9f 3f       	cpi	r25, 0xFF	; 255
    3d4c:	09 f0       	breq	.+2      	; 0x3d50 <main+0x192>
    3d4e:	81 c0       	rjmp	.+258    	; 0x3e52 <main+0x294>
    3d50:	8f 5f       	subi	r24, 0xFF	; 255
    3d52:	80 38       	cpi	r24, 0x80	; 128
    3d54:	c9 f7       	brne	.-14     	; 0x3d48 <main+0x18a>
         return true;        
    3d56:	81 e0       	ldi	r24, 0x01	; 1
            BeginPageRead(&waddr);
            //       
            //  IsEmpty = false
            IsEmpty = _IsEmptyPage(); 
            
            FN_KADR(pageCnt);         
    3d58:	20 91 ac 53 	lds	r18, 0x53AC	; 0x8053ac <Ram+0x110a>
    3d5c:	30 91 ad 53 	lds	r19, 0x53AD	; 0x8053ad <Ram+0x110b>
    3d60:	2d 3f       	cpi	r18, 0xFD	; 253
    3d62:	9f e0       	ldi	r25, 0x0F	; 15
    3d64:	39 07       	cpc	r19, r25
    3d66:	08 f4       	brcc	.+2      	; 0x3d6a <main+0x1ac>
    3d68:	78 c0       	rjmp	.+240    	; 0x3e5a <main+0x29c>
    3d6a:	12 2f       	mov	r17, r18
    3d6c:	11 95       	neg	r17
    3d6e:	14 30       	cpi	r17, 0x04	; 4
    3d70:	09 f4       	brne	.+2      	; 0x3d74 <main+0x1b6>
    3d72:	55 c0       	rjmp	.+170    	; 0x3e1e <main+0x260>
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    3d74:	1b 82       	std	Y+3, r1	; 0x03
    3d76:	1c 82       	std	Y+4, r1	; 0x04
    3d78:	73 e0       	ldi	r23, 0x03	; 3
    3d7a:	f7 2e       	mov	r15, r23
    3d7c:	f9 82       	std	Y+1, r15	; 0x01
    3d7e:	3a 83       	std	Y+2, r19	; 0x02
    3d80:	2b 83       	std	Y+3, r18	; 0x03
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3d82:	00 e1       	ldi	r16, 0x10	; 16
    3d84:	00 93 66 04 	sts	0x0466, r16	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    3d88:	64 e0       	ldi	r22, 0x04	; 4
    3d8a:	70 e0       	ldi	r23, 0x00	; 0
    3d8c:	ce 01       	movw	r24, r28
    3d8e:	01 96       	adiw	r24, 0x01	; 1
    3d90:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
            BeginPageRead(&waddr);
            //       
            //  IsEmpty = false
            IsEmpty = _IsEmptyPage(); 
            
            FN_KADR(pageCnt);         
    3d94:	61 2f       	mov	r22, r17
    3d96:	70 e0       	ldi	r23, 0x00	; 0
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
		SPI_read(buf,len);
    3d98:	ce 01       	movw	r24, r28
    3d9a:	87 57       	subi	r24, 0x77	; 119
    3d9c:	9f 4f       	sbci	r25, 0xFF	; 255
    3d9e:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    3da2:	00 93 65 04 	sts	0x0465, r16	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
         for (uint8_t i=0;i<128;i++) if (b[i] != 0xFF) return false;
         return true;        
    }
    INLN bool _ReadNextPade(RowAddrs* a)
    {
        a->page++;
    3da6:	90 91 a4 42 	lds	r25, 0x42A4	; 0x8042a4 <Ram+0x2>
    3daa:	81 e0       	ldi	r24, 0x01	; 1
    3dac:	89 0f       	add	r24, r25
    3dae:	8f 73       	andi	r24, 0x3F	; 63
    3db0:	90 7c       	andi	r25, 0xC0	; 192
    3db2:	89 2b       	or	r24, r25
    3db4:	80 93 a4 42 	sts	0x42A4, r24	; 0x8042a4 <Ram+0x2>
        if (a->page != 0)
    3db8:	8f 73       	andi	r24, 0x3F	; 63
    3dba:	b9 f1       	breq	.+110    	; 0x3e2a <main+0x26c>
        {
          BeginPageRead(a);
    3dbc:	64 ea       	ldi	r22, 0xA4	; 164
    3dbe:	72 e4       	ldi	r23, 0x42	; 66
    3dc0:	82 ea       	ldi	r24, 0xA2	; 162
    3dc2:	92 e4       	ldi	r25, 0x42	; 66
    3dc4:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs>
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    3dc8:	cd 57       	subi	r28, 0x7D	; 125
    3dca:	df 4f       	sbci	r29, 0xFF	; 255
    3dcc:	18 82       	st	Y, r1
    3dce:	19 82       	std	Y+1, r1	; 0x01
    3dd0:	c3 58       	subi	r28, 0x83	; 131
    3dd2:	d0 40       	sbci	r29, 0x00	; 0
    3dd4:	cf 57       	subi	r28, 0x7F	; 127
    3dd6:	df 4f       	sbci	r29, 0xFF	; 255
    3dd8:	f8 82       	st	Y, r15
    3dda:	c1 58       	subi	r28, 0x81	; 129
    3ddc:	d0 40       	sbci	r29, 0x00	; 0
    3dde:	ce 57       	subi	r28, 0x7E	; 126
    3de0:	df 4f       	sbci	r29, 0xFF	; 255
    3de2:	18 82       	st	Y, r1
    3de4:	c2 58       	subi	r28, 0x82	; 130
    3de6:	d0 40       	sbci	r29, 0x00	; 0
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3de8:	00 93 66 04 	sts	0x0466, r16	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    3dec:	64 e0       	ldi	r22, 0x04	; 4
    3dee:	70 e0       	ldi	r23, 0x00	; 0
    3df0:	ce 01       	movw	r24, r28
    3df2:	8f 57       	subi	r24, 0x7F	; 127
    3df4:	9f 4f       	sbci	r25, 0xFF	; 255
    3df6:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		SPI_read(buf,len);
    3dfa:	60 e8       	ldi	r22, 0x80	; 128
    3dfc:	70 e0       	ldi	r23, 0x00	; 0
    3dfe:	ce 01       	movw	r24, r28
    3e00:	01 96       	adiw	r24, 0x01	; 1
    3e02:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    3e06:	00 93 65 04 	sts	0x0465, r16	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    3e0a:	fe 01       	movw	r30, r28
    3e0c:	31 96       	adiw	r30, 0x01	; 1
    INLN bool _IsEmptyPage(void)
    {
         loadCol c = {0};
         uint8_t b[128];
         CacheRead(&c, b, 128); 
         for (uint8_t i=0;i<128;i++) if (b[i] != 0xFF) return false;
    3e0e:	80 e0       	ldi	r24, 0x00	; 0
    3e10:	91 91       	ld	r25, Z+
    3e12:	9f 3f       	cpi	r25, 0xFF	; 255
    3e14:	01 f5       	brne	.+64     	; 0x3e56 <main+0x298>
    3e16:	8f 5f       	subi	r24, 0xFF	; 255
    3e18:	80 38       	cpi	r24, 0x80	; 128
    3e1a:	d1 f7       	brne	.-12     	; 0x3e10 <main+0x252>
         return true;        
    3e1c:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    3e1e:	63 e0       	ldi	r22, 0x03	; 3
    3e20:	f6 2e       	mov	r15, r22
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    3e22:	00 e1       	ldi	r16, 0x10	; 16
            
            FN_KADR(pageCnt);         
            
            while (true)
            {
                if (IsEmpty)
    3e24:	88 23       	and	r24, r24
    3e26:	09 f4       	brne	.+2      	; 0x3e2a <main+0x26c>
    3e28:	39 c1       	rjmp	.+626    	; 0x409c <__DATA_REGION_LENGTH__+0x9c>
	}
	
	
	INLN void unlockAllBlock(void)
	{
		SetFeature(SPI_NAND_BLKLOCK_REG_ADDR,0);
    3e2a:	0e 94 e3 15 	call	0x2bc6	; 0x2bc6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.11.constprop.20>
            {
                if (IsEmpty)
                {
                    unlockAllBlock();                    
                    //  pageCnt waddr wreis  ..
                    if (nKadr != 4)
    3e2e:	14 30       	cpi	r17, 0x04	; 4
    3e30:	a9 f1       	breq	.+106    	; 0x3e9c <main+0x2de>
    3e32:	21 2f       	mov	r18, r17
    3e34:	30 e0       	ldi	r19, 0x00	; 0
    3e36:	a5 e8       	ldi	r26, 0x85	; 133
    3e38:	b0 e0       	ldi	r27, 0x00	; 0
    3e3a:	ac 0f       	add	r26, r28
    3e3c:	bd 1f       	adc	r27, r29
    3e3e:	a2 0f       	add	r26, r18
    3e40:	b3 1f       	adc	r27, r19
    3e42:	ec ea       	ldi	r30, 0xAC	; 172
    3e44:	f2 e4       	ldi	r31, 0x42	; 66
                    {
                       //                              
                        unio32_t* k = (unio32_t*) &expect_kadr;
                        for (uint8_t i = nKadr; i<4; i++) page[i-nKadr] = k->B[i];
    3e46:	14 30       	cpi	r17, 0x04	; 4
    3e48:	50 f4       	brcc	.+20     	; 0x3e5e <main+0x2a0>
    3e4a:	8d 91       	ld	r24, X+
    3e4c:	81 93       	st	Z+, r24
    3e4e:	1f 5f       	subi	r17, 0xFF	; 255
    3e50:	fa cf       	rjmp	.-12     	; 0x3e46 <main+0x288>
    INLN bool _IsEmptyPage(void)
    {
         loadCol c = {0};
         uint8_t b[128];
         CacheRead(&c, b, 128); 
         for (uint8_t i=0;i<128;i++) if (b[i] != 0xFF) return false;
    3e52:	80 e0       	ldi	r24, 0x00	; 0
    3e54:	81 cf       	rjmp	.-254    	; 0x3d58 <main+0x19a>
    3e56:	80 e0       	ldi	r24, 0x00	; 0
    3e58:	e2 cf       	rjmp	.-60     	; 0x3e1e <main+0x260>
            BeginPageRead(&waddr);
            //       
            //  IsEmpty = false
            IsEmpty = _IsEmptyPage(); 
            
            FN_KADR(pageCnt);         
    3e5a:	14 e0       	ldi	r17, 0x04	; 4
    3e5c:	e0 cf       	rjmp	.-64     	; 0x3e1e <main+0x260>
                    {
                       //                              
                        unio32_t* k = (unio32_t*) &expect_kadr;
                        for (uint8_t i = nKadr; i<4; i++) page[i-nKadr] = k->B[i];
                        //   
                        pageCnt += len-nKadr;
    3e5e:	80 91 ac 53 	lds	r24, 0x53AC	; 0x8053ac <Ram+0x110a>
    3e62:	90 91 ad 53 	lds	r25, 0x53AD	; 0x8053ad <Ram+0x110b>
    3e66:	80 58       	subi	r24, 0x80	; 128
    3e68:	9f 4f       	sbci	r25, 0xFF	; 255
    3e6a:	82 1b       	sub	r24, r18
    3e6c:	93 0b       	sbc	r25, r19
    3e6e:	80 93 ac 53 	sts	0x53AC, r24	; 0x8053ac <Ram+0x110a>
    3e72:	90 93 ad 53 	sts	0x53AD, r25	; 0x8053ad <Ram+0x110b>
                        expect_kadr++;
    3e76:	cb 57       	subi	r28, 0x7B	; 123
    3e78:	df 4f       	sbci	r29, 0xFF	; 255
    3e7a:	88 81       	ld	r24, Y
    3e7c:	99 81       	ldd	r25, Y+1	; 0x01
    3e7e:	aa 81       	ldd	r26, Y+2	; 0x02
    3e80:	bb 81       	ldd	r27, Y+3	; 0x03
    3e82:	c5 58       	subi	r28, 0x85	; 133
    3e84:	d0 40       	sbci	r29, 0x00	; 0
    3e86:	01 96       	adiw	r24, 0x01	; 1
    3e88:	a1 1d       	adc	r26, r1
    3e8a:	b1 1d       	adc	r27, r1
    3e8c:	cb 57       	subi	r28, 0x7B	; 123
    3e8e:	df 4f       	sbci	r29, 0xFF	; 255
    3e90:	88 83       	st	Y, r24
    3e92:	99 83       	std	Y+1, r25	; 0x01
    3e94:	aa 83       	std	Y+2, r26	; 0x02
    3e96:	bb 83       	std	Y+3, r27	; 0x03
    3e98:	c5 58       	subi	r28, 0x85	; 133
    3e9a:	d0 40       	sbci	r29, 0x00	; 0
                    }
                    //pageCnt = page_index;
                    *lastKadr = expect_kadr-1;
    3e9c:	cb 57       	subi	r28, 0x7B	; 123
    3e9e:	df 4f       	sbci	r29, 0xFF	; 255
    3ea0:	88 81       	ld	r24, Y
    3ea2:	99 81       	ldd	r25, Y+1	; 0x01
    3ea4:	aa 81       	ldd	r26, Y+2	; 0x02
    3ea6:	bb 81       	ldd	r27, Y+3	; 0x03
    3ea8:	c5 58       	subi	r28, 0x85	; 133
    3eaa:	d0 40       	sbci	r29, 0x00	; 0
    3eac:	01 97       	sbiw	r24, 0x01	; 1
    3eae:	a1 09       	sbc	r26, r1
    3eb0:	b1 09       	sbc	r27, r1
    3eb2:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3eb6:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3eba:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3ebe:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    3ec2:	30 91 a4 42 	lds	r19, 0x42A4	; 0x8042a4 <Ram+0x2>
    3ec6:	43 2f       	mov	r20, r19
    3ec8:	42 95       	swap	r20
    3eca:	46 95       	lsr	r20
    3ecc:	46 95       	lsr	r20
    3ece:	43 70       	andi	r20, 0x03	; 3
    3ed0:	20 91 a5 42 	lds	r18, 0x42A5	; 0x8042a5 <Ram+0x3>
    3ed4:	52 2f       	mov	r21, r18
    3ed6:	55 0f       	add	r21, r21
    3ed8:	55 0f       	add	r21, r21
    3eda:	85 2f       	mov	r24, r21
    3edc:	84 2b       	or	r24, r20
    3ede:	42 2f       	mov	r20, r18
    3ee0:	42 95       	swap	r20
    3ee2:	46 95       	lsr	r20
    3ee4:	46 95       	lsr	r20
    3ee6:	43 70       	andi	r20, 0x03	; 3
    3ee8:	20 91 a6 42 	lds	r18, 0x42A6	; 0x8042a6 <Ram+0x4>
    3eec:	52 2f       	mov	r21, r18
    3eee:	51 70       	andi	r21, 0x01	; 1
    3ef0:	55 0f       	add	r21, r21
    3ef2:	55 0f       	add	r21, r21
    3ef4:	95 2f       	mov	r25, r21
    3ef6:	94 2b       	or	r25, r20
                    //   (     0   )
                    if (waddr.page == 0)
    3ef8:	3f 73       	andi	r19, 0x3F	; 63
    3efa:	59 f5       	brne	.+86     	; 0x3f52 <main+0x394>
                    {
       					wreis.block++;
    3efc:	40 91 a9 42 	lds	r20, 0x42A9	; 0x8042a9 <Ram+0x7>
    3f00:	50 91 aa 42 	lds	r21, 0x42AA	; 0x8042aa <Ram+0x8>
    3f04:	4f 5f       	subi	r20, 0xFF	; 255
    3f06:	5f 4f       	sbci	r21, 0xFF	; 255
    3f08:	40 93 a9 42 	sts	0x42A9, r20	; 0x8042a9 <Ram+0x7>
    3f0c:	50 93 aa 42 	sts	0x42AA, r21	; 0x8042aa <Ram+0x8>
		}		
		return false;
	}
	INLN bool NextEraseToGood(void)
	{
 		waddr.block++;
    3f10:	01 96       	adiw	r24, 0x01	; 1
    3f12:	97 70       	andi	r25, 0x07	; 7
    3f14:	38 2f       	mov	r19, r24
    3f16:	32 95       	swap	r19
    3f18:	33 0f       	add	r19, r19
    3f1a:	33 0f       	add	r19, r19
    3f1c:	30 7c       	andi	r19, 0xC0	; 192
    3f1e:	30 93 a4 42 	sts	0x42A4, r19	; 0x8042a4 <Ram+0x2>
    3f22:	39 2f       	mov	r19, r25
    3f24:	32 95       	swap	r19
    3f26:	33 0f       	add	r19, r19
    3f28:	33 0f       	add	r19, r19
    3f2a:	30 7c       	andi	r19, 0xC0	; 192
    3f2c:	86 95       	lsr	r24
    3f2e:	86 95       	lsr	r24
    3f30:	83 2b       	or	r24, r19
    3f32:	80 93 a5 42 	sts	0x42A5, r24	; 0x8042a5 <Ram+0x3>
    3f36:	92 fb       	bst	r25, 2
    3f38:	88 27       	eor	r24, r24
    3f3a:	80 f9       	bld	r24, 0
    3f3c:	2e 7f       	andi	r18, 0xFE	; 254
    3f3e:	28 2b       	or	r18, r24
    3f40:	20 93 a6 42 	sts	0x42A6, r18	; 0x8042a6 <Ram+0x4>
		return EraseToGood();
    3f44:	82 ea       	ldi	r24, 0xA2	; 162
    3f46:	92 e4       	ldi	r25, 0x42	; 66
    3f48:	0e 94 1f 19 	call	0x323e	; 0x323e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11EraseToGoodEv>
			//         NAND
			if (!Ram.Restore((lastReisInfo_t*) &eep_save30.reis, sizeof(RamData_t), &workData.time)) 
    3f4c:	88 23       	and	r24, r24
    3f4e:	09 f4       	brne	.+2      	; 0x3f52 <main+0x394>
    3f50:	5f ce       	rjmp	.-834    	; 0x3c10 <main+0x52>
	{
		return false;
	}
	bool CheckReis(lastReisInfo_t* lr)
    {
        bool res = lr->endBlock == waddr.block && lr->reis == wreis.reis && lr->blocks == wreis.block && lr->startBlock == CurrReisStartBlock;
    3f52:	90 91 a4 42 	lds	r25, 0x42A4	; 0x8042a4 <Ram+0x2>
    3f56:	92 95       	swap	r25
    3f58:	96 95       	lsr	r25
    3f5a:	96 95       	lsr	r25
    3f5c:	93 70       	andi	r25, 0x03	; 3
    3f5e:	80 91 a5 42 	lds	r24, 0x42A5	; 0x8042a5 <Ram+0x3>
    3f62:	48 2f       	mov	r20, r24
    3f64:	44 0f       	add	r20, r20
    3f66:	44 0f       	add	r20, r20
    3f68:	24 2f       	mov	r18, r20
    3f6a:	29 2b       	or	r18, r25
    3f6c:	98 2f       	mov	r25, r24
    3f6e:	92 95       	swap	r25
    3f70:	96 95       	lsr	r25
    3f72:	96 95       	lsr	r25
    3f74:	93 70       	andi	r25, 0x03	; 3
    3f76:	80 91 a6 42 	lds	r24, 0x42A6	; 0x8042a6 <Ram+0x4>
    3f7a:	81 70       	andi	r24, 0x01	; 1
    3f7c:	88 0f       	add	r24, r24
    3f7e:	88 0f       	add	r24, r24
    3f80:	38 2f       	mov	r19, r24
    3f82:	39 2b       	or	r19, r25
    3f84:	80 91 26 14 	lds	r24, 0x1426	; 0x801426 <__TEXT_REGION_LENGTH__+0x7e1426>
    3f88:	90 91 27 14 	lds	r25, 0x1427	; 0x801427 <__TEXT_REGION_LENGTH__+0x7e1427>
    3f8c:	82 17       	cp	r24, r18
    3f8e:	93 07       	cpc	r25, r19
    3f90:	09 f5       	brne	.+66     	; 0x3fd4 <main+0x416>
    3f92:	20 91 20 14 	lds	r18, 0x1420	; 0x801420 <__TEXT_REGION_LENGTH__+0x7e1420>
    3f96:	30 91 21 14 	lds	r19, 0x1421	; 0x801421 <__TEXT_REGION_LENGTH__+0x7e1421>
    3f9a:	80 91 a7 42 	lds	r24, 0x42A7	; 0x8042a7 <Ram+0x5>
    3f9e:	90 91 a8 42 	lds	r25, 0x42A8	; 0x8042a8 <Ram+0x6>
    3fa2:	28 17       	cp	r18, r24
    3fa4:	39 07       	cpc	r19, r25
    3fa6:	b1 f4       	brne	.+44     	; 0x3fd4 <main+0x416>
    3fa8:	20 91 22 14 	lds	r18, 0x1422	; 0x801422 <__TEXT_REGION_LENGTH__+0x7e1422>
    3fac:	30 91 23 14 	lds	r19, 0x1423	; 0x801423 <__TEXT_REGION_LENGTH__+0x7e1423>
    3fb0:	80 91 a9 42 	lds	r24, 0x42A9	; 0x8042a9 <Ram+0x7>
    3fb4:	90 91 aa 42 	lds	r25, 0x42AA	; 0x8042aa <Ram+0x8>
    3fb8:	28 17       	cp	r18, r24
    3fba:	39 07       	cpc	r19, r25
    3fbc:	59 f4       	brne	.+22     	; 0x3fd4 <main+0x416>
    3fbe:	20 91 24 14 	lds	r18, 0x1424	; 0x801424 <__TEXT_REGION_LENGTH__+0x7e1424>
    3fc2:	30 91 25 14 	lds	r19, 0x1425	; 0x801425 <__TEXT_REGION_LENGTH__+0x7e1425>
    3fc6:	80 91 b6 53 	lds	r24, 0x53B6	; 0x8053b6 <Ram+0x1114>
    3fca:	90 91 b7 53 	lds	r25, 0x53B7	; 0x8053b7 <Ram+0x1115>
    3fce:	28 17       	cp	r18, r24
    3fd0:	39 07       	cpc	r19, r25
    3fd2:	49 f0       	breq	.+18     	; 0x3fe6 <main+0x428>
        if (!res && Callback != NULL) Callback(NAND_BAD_EEPROM_CURSOR); 
    3fd4:	e0 91 a2 42 	lds	r30, 0x42A2	; 0x8042a2 <Ram>
    3fd8:	f0 91 a3 42 	lds	r31, 0x42A3	; 0x8042a3 <Ram+0x1>
    3fdc:	30 97       	sbiw	r30, 0x00	; 0
    3fde:	19 f0       	breq	.+6      	; 0x3fe6 <main+0x428>
    3fe0:	80 e0       	ldi	r24, 0x00	; 0
    3fe2:	91 e0       	ldi	r25, 0x01	; 1
    3fe4:	09 95       	icall
    3fe6:	40 91 01 40 	lds	r20, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3fea:	50 91 02 40 	lds	r21, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3fee:	60 91 03 40 	lds	r22, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3ff2:	70 91 04 40 	lds	r23, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
}
// :  
static void SaveResetInEEP(int32_t* restored_kadr)
{
	reset_t r;
	r.ResetCount = eep_errors.reset.ResetCount+1;
    3ff6:	80 91 10 14 	lds	r24, 0x1410	; 0x801410 <__TEXT_REGION_LENGTH__+0x7e1410>
    3ffa:	90 91 11 14 	lds	r25, 0x1411	; 0x801411 <__TEXT_REGION_LENGTH__+0x7e1411>
    3ffe:	01 96       	adiw	r24, 0x01	; 1
	r.ResetFunction = ResetFunction;
    4000:	30 91 f3 53 	lds	r19, 0x53F3	; 0x8053f3 <__bss_end>
	r.kadr_Reset = *restored_kadr;
	r.ResetRegister = RSTCTRL.RSTFR;
    4004:	20 91 40 00 	lds	r18, 0x0040	; 0x800040 <__TEXT_REGION_LENGTH__+0x7e0040>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    4008:	ef 99       	sbic	0x1d, 7	; 29
    400a:	83 c1       	rjmp	.+774    	; 0x4312 <__DATA_REGION_LENGTH__+0x312>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    400c:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    400e:	80 93 cf 53 	sts	0x53CF, r24	; 0x8053cf <eep>
    4012:	90 93 d0 53 	sts	0x53D0, r25	; 0x8053d0 <eep+0x1>
    4016:	30 93 d1 53 	sts	0x53D1, r19	; 0x8053d1 <eep+0x2>
    401a:	20 93 d2 53 	sts	0x53D2, r18	; 0x8053d2 <eep+0x3>
    401e:	40 93 d3 53 	sts	0x53D3, r20	; 0x8053d3 <eep+0x4>
    4022:	50 93 d4 53 	sts	0x53D4, r21	; 0x8053d4 <eep+0x5>
    4026:	60 93 d5 53 	sts	0x53D5, r22	; 0x8053d5 <eep+0x6>
    402a:	70 93 d6 53 	sts	0x53D6, r23	; 0x8053d6 <eep+0x7>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    402e:	80 e1       	ldi	r24, 0x10	; 16
    4030:	94 e1       	ldi	r25, 0x14	; 20
    4032:	80 93 f1 53 	sts	0x53F1, r24	; 0x8053f1 <eep+0x22>
    4036:	90 93 f2 53 	sts	0x53F2, r25	; 0x8053f2 <eep+0x23>
		writeN = cnt;
    403a:	88 e0       	ldi	r24, 0x08	; 8
    403c:	80 93 ef 53 	sts	0x53EF, r24	; 0x8053ef <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4040:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4044:	83 70       	andi	r24, 0x03	; 3
    4046:	e1 f7       	brne	.-8      	; 0x4040 <__DATA_REGION_LENGTH__+0x40>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    4048:	8b e1       	ldi	r24, 0x1B	; 27
    404a:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    404e:	e0 91 f1 53 	lds	r30, 0x53F1	; 0x8053f1 <eep+0x22>
    4052:	f0 91 f2 53 	lds	r31, 0x53F2	; 0x8053f2 <eep+0x23>
    4056:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4058:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    405c:	83 70       	andi	r24, 0x03	; 3
    405e:	e1 f7       	brne	.-8      	; 0x4058 <__DATA_REGION_LENGTH__+0x58>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    4060:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    4064:	82 e1       	ldi	r24, 0x12	; 18
    4066:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    406a:	80 e0       	ldi	r24, 0x00	; 0
    406c:	90 91 ef 53 	lds	r25, 0x53EF	; 0x8053ef <eep+0x20>
    4070:	89 17       	cp	r24, r25
    4072:	08 f0       	brcs	.+2      	; 0x4076 <__DATA_REGION_LENGTH__+0x76>
    4074:	46 c1       	rjmp	.+652    	; 0x4302 <__DATA_REGION_LENGTH__+0x302>
    4076:	a0 91 f1 53 	lds	r26, 0x53F1	; 0x8053f1 <eep+0x22>
    407a:	b0 91 f2 53 	lds	r27, 0x53F2	; 0x8053f2 <eep+0x23>
    407e:	9d 01       	movw	r18, r26
    4080:	2f 5f       	subi	r18, 0xFF	; 255
    4082:	3f 4f       	sbci	r19, 0xFF	; 255
    4084:	20 93 f1 53 	sts	0x53F1, r18	; 0x8053f1 <eep+0x22>
    4088:	30 93 f2 53 	sts	0x53F2, r19	; 0x8053f2 <eep+0x23>
    408c:	e8 2f       	mov	r30, r24
    408e:	f0 e0       	ldi	r31, 0x00	; 0
    4090:	e1 53       	subi	r30, 0x31	; 49
    4092:	fc 4a       	sbci	r31, 0xAC	; 172
    4094:	90 81       	ld	r25, Z
    4096:	9c 93       	st	X, r25
    4098:	8f 5f       	subi	r24, 0xFF	; 255
    409a:	e8 cf       	rjmp	.-48     	; 0x406c <__DATA_REGION_LENGTH__+0x6c>
                    }
                    return true;                          
                }
                else
                {
                    if (nKadr == 4)
    409c:	14 30       	cpi	r17, 0x04	; 4
    409e:	09 f0       	breq	.+2      	; 0x40a2 <__DATA_REGION_LENGTH__+0xa2>
    40a0:	45 c0       	rjmp	.+138    	; 0x412c <__DATA_REGION_LENGTH__+0x12c>
                    {
                        loadCol c = {pageCnt};
    40a2:	80 91 ac 53 	lds	r24, 0x53AC	; 0x8053ac <Ram+0x110a>
    40a6:	90 91 ad 53 	lds	r25, 0x53AD	; 0x8053ad <Ram+0x110b>
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    40aa:	1b 82       	std	Y+3, r1	; 0x03
    40ac:	1c 82       	std	Y+4, r1	; 0x04
    40ae:	f9 82       	std	Y+1, r15	; 0x01
    40b0:	9a 83       	std	Y+2, r25	; 0x02
    40b2:	8b 83       	std	Y+3, r24	; 0x03
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    40b4:	00 93 66 04 	sts	0x0466, r16	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    40b8:	64 e0       	ldi	r22, 0x04	; 4
    40ba:	70 e0       	ldi	r23, 0x00	; 0
    40bc:	ce 01       	movw	r24, r28
    40be:	01 96       	adiw	r24, 0x01	; 1
    40c0:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		SPI_read(buf,len);
    40c4:	64 e0       	ldi	r22, 0x04	; 4
    40c6:	70 e0       	ldi	r23, 0x00	; 0
    40c8:	ce 01       	movw	r24, r28
    40ca:	87 57       	subi	r24, 0x77	; 119
    40cc:	9f 4f       	sbci	r25, 0xFF	; 255
    40ce:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    40d2:	00 93 65 04 	sts	0x0465, r16	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
                {
                    if (nKadr == 4)
                    {
                        loadCol c = {pageCnt};
                        CacheRead(&c, &read_kadr.B[0], 4);
                        pageCnt += len;
    40d6:	80 91 ac 53 	lds	r24, 0x53AC	; 0x8053ac <Ram+0x110a>
    40da:	90 91 ad 53 	lds	r25, 0x53AD	; 0x8053ad <Ram+0x110b>
    40de:	80 58       	subi	r24, 0x80	; 128
    40e0:	9f 4f       	sbci	r25, 0xFF	; 255
    40e2:	80 93 ac 53 	sts	0x53AC, r24	; 0x8053ac <Ram+0x110a>
    40e6:	90 93 ad 53 	sts	0x53AD, r25	; 0x8053ad <Ram+0x110b>
    40ea:	14 e0       	ldi	r17, 0x04	; 4
                    {
                        loadCol c = {0};
                        CacheRead(&c, &read_kadr.B[nKadr], 4-nKadr);
                        pageCnt += len-nKadr;
                    }
                    if ((uint32_t)read_kadr.u32 != expect_kadr)
    40ec:	c7 57       	subi	r28, 0x77	; 119
    40ee:	df 4f       	sbci	r29, 0xFF	; 255
    40f0:	88 81       	ld	r24, Y
    40f2:	99 81       	ldd	r25, Y+1	; 0x01
    40f4:	aa 81       	ldd	r26, Y+2	; 0x02
    40f6:	bb 81       	ldd	r27, Y+3	; 0x03
    40f8:	c9 58       	subi	r28, 0x89	; 137
    40fa:	d0 40       	sbci	r29, 0x00	; 0
    40fc:	cb 57       	subi	r28, 0x7B	; 123
    40fe:	df 4f       	sbci	r29, 0xFF	; 255
    4100:	48 81       	ld	r20, Y
    4102:	59 81       	ldd	r21, Y+1	; 0x01
    4104:	6a 81       	ldd	r22, Y+2	; 0x02
    4106:	7b 81       	ldd	r23, Y+3	; 0x03
    4108:	c5 58       	subi	r28, 0x85	; 133
    410a:	d0 40       	sbci	r29, 0x00	; 0
    410c:	84 17       	cp	r24, r20
    410e:	95 07       	cpc	r25, r21
    4110:	a6 07       	cpc	r26, r22
    4112:	b7 07       	cpc	r27, r23
    4114:	a1 f1       	breq	.+104    	; 0x417e <__DATA_REGION_LENGTH__+0x17e>
                    {
                       if (Callback != NULL) Callback(NAND_BAD_RESTORE_1);
    4116:	e0 91 a2 42 	lds	r30, 0x42A2	; 0x8042a2 <Ram>
    411a:	f0 91 a3 42 	lds	r31, 0x42A3	; 0x8042a3 <Ram+0x1>
    411e:	80 e0       	ldi	r24, 0x00	; 0
    4120:	94 e0       	ldi	r25, 0x04	; 4
    4122:	30 97       	sbiw	r30, 0x00	; 0
    4124:	09 f4       	brne	.+2      	; 0x4128 <__DATA_REGION_LENGTH__+0x128>
    4126:	74 cd       	rjmp	.-1304   	; 0x3c10 <main+0x52>
            }
            deinit();
        }
        else
        {
            if (Callback != NULL) Callback(NAND_BAD_RESTORE_2); 
    4128:	09 95       	icall
    412a:	72 cd       	rjmp	.-1308   	; 0x3c10 <main+0x52>
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    412c:	1b 82       	std	Y+3, r1	; 0x03
    412e:	1c 82       	std	Y+4, r1	; 0x04
    4130:	f9 82       	std	Y+1, r15	; 0x01
    4132:	1a 82       	std	Y+2, r1	; 0x02
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    4134:	00 93 66 04 	sts	0x0466, r16	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    4138:	64 e0       	ldi	r22, 0x04	; 4
    413a:	70 e0       	ldi	r23, 0x00	; 0
    413c:	ce 01       	movw	r24, r28
    413e:	01 96       	adiw	r24, 0x01	; 1
    4140:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
                        pageCnt += len;
                    }
                    else
                    {
                        loadCol c = {0};
                        CacheRead(&c, &read_kadr.B[nKadr], 4-nKadr);
    4144:	c1 2e       	mov	r12, r17
    4146:	d1 2c       	mov	r13, r1
    4148:	64 e0       	ldi	r22, 0x04	; 4
    414a:	70 e0       	ldi	r23, 0x00	; 0
    414c:	6c 19       	sub	r22, r12
    414e:	7d 09       	sbc	r23, r13
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
		SPI_read(buf,len);
    4150:	89 e8       	ldi	r24, 0x89	; 137
    4152:	90 e0       	ldi	r25, 0x00	; 0
    4154:	8c 0f       	add	r24, r28
    4156:	9d 1f       	adc	r25, r29
    4158:	8c 0d       	add	r24, r12
    415a:	9d 1d       	adc	r25, r13
    415c:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    4160:	00 93 65 04 	sts	0x0465, r16	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
                    }
                    else
                    {
                        loadCol c = {0};
                        CacheRead(&c, &read_kadr.B[nKadr], 4-nKadr);
                        pageCnt += len-nKadr;
    4164:	80 91 ac 53 	lds	r24, 0x53AC	; 0x8053ac <Ram+0x110a>
    4168:	90 91 ad 53 	lds	r25, 0x53AD	; 0x8053ad <Ram+0x110b>
    416c:	80 58       	subi	r24, 0x80	; 128
    416e:	9f 4f       	sbci	r25, 0xFF	; 255
    4170:	8c 19       	sub	r24, r12
    4172:	9d 09       	sbc	r25, r13
    4174:	80 93 ac 53 	sts	0x53AC, r24	; 0x8053ac <Ram+0x110a>
    4178:	90 93 ad 53 	sts	0x53AD, r25	; 0x8053ad <Ram+0x110b>
    417c:	b7 cf       	rjmp	.-146    	; 0x40ec <__DATA_REGION_LENGTH__+0xec>
                    if ((uint32_t)read_kadr.u32 != expect_kadr)
                    {
                       if (Callback != NULL) Callback(NAND_BAD_RESTORE_1);
                       return false;
                    }
                    expect_kadr++;
    417e:	01 96       	adiw	r24, 0x01	; 1
    4180:	a1 1d       	adc	r26, r1
    4182:	b1 1d       	adc	r27, r1
    4184:	cb 57       	subi	r28, 0x7B	; 123
    4186:	df 4f       	sbci	r29, 0xFF	; 255
    4188:	88 83       	st	Y, r24
    418a:	99 83       	std	Y+1, r25	; 0x01
    418c:	aa 83       	std	Y+2, r26	; 0x02
    418e:	bb 83       	std	Y+3, r27	; 0x03
    4190:	c5 58       	subi	r28, 0x85	; 133
    4192:	d0 40       	sbci	r29, 0x00	; 0
                    if (pageCnt > PAGE_DATA_SIZE)
    4194:	80 91 ac 53 	lds	r24, 0x53AC	; 0x8053ac <Ram+0x110a>
    4198:	90 91 ad 53 	lds	r25, 0x53AD	; 0x8053ad <Ram+0x110b>
    419c:	81 30       	cpi	r24, 0x01	; 1
    419e:	20 e1       	ldi	r18, 0x10	; 16
    41a0:	92 07       	cpc	r25, r18
    41a2:	08 f4       	brcc	.+2      	; 0x41a6 <__DATA_REGION_LENGTH__+0x1a6>
    41a4:	42 c0       	rjmp	.+132    	; 0x422a <__DATA_REGION_LENGTH__+0x22a>
                    {
                        pageCnt -= PAGE_DATA_SIZE;
    41a6:	90 51       	subi	r25, 0x10	; 16
    41a8:	80 93 ac 53 	sts	0x53AC, r24	; 0x8053ac <Ram+0x110a>
    41ac:	90 93 ad 53 	sts	0x53AD, r25	; 0x8053ad <Ram+0x110b>
         for (uint8_t i=0;i<128;i++) if (b[i] != 0xFF) return false;
         return true;        
    }
    INLN bool _ReadNextPade(RowAddrs* a)
    {
        a->page++;
    41b0:	90 91 a4 42 	lds	r25, 0x42A4	; 0x8042a4 <Ram+0x2>
    41b4:	81 e0       	ldi	r24, 0x01	; 1
    41b6:	89 0f       	add	r24, r25
    41b8:	8f 73       	andi	r24, 0x3F	; 63
    41ba:	90 7c       	andi	r25, 0xC0	; 192
    41bc:	89 2b       	or	r24, r25
    41be:	80 93 a4 42 	sts	0x42A4, r24	; 0x8042a4 <Ram+0x2>
        if (a->page != 0)
    41c2:	8f 73       	andi	r24, 0x3F	; 63
    41c4:	09 f4       	brne	.+2      	; 0x41c8 <__DATA_REGION_LENGTH__+0x1c8>
    41c6:	31 ce       	rjmp	.-926    	; 0x3e2a <main+0x26c>
        {
          BeginPageRead(a);
    41c8:	64 ea       	ldi	r22, 0xA4	; 164
    41ca:	72 e4       	ldi	r23, 0x42	; 66
    41cc:	82 ea       	ldi	r24, 0xA2	; 162
    41ce:	92 e4       	ldi	r25, 0x42	; 66
    41d0:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs>
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    41d4:	cd 57       	subi	r28, 0x7D	; 125
    41d6:	df 4f       	sbci	r29, 0xFF	; 255
    41d8:	18 82       	st	Y, r1
    41da:	19 82       	std	Y+1, r1	; 0x01
    41dc:	c3 58       	subi	r28, 0x83	; 131
    41de:	d0 40       	sbci	r29, 0x00	; 0
    41e0:	cf 57       	subi	r28, 0x7F	; 127
    41e2:	df 4f       	sbci	r29, 0xFF	; 255
    41e4:	f8 82       	st	Y, r15
    41e6:	c1 58       	subi	r28, 0x81	; 129
    41e8:	d0 40       	sbci	r29, 0x00	; 0
    41ea:	ce 57       	subi	r28, 0x7E	; 126
    41ec:	df 4f       	sbci	r29, 0xFF	; 255
    41ee:	18 82       	st	Y, r1
    41f0:	c2 58       	subi	r28, 0x82	; 130
    41f2:	d0 40       	sbci	r29, 0x00	; 0
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    41f4:	00 93 66 04 	sts	0x0466, r16	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    41f8:	64 e0       	ldi	r22, 0x04	; 4
    41fa:	70 e0       	ldi	r23, 0x00	; 0
    41fc:	ce 01       	movw	r24, r28
    41fe:	8f 57       	subi	r24, 0x7F	; 127
    4200:	9f 4f       	sbci	r25, 0xFF	; 255
    4202:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		SPI_read(buf,len);
    4206:	60 e8       	ldi	r22, 0x80	; 128
    4208:	70 e0       	ldi	r23, 0x00	; 0
    420a:	ce 01       	movw	r24, r28
    420c:	01 96       	adiw	r24, 0x01	; 1
    420e:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    4212:	00 93 65 04 	sts	0x0465, r16	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    4216:	fe 01       	movw	r30, r28
    4218:	31 96       	adiw	r30, 0x01	; 1
    INLN bool _IsEmptyPage(void)
    {
         loadCol c = {0};
         uint8_t b[128];
         CacheRead(&c, b, 128); 
         for (uint8_t i=0;i<128;i++) if (b[i] != 0xFF) return false;
    421a:	80 e0       	ldi	r24, 0x00	; 0
    421c:	91 91       	ld	r25, Z+
    421e:	9f 3f       	cpi	r25, 0xFF	; 255
    4220:	21 f4       	brne	.+8      	; 0x422a <__DATA_REGION_LENGTH__+0x22a>
    4222:	8f 5f       	subi	r24, 0xFF	; 255
    4224:	80 38       	cpi	r24, 0x80	; 128
    4226:	d1 f7       	brne	.-12     	; 0x421c <__DATA_REGION_LENGTH__+0x21c>
    4228:	00 ce       	rjmp	.-1024   	; 0x3e2a <main+0x26c>
                    {
                        pageCnt -= PAGE_DATA_SIZE;
                        IsEmpty = _ReadNextPade(&waddr);
                        if (IsEmpty) continue;
                    }
                    FN_KADR(pageCnt);            
    422a:	80 91 ac 53 	lds	r24, 0x53AC	; 0x8053ac <Ram+0x110a>
    422e:	90 91 ad 53 	lds	r25, 0x53AD	; 0x8053ad <Ram+0x110b>
    4232:	8d 3f       	cpi	r24, 0xFD	; 253
    4234:	2f e0       	ldi	r18, 0x0F	; 15
    4236:	92 07       	cpc	r25, r18
    4238:	08 f4       	brcc	.+2      	; 0x423c <__DATA_REGION_LENGTH__+0x23c>
    423a:	33 cf       	rjmp	.-410    	; 0x40a2 <__DATA_REGION_LENGTH__+0xa2>
    423c:	18 2f       	mov	r17, r24
    423e:	11 95       	neg	r17
    4240:	14 30       	cpi	r17, 0x04	; 4
    4242:	09 f4       	brne	.+2      	; 0x4246 <__DATA_REGION_LENGTH__+0x246>
    4244:	2e cf       	rjmp	.-420    	; 0x40a2 <__DATA_REGION_LENGTH__+0xa2>
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    4246:	1b 82       	std	Y+3, r1	; 0x03
    4248:	1c 82       	std	Y+4, r1	; 0x04
    424a:	f9 82       	std	Y+1, r15	; 0x01
    424c:	9a 83       	std	Y+2, r25	; 0x02
    424e:	8b 83       	std	Y+3, r24	; 0x03
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    4250:	00 93 66 04 	sts	0x0466, r16	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    4254:	64 e0       	ldi	r22, 0x04	; 4
    4256:	70 e0       	ldi	r23, 0x00	; 0
    4258:	ce 01       	movw	r24, r28
    425a:	01 96       	adiw	r24, 0x01	; 1
    425c:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
                    {
                        pageCnt -= PAGE_DATA_SIZE;
                        IsEmpty = _ReadNextPade(&waddr);
                        if (IsEmpty) continue;
                    }
                    FN_KADR(pageCnt);            
    4260:	61 2f       	mov	r22, r17
    4262:	70 e0       	ldi	r23, 0x00	; 0
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
		SPI_read(buf,len);
    4264:	ce 01       	movw	r24, r28
    4266:	87 57       	subi	r24, 0x77	; 119
    4268:	9f 4f       	sbci	r25, 0xFF	; 255
    426a:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    426e:	00 93 65 04 	sts	0x0465, r16	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
         for (uint8_t i=0;i<128;i++) if (b[i] != 0xFF) return false;
         return true;        
    }
    INLN bool _ReadNextPade(RowAddrs* a)
    {
        a->page++;
    4272:	90 91 a4 42 	lds	r25, 0x42A4	; 0x8042a4 <Ram+0x2>
    4276:	81 e0       	ldi	r24, 0x01	; 1
    4278:	89 0f       	add	r24, r25
    427a:	8f 73       	andi	r24, 0x3F	; 63
    427c:	90 7c       	andi	r25, 0xC0	; 192
    427e:	89 2b       	or	r24, r25
    4280:	80 93 a4 42 	sts	0x42A4, r24	; 0x8042a4 <Ram+0x2>
        if (a->page != 0)
    4284:	8f 73       	andi	r24, 0x3F	; 63
    4286:	09 f4       	brne	.+2      	; 0x428a <__DATA_REGION_LENGTH__+0x28a>
    4288:	d0 cd       	rjmp	.-1120   	; 0x3e2a <main+0x26c>
        {
          BeginPageRead(a);
    428a:	64 ea       	ldi	r22, 0xA4	; 164
    428c:	72 e4       	ldi	r23, 0x42	; 66
    428e:	82 ea       	ldi	r24, 0xA2	; 162
    4290:	92 e4       	ldi	r25, 0x42	; 66
    4292:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs>
	}
	
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    4296:	cd 57       	subi	r28, 0x7D	; 125
    4298:	df 4f       	sbci	r29, 0xFF	; 255
    429a:	18 82       	st	Y, r1
    429c:	19 82       	std	Y+1, r1	; 0x01
    429e:	c3 58       	subi	r28, 0x83	; 131
    42a0:	d0 40       	sbci	r29, 0x00	; 0
    42a2:	cf 57       	subi	r28, 0x7F	; 127
    42a4:	df 4f       	sbci	r29, 0xFF	; 255
    42a6:	f8 82       	st	Y, r15
    42a8:	c1 58       	subi	r28, 0x81	; 129
    42aa:	d0 40       	sbci	r29, 0x00	; 0
    42ac:	ce 57       	subi	r28, 0x7E	; 126
    42ae:	df 4f       	sbci	r29, 0xFF	; 255
    42b0:	18 82       	st	Y, r1
    42b2:	c2 58       	subi	r28, 0x82	; 130
    42b4:	d0 40       	sbci	r29, 0x00	; 0
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    42b6:	00 93 66 04 	sts	0x0466, r16	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void CacheRead(loadCol* col, uint8_t* buf, uint16_t len)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    42ba:	64 e0       	ldi	r22, 0x04	; 4
    42bc:	70 e0       	ldi	r23, 0x00	; 0
    42be:	ce 01       	movw	r24, r28
    42c0:	8f 57       	subi	r24, 0x7F	; 127
    42c2:	9f 4f       	sbci	r25, 0xFF	; 255
    42c4:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		SPI_read(buf,len);
    42c8:	60 e8       	ldi	r22, 0x80	; 128
    42ca:	70 e0       	ldi	r23, 0x00	; 0
    42cc:	ce 01       	movw	r24, r28
    42ce:	01 96       	adiw	r24, 0x01	; 1
    42d0:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.14>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    42d4:	00 93 65 04 	sts	0x0465, r16	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    42d8:	fe 01       	movw	r30, r28
    42da:	31 96       	adiw	r30, 0x01	; 1
    INLN bool _IsEmptyPage(void)
    {
         loadCol c = {0};
         uint8_t b[128];
         CacheRead(&c, b, 128); 
         for (uint8_t i=0;i<128;i++) if (b[i] != 0xFF) return false;
    42dc:	80 e0       	ldi	r24, 0x00	; 0
    42de:	91 91       	ld	r25, Z+
    42e0:	9f 3f       	cpi	r25, 0xFF	; 255
    42e2:	09 f0       	breq	.+2      	; 0x42e6 <__DATA_REGION_LENGTH__+0x2e6>
    42e4:	db ce       	rjmp	.-586    	; 0x409c <__DATA_REGION_LENGTH__+0x9c>
    42e6:	8f 5f       	subi	r24, 0xFF	; 255
    42e8:	80 38       	cpi	r24, 0x80	; 128
    42ea:	c9 f7       	brne	.-14     	; 0x42de <__DATA_REGION_LENGTH__+0x2de>
    42ec:	9e cd       	rjmp	.-1220   	; 0x3e2a <main+0x26c>
            }
            deinit();
        }
        else
        {
            if (Callback != NULL) Callback(NAND_BAD_RESTORE_2); 
    42ee:	e0 91 a2 42 	lds	r30, 0x42A2	; 0x8042a2 <Ram>
    42f2:	f0 91 a3 42 	lds	r31, 0x42A3	; 0x8042a3 <Ram+0x1>
    42f6:	30 97       	sbiw	r30, 0x00	; 0
    42f8:	09 f4       	brne	.+2      	; 0x42fc <__DATA_REGION_LENGTH__+0x2fc>
    42fa:	8a cc       	rjmp	.-1772   	; 0x3c10 <main+0x52>
    42fc:	80 e0       	ldi	r24, 0x00	; 0
    42fe:	98 e0       	ldi	r25, 0x08	; 8
    4300:	13 cf       	rjmp	.-474    	; 0x4128 <__DATA_REGION_LENGTH__+0x128>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    4302:	80 e0       	ldi	r24, 0x00	; 0
    4304:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    4308:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    430a:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    430e:	83 70       	andi	r24, 0x03	; 3
    4310:	e1 f7       	brne	.-8      	; 0x430a <__DATA_REGION_LENGTH__+0x30a>
			 //  				
		}
		
        Ram.CheckReis((lastReisInfo_t*) &eep_save30.reis);
		SaveResetInEEP(&workData.time);		
		ResetFunction = 77;
    4312:	8d e4       	ldi	r24, 0x4D	; 77
    4314:	80 93 f3 53 	sts	0x53F3, r24	; 0x8053f3 <__bss_end>
		
	}
	
	LastKadrEEPChargeUpdate = workData.time;
    4318:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    431c:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    4320:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    4324:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    4328:	80 93 98 42 	sts	0x4298, r24	; 0x804298 <_ZL23LastKadrEEPChargeUpdate>
    432c:	90 93 99 42 	sts	0x4299, r25	; 0x804299 <_ZL23LastKadrEEPChargeUpdate+0x1>
    4330:	a0 93 9a 42 	sts	0x429A, r26	; 0x80429a <_ZL23LastKadrEEPChargeUpdate+0x2>
    4334:	b0 93 9b 42 	sts	0x429B, r27	; 0x80429b <_ZL23LastKadrEEPChargeUpdate+0x3>
		p->DIRSET = 1 << PINS;
		p->OUTSET = 1 << PINS;		
	}
	INLN void setRS485mode(void)
	{
		UART.CTRLA |= USART_RS485_bm;
    4338:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    433c:	81 60       	ori	r24, 0x01	; 1
    433e:	80 93 25 08 	sts	0x0825, r24	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << (PINS + 3);
    4342:	88 e0       	ldi	r24, 0x08	; 8
    4344:	80 93 41 04 	sts	0x0441, r24	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
		PORT_t* p = getUsartPort();
		p->OUTCLR = 1 << (PINS + 3);		
	}
	INLN void setFullDuplexmode(void)
	{
		UART.CTRLA &= ~USART_LBME_bm;
    4348:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    434c:	87 7f       	andi	r24, 0xF7	; 247
    434e:	80 93 25 08 	sts	0x0825, r24	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
		UART.CTRLB &= ~USART_ODME_bm;
    4352:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    4356:	87 7f       	andi	r24, 0xF7	; 247
    4358:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << PINS;
    435c:	81 e0       	ldi	r24, 0x01	; 1
    435e:	80 93 41 04 	sts	0x0441, r24	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
		p->OUTSET = 1 << PINS;		
    4362:	80 93 45 04 	sts	0x0445, r24	; 0x800445 <__TEXT_REGION_LENGTH__+0x7e0445>
			
	Com.setRS485mode();
    Com.setFullDuplexmode();
	Com.setBaud(DEF_SPEED);
    4366:	8d e7       	ldi	r24, 0x7D	; 125
    4368:	90 e0       	ldi	r25, 0x00	; 0
    436a:	0e 94 c7 14 	call	0x298e	; 0x298e <_ZN7usart_tILh1ELh0ELh255ELh1EE7setBaudEj.isra.4>
		| USART_TXCIE_bm   /* Transmit Complete Interrupt Enable: disabled */
		);
	}
	INLN void intMode(void)
	{
		UART.STATUS = USART_RXSIE_bm | USART_RXCIE_bm | USART_TXCIE_bm;
    436e:	80 ed       	ldi	r24, 0xD0	; 208
    4370:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
		UART.CTRLA |= USART_RXCIE_bm | USART_TXCIE_bm;
    4374:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    4378:	80 6c       	ori	r24, 0xC0	; 192
    437a:	80 93 25 08 	sts	0x0825, r24	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    437e:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    4382:	80 69       	ori	r24, 0x90	; 144
    4384:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		//SPI.CTRLB = 
		  //SPI_SSD_bm   // SPI Select Disable bit mask.  
		//| 3; // mode 3
		
		SPI.CTRLA = 
    4388:	81 e3       	ldi	r24, 0x31	; 49
    438a:	80 93 40 09 	sts	0x0940, r24	; 0x800940 <__TEXT_REGION_LENGTH__+0x7e0940>
		  1 << SPI_CLK2X_bp     // Enable Double Speed: enabled
		| 0 << SPI_DORD_bp   // Data Order Setting: disabled
		| 1 << SPI_ENABLE_bp // Enable Module: enabled
		| 1 << SPI_MASTER_bp // SPI module in master mode
		| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz		
		SPI.INTFLAGS;
    438e:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
	}

	INLN bool InitAccel(void)
	{
		init();
		uint8_t res = ReadAdr(AIS_WHO_AM_I);
    4392:	8f e0       	ldi	r24, 0x0F	; 15
    4394:	0e 94 21 15 	call	0x2a42	; 0x2a42 <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE7ReadAdrEh.isra.6>
    4398:	18 2f       	mov	r17, r24
		ctrl1_t c1 ={.lpmode=0,.mode=AIS_MODE_HI,.odr=ODR_12HZ};
		WriteAdr(AIS_CTRL1, *(uint8_t*) &c1);
    439a:	60 91 83 40 	lds	r22, 0x4083	; 0x804083 <__DATA_REGION_ORIGIN__+0x83>
    439e:	80 e2       	ldi	r24, 0x20	; 32
    43a0:	0e 94 39 15 	call	0x2a72	; 0x2a72 <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE8WriteAdrEhh.isra.7>
		WriteAdr(AIS_CTRL2, CTRL2_CS_PU_DISC|CTRL2_BDU|CTRL2_IF_ADD_INC|CTRL2_I2C_DISABLE);
    43a4:	6e e1       	ldi	r22, 0x1E	; 30
    43a6:	81 e2       	ldi	r24, 0x21	; 33
    43a8:	0e 94 39 15 	call	0x2a72	; 0x2a72 <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE8WriteAdrEhh.isra.7>
		ctrl6_t c6 = {.reserv=0,.lowNoise=1,.fds=0,.fs=FS_16g,.bw=BW_ODR_DIV_20};
		WriteAdr(AIS_CTRL6, *(uint8_t*) &c6);
    43ac:	60 91 84 40 	lds	r22, 0x4084	; 0x804084 <__DATA_REGION_ORIGIN__+0x84>
    43b0:	85 e2       	ldi	r24, 0x25	; 37
    43b2:	0e 94 39 15 	call	0x2a72	; 0x2a72 <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE8WriteAdrEhh.isra.7>
		| 1 << SPI_ENABLE_bp // Enable Module: enabled
		| 1 << SPI_MASTER_bp // SPI module in master mode
		| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz		
		SPI.INTFLAGS;
	}
	INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    43b6:	10 92 40 09 	sts	0x0940, r1	; 0x800940 <__TEXT_REGION_LENGTH__+0x7e0940>
    43ba:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
	Com.intMode();
	Com.enableRxD();	
    
    if (!Ais2ih.InitAccel()) SaveDevErrInEEP(ERR_PERIPH_AIS2IH); 	
    43be:	14 34       	cpi	r17, 0x44	; 68
    43c0:	21 f0       	breq	.+8      	; 0x43ca <__DATA_REGION_LENGTH__+0x3ca>
    43c2:	81 e0       	ldi	r24, 0x01	; 1
    43c4:	90 e0       	ldi	r25, 0x00	; 0
    43c6:	0e 94 e5 16 	call	0x2dca	; 0x2dca <_ZL15SaveDevErrInEEPj>

	//   
    if (workData.AppState == APP_WORK || workData.AppState == APP_IDLE) wdt_enable(WDTO_N); 
    43ca:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    43ce:	9d ef       	ldi	r25, 0xFD	; 253
    43d0:	98 0f       	add	r25, r24
    43d2:	92 30       	cpi	r25, 0x02	; 2
    43d4:	80 f4       	brcc	.+32     	; 0x43f6 <__DATA_REGION_LENGTH__+0x3f6>
    43d6:	98 ed       	ldi	r25, 0xD8	; 216
    43d8:	a8 95       	wdr
    43da:	94 bf       	out	0x34, r25	; 52
    43dc:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    43e0:	94 60       	ori	r25, 0x04	; 4
    43e2:	90 93 00 01 	sts	0x0100, r25	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    43e6:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__TEXT_REGION_LENGTH__+0x7e0101>
    43ea:	91 fd       	sbrc	r25, 1
    43ec:	fc cf       	rjmp	.-8      	; 0x43e6 <__DATA_REGION_LENGTH__+0x3e6>
	//  
	if (workData.AppState == APP_WORK) WakeUp();
    43ee:	83 30       	cpi	r24, 0x03	; 3
    43f0:	11 f4       	brne	.+4      	; 0x43f6 <__DATA_REGION_LENGTH__+0x3f6>
    43f2:	0e 94 04 16 	call	0x2c08	; 0x2c08 <_ZL6WakeUpv>
		
	sei();
    43f6:	78 94       	sei
    43f8:	46 e0       	ldi	r20, 0x06	; 6
    43fa:	44 2e       	mov	r4, r20
    43fc:	40 e4       	ldi	r20, 0x40	; 64
    43fe:	54 2e       	mov	r5, r20
    }
    
	INLN bool Cmd(bk_callback_t callback)
	{
		if (timout > 0) return false;				
		cb = callback;		
    4400:	56 e6       	ldi	r21, 0x66	; 102
    4402:	a5 2e       	mov	r10, r21
    4404:	5c e1       	ldi	r21, 0x1C	; 28
    4406:	b5 2e       	mov	r11, r21
	    {
		    /// GPR.GPR1 - uarts lock  -  ,     IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
		    else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1;		    
		    // 
			ResetFunction = 255;
    4408:	1f ef       	ldi	r17, 0xFF	; 255
	    ///    GPR.GPR0 == 0  
	    if (GPR.GPR0 == 0)
	    {
		    /// GPR.GPR1 - uarts lock  -  ,     IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
		    else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1;		    
    440a:	03 e0       	ldi	r16, 0x03	; 3
    	/// GPR.GPR0: uarts data ready
	    ///    GPR.GPR0 == 0  
	    if (GPR.GPR0 == 0)
	    {
		    /// GPR.GPR1 - uarts lock  -  ,     IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
    440c:	ff 24       	eor	r15, r15
    440e:	f3 94       	inc	r15
		#endif

		memcpy(buf, data, cnt);		

		wptr =  (uint8_t*) (EEPROM_START + adr);
		writeN = cnt;
    4410:	f4 e0       	ldi	r31, 0x04	; 4
    4412:	df 2e       	mov	r13, r31
	{
		//SPI.CTRLB = 
		  //SPI_SSD_bm   // SPI Select Disable bit mask.  
		//| 3; // mode 3
		
		SPI.CTRLA = 
    4414:	a1 e3       	ldi	r26, 0x31	; 49
    4416:	ca 2e       	mov	r12, r26
			}
		}
	}
	INLN void CS_on(void)
	{
		PCS.OUTCLR = 1 << bitCS;
    4418:	b0 e8       	ldi	r27, 0x80	; 128
    441a:	9b 2e       	mov	r9, r27
		SPI.INTFLAGS;
	}
	INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    441c:	88 ea       	ldi	r24, 0xA8	; 168
    441e:	68 2e       	mov	r6, r24
			ResetFunction = 1;
            
            workData.accel.T = Ais2ih.ReadT();
            Ais2ih.ReadXYZ(&workData.accel.X);
           
			ResetFunction = 2;
    4420:	92 e0       	ldi	r25, 0x02	; 2
    4422:	89 2e       	mov	r8, r25
            
			if (Powered()) 
			{
				UpdateThenPowered();
			}
			ResetFunction = 5;
    4424:	25 e0       	ldi	r18, 0x05	; 5
    4426:	32 2e       	mov	r3, r18
			if ((workData.time - LastKadrEEPChargeUpdate >= EEP_UPDATE_KADRS) && (workData.AppState != APP_IDLE)) SaveState30ToEEP_Async();			
			ResetFunction = 6;
    4428:	36 e0       	ldi	r19, 0x06	; 6
    442a:	23 2e       	mov	r2, r19

	    ///           32.768 ms ticks
	    ///           2.097152s ticks
    	/// GPR.GPR0: uarts data ready
	    ///    GPR.GPR0 == 0  
	    if (GPR.GPR0 == 0)
    442c:	8c b3       	in	r24, 0x1c	; 28
    442e:	81 11       	cpse	r24, r1
    4430:	0b c0       	rjmp	.+22     	; 0x4448 <__DATA_REGION_LENGTH__+0x448>
	    {
		    /// GPR.GPR1 - uarts lock  -  ,     IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
    4432:	8d b3       	in	r24, 0x1d	; 29
    4434:	88 23       	and	r24, r24
    4436:	09 f4       	brne	.+2      	; 0x443a <__DATA_REGION_LENGTH__+0x43a>
    4438:	57 c0       	rjmp	.+174    	; 0x44e8 <__DATA_REGION_LENGTH__+0x4e8>
    443a:	f0 92 50 00 	sts	0x0050, r15	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
		    else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1;		    
		    // 
			ResetFunction = 255;
    443e:	10 93 f3 53 	sts	0x53F3, r17	; 0x8053f3 <__bss_end>
		    sleep_cpu();
    4442:	88 95       	sleep
			ResetFunction = 0;
    4444:	10 92 f3 53 	sts	0x53F3, r1	; 0x8053f3 <__bss_end>
	    }
		
		wdt_reset();
    4448:	a8 95       	wdr
	}	
  }
  
   INLN bool IsQzErr(void)
   {
	  if (QzError) 
    444a:	80 91 cd 53 	lds	r24, 0x53CD	; 0x8053cd <Clock+0x1>
    444e:	88 23       	and	r24, r24
    4450:	09 f4       	brne	.+2      	; 0x4454 <__DATA_REGION_LENGTH__+0x454>
    4452:	55 c0       	rjmp	.+170    	; 0x44fe <__DATA_REGION_LENGTH__+0x4fe>
	  {
		  QzError = false;
    4454:	10 92 cd 53 	sts	0x53CD, r1	; 0x8053cd <Clock+0x1>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    4458:	ef 99       	sbic	0x1d, 7	; 29
    445a:	51 c0       	rjmp	.+162    	; 0x44fe <__DATA_REGION_LENGTH__+0x4fe>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    445c:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    445e:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    4462:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    4466:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    446a:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    446e:	80 93 cf 53 	sts	0x53CF, r24	; 0x8053cf <eep>
    4472:	90 93 d0 53 	sts	0x53D0, r25	; 0x8053d0 <eep+0x1>
    4476:	a0 93 d1 53 	sts	0x53D1, r26	; 0x8053d1 <eep+0x2>
    447a:	b0 93 d2 53 	sts	0x53D2, r27	; 0x8053d2 <eep+0x3>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    447e:	88 e1       	ldi	r24, 0x18	; 24
    4480:	94 e1       	ldi	r25, 0x14	; 20
    4482:	80 93 f1 53 	sts	0x53F1, r24	; 0x8053f1 <eep+0x22>
    4486:	90 93 f2 53 	sts	0x53F2, r25	; 0x8053f2 <eep+0x23>
		writeN = cnt;
    448a:	d0 92 ef 53 	sts	0x53EF, r13	; 0x8053ef <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    448e:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4492:	83 70       	andi	r24, 0x03	; 3
    4494:	e1 f7       	brne	.-8      	; 0x448e <__DATA_REGION_LENGTH__+0x48e>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    4496:	8a e1       	ldi	r24, 0x1A	; 26
    4498:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    449c:	e0 91 f1 53 	lds	r30, 0x53F1	; 0x8053f1 <eep+0x22>
    44a0:	f0 91 f2 53 	lds	r31, 0x53F2	; 0x8053f2 <eep+0x23>
    44a4:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    44a6:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    44aa:	83 70       	andi	r24, 0x03	; 3
    44ac:	e1 f7       	brne	.-8      	; 0x44a6 <__DATA_REGION_LENGTH__+0x4a6>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    44ae:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    44b2:	82 e1       	ldi	r24, 0x12	; 18
    44b4:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    44b8:	80 e0       	ldi	r24, 0x00	; 0
    44ba:	90 91 ef 53 	lds	r25, 0x53EF	; 0x8053ef <eep+0x20>
    44be:	89 17       	cp	r24, r25
    44c0:	b0 f4       	brcc	.+44     	; 0x44ee <__DATA_REGION_LENGTH__+0x4ee>
    44c2:	a0 91 f1 53 	lds	r26, 0x53F1	; 0x8053f1 <eep+0x22>
    44c6:	b0 91 f2 53 	lds	r27, 0x53F2	; 0x8053f2 <eep+0x23>
    44ca:	9d 01       	movw	r18, r26
    44cc:	2f 5f       	subi	r18, 0xFF	; 255
    44ce:	3f 4f       	sbci	r19, 0xFF	; 255
    44d0:	20 93 f1 53 	sts	0x53F1, r18	; 0x8053f1 <eep+0x22>
    44d4:	30 93 f2 53 	sts	0x53F2, r19	; 0x8053f2 <eep+0x23>
    44d8:	e8 2f       	mov	r30, r24
    44da:	f0 e0       	ldi	r31, 0x00	; 0
    44dc:	e1 53       	subi	r30, 0x31	; 49
    44de:	fc 4a       	sbci	r31, 0xAC	; 172
    44e0:	90 81       	ld	r25, Z
    44e2:	9c 93       	st	X, r25
    44e4:	8f 5f       	subi	r24, 0xFF	; 255
    44e6:	e9 cf       	rjmp	.-46     	; 0x44ba <__DATA_REGION_LENGTH__+0x4ba>
	    ///    GPR.GPR0 == 0  
	    if (GPR.GPR0 == 0)
	    {
		    /// GPR.GPR1 - uarts lock  -  ,     IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
		    else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1;		    
    44e8:	00 93 50 00 	sts	0x0050, r16	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
    44ec:	a8 cf       	rjmp	.-176    	; 0x443e <__DATA_REGION_LENGTH__+0x43e>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    44ee:	80 e0       	ldi	r24, 0x00	; 0
    44f0:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    44f4:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    44f6:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    44fa:	83 70       	andi	r24, 0x03	; 3
    44fc:	e1 f7       	brne	.-8      	; 0x44f6 <__DATA_REGION_LENGTH__+0x4f6>
	{
		return (clkSel == CLKRTC)? 69 : 64;
	}
	INLN bool checkReadyTik(void)
	{
		if (GPR.GPR0 & 0x40)
    44fe:	e6 9b       	sbis	0x1c, 6	; 28
    4500:	18 c0       	rjmp	.+48     	; 0x4532 <__DATA_REGION_LENGTH__+0x532>
		{
			GPR.GPR0 &= ~0x40;
    4502:	e6 98       	cbi	0x1c, 6	; 28
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
	}
	
	INLN void Handler(void)
	{
		if (Busy())
    4504:	ef 9b       	sbis	0x1d, 7	; 29
    4506:	09 c0       	rjmp	.+18     	; 0x451a <__DATA_REGION_LENGTH__+0x51a>
		{
			if (timout-- == 0)
    4508:	80 91 f0 53 	lds	r24, 0x53F0	; 0x8053f0 <eep+0x21>
    450c:	9f ef       	ldi	r25, 0xFF	; 255
    450e:	98 0f       	add	r25, r24
    4510:	90 93 f0 53 	sts	0x53F0, r25	; 0x8053f0 <eep+0x21>
    4514:	81 11       	cpse	r24, r1
    4516:	01 c0       	rjmp	.+2      	; 0x451a <__DATA_REGION_LENGTH__+0x51a>
			{
				GPR.GPR1 &= ~BUSY_GPR1_BIT;
    4518:	ef 98       	cbi	0x1d, 7	; 29
		return true;
	}		
    
	INLN void handler32ms(void)
	{
		if (timout > 0)
    451a:	80 91 9f 42 	lds	r24, 0x429F	; 0x80429f <_ZL2bk>
    451e:	88 23       	and	r24, r24
    4520:	41 f0       	breq	.+16     	; 0x4532 <__DATA_REGION_LENGTH__+0x532>
	}
	
	INLN bool checkReadyRxD(void)
	{
		
		if (GPR.GPR0 & (1 << usartNo))
    4522:	e2 99       	sbic	0x1c, 2	; 28
    4524:	05 c1       	rjmp	.+522    	; 0x4730 <__DATA_REGION_LENGTH__+0x730>
			{
				if (cb != NULL) cb(&ComBK.buf[0], ComBK.Count);
				cb = NULL;
				timout = 0;
			}
			else if (--timout == 0)
    4526:	81 50       	subi	r24, 0x01	; 1
    4528:	80 93 9f 42 	sts	0x429F, r24	; 0x80429f <_ZL2bk>
    452c:	88 23       	and	r24, r24
    452e:	09 f4       	brne	.+2      	; 0x4532 <__DATA_REGION_LENGTH__+0x532>
    4530:	12 c1       	rjmp	.+548    	; 0x4756 <__DATA_REGION_LENGTH__+0x756>
		
	}

	INLN bool checkReady2Sec(void)
	{
		if (GPR.GPR0 & 0x80)
    4532:	e7 9b       	sbis	0x1c, 7	; 28
    4534:	c7 c0       	rjmp	.+398    	; 0x46c4 <__DATA_REGION_LENGTH__+0x6c4>
		{
			GPR.GPR0 &= ~0x80;
    4536:	e7 98       	cbi	0x1c, 7	; 28
            bk.handler32ms();
		};
		///           2s ticks
		if (Clock.checkReady2Sec())
		{           
			ResetFunction = 1;
    4538:	f0 92 f3 53 	sts	0x53F3, r15	; 0x8053f3 <__bss_end>
	{
		//SPI.CTRLB = 
		  //SPI_SSD_bm   // SPI Select Disable bit mask.  
		//| 3; // mode 3
		
		SPI.CTRLA = 
    453c:	c0 92 40 09 	sts	0x0940, r12	; 0x800940 <__TEXT_REGION_LENGTH__+0x7e0940>
		  1 << SPI_CLK2X_bp     // Enable Double Speed: enabled
		| 0 << SPI_DORD_bp   // Data Order Setting: disabled
		| 1 << SPI_ENABLE_bp // Enable Module: enabled
		| 1 << SPI_MASTER_bp // SPI module in master mode
		| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz		
		SPI.INTFLAGS;
    4540:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
		return res == 0x44;
	}
	INLN int8_t ReadT(void)
	{
		init();
		int8_t r = ReadAdr(AIS_OUT_T);
    4544:	86 e2       	ldi	r24, 0x26	; 38
    4546:	0e 94 21 15 	call	0x2a42	; 0x2a42 <_ZN8ais2ih_tILh0ELh0ELh0ELh7EE7ReadAdrEh.isra.6>
		| 1 << SPI_ENABLE_bp // Enable Module: enabled
		| 1 << SPI_MASTER_bp // SPI module in master mode
		| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz		
		SPI.INTFLAGS;
	}
	INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    454a:	10 92 40 09 	sts	0x0940, r1	; 0x800940 <__TEXT_REGION_LENGTH__+0x7e0940>
    454e:	90 91 43 09 	lds	r25, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
	INLN int8_t ReadT(void)
	{
		init();
		int8_t r = ReadAdr(AIS_OUT_T);
		deinit();
		return 25+r;
    4552:	87 5e       	subi	r24, 0xE7	; 231
            
            workData.accel.T = Ais2ih.ReadT();
    4554:	80 93 0b 40 	sts	0x400B, r24	; 0x80400b <__DATA_REGION_ORIGIN__+0xb>
	{
		//SPI.CTRLB = 
		  //SPI_SSD_bm   // SPI Select Disable bit mask.  
		//| 3; // mode 3
		
		SPI.CTRLA = 
    4558:	c0 92 40 09 	sts	0x0940, r12	; 0x800940 <__TEXT_REGION_LENGTH__+0x7e0940>
		  1 << SPI_CLK2X_bp     // Enable Double Speed: enabled
		| 0 << SPI_DORD_bp   // Data Order Setting: disabled
		| 1 << SPI_ENABLE_bp // Enable Module: enabled
		| 1 << SPI_MASTER_bp // SPI module in master mode
		| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz		
		SPI.INTFLAGS;
    455c:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
			}
		}
	}
	INLN void CS_on(void)
	{
		PCS.OUTCLR = 1 << bitCS;
    4560:	90 92 06 04 	sts	0x0406, r9	; 0x800406 <__TEXT_REGION_LENGTH__+0x7e0406>
		SPI.INTFLAGS;
	}
	INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    4564:	60 92 44 09 	sts	0x0944, r6	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
		while (!(SPI.INTFLAGS & SPI_IF_bm));
    4568:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
    456c:	87 ff       	sbrs	r24, 7
    456e:	fc cf       	rjmp	.-8      	; 0x4568 <__DATA_REGION_LENGTH__+0x568>
		return SPI.DATA;
    4570:	80 91 44 09 	lds	r24, 0x0944	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
    4574:	e0 e0       	ldi	r30, 0x00	; 0
    4576:	f0 e4       	ldi	r31, 0x40	; 64
	}
	void SPI_read(uint8_t *buff, uint16_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    4578:	85 81       	ldd	r24, Z+5	; 0x05
		SPI.INTFLAGS;
	}
	INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    457a:	80 93 44 09 	sts	0x0944, r24	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
		while (!(SPI.INTFLAGS & SPI_IF_bm));
    457e:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
    4582:	87 ff       	sbrs	r24, 7
    4584:	fc cf       	rjmp	.-8      	; 0x457e <__DATA_REGION_LENGTH__+0x57e>
		return SPI.DATA;
    4586:	80 91 44 09 	lds	r24, 0x0944	; 0x800944 <__TEXT_REGION_LENGTH__+0x7e0944>
	}
	void SPI_read(uint8_t *buff, uint16_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    458a:	85 83       	std	Z+5, r24	; 0x05
    458c:	31 96       	adiw	r30, 0x01	; 1
			buff++;
			
		} while (--cnt > 0);
    458e:	4e 16       	cp	r4, r30
    4590:	5f 06       	cpc	r5, r31
    4592:	91 f7       	brne	.-28     	; 0x4578 <__DATA_REGION_LENGTH__+0x578>
	{
		PCS.OUTCLR = 1 << bitCS;
	}
	INLN void CS_off(void)
	{
		PCS.OUTSET = 1 << bitCS;
    4594:	90 92 05 04 	sts	0x0405, r9	; 0x800405 <__TEXT_REGION_LENGTH__+0x7e0405>
		| 1 << SPI_ENABLE_bp // Enable Module: enabled
		| 1 << SPI_MASTER_bp // SPI module in master mode
		| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz		
		SPI.INTFLAGS;
	}
	INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    4598:	10 92 40 09 	sts	0x0940, r1	; 0x800940 <__TEXT_REGION_LENGTH__+0x7e0940>
    459c:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7e0943>
            Ais2ih.ReadXYZ(&workData.accel.X);
           
			ResetFunction = 2;
    45a0:	80 92 f3 53 	sts	0x53F3, r8	; 0x8053f3 <__bss_end>
			
			if (TestModeTimer > 0) 			
    45a4:	80 91 9d 42 	lds	r24, 0x429D	; 0x80429d <_ZL13TestModeTimer>
    45a8:	88 23       	and	r24, r24
    45aa:	09 f4       	brne	.+2      	; 0x45ae <__DATA_REGION_LENGTH__+0x5ae>
    45ac:	e3 c0       	rjmp	.+454    	; 0x4774 <__DATA_REGION_LENGTH__+0x774>
			{				
				if(--TestModeTimer == 0) 
    45ae:	81 50       	subi	r24, 0x01	; 1
    45b0:	80 93 9d 42 	sts	0x429D, r24	; 0x80429d <_ZL13TestModeTimer>
    45b4:	81 11       	cpse	r24, r1
    45b6:	06 c0       	rjmp	.+12     	; 0x45c4 <__DATA_REGION_LENGTH__+0x5c4>
				{
					if (workData.AppState != APP_WORK) 
    45b8:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    45bc:	83 30       	cpi	r24, 0x03	; 3
    45be:	11 f0       	breq	.+4      	; 0x45c4 <__DATA_REGION_LENGTH__+0x5c4>
					// off power sensors
					{
						StandBy();
    45c0:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <_ZL7StandByv>
					}
				}
			}
			else Com.errRS485DirReset();

			ResetFunction = 3;
    45c4:	00 93 f3 53 	sts	0x53F3, r16	; 0x8053f3 <__bss_end>
			
			if (TurboTimer > 0) 
    45c8:	80 91 9e 42 	lds	r24, 0x429E	; 0x80429e <_ZL10TurboTimer>
    45cc:	88 23       	and	r24, r24
    45ce:	39 f0       	breq	.+14     	; 0x45de <__DATA_REGION_LENGTH__+0x5de>
			{
				if(--TurboTimer == 0) RestoreTurbo();
    45d0:	81 50       	subi	r24, 0x01	; 1
    45d2:	80 93 9e 42 	sts	0x429E, r24	; 0x80429e <_ZL10TurboTimer>
    45d6:	81 11       	cpse	r24, r1
    45d8:	02 c0       	rjmp	.+4      	; 0x45de <__DATA_REGION_LENGTH__+0x5de>
    45da:	0e 94 a8 14 	call	0x2950	; 0x2950 <_ZL12RestoreTurbov>
			}

			workData.time++;
    45de:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    45e2:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    45e6:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    45ea:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    45ee:	01 96       	adiw	r24, 0x01	; 1
    45f0:	a1 1d       	adc	r26, r1
    45f2:	b1 1d       	adc	r27, r1
    45f4:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    45f8:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    45fc:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    4600:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
						
			ResetFunction = 4;
    4604:	d0 92 f3 53 	sts	0x53F3, r13	; 0x8053f3 <__bss_end>
	{
		PINOUTDEF.OUTCLR = 1 << bit;
	}
	INLN bool IsOn(void)
	{
		return PINOUTDEF.OUT & (1 << bit);
    4608:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
            
			if (Powered()) 
    460c:	83 ff       	sbrs	r24, 3
    460e:	2c c0       	rjmp	.+88     	; 0x4668 <__DATA_REGION_LENGTH__+0x668>
		ComBK.disableRxD();		
    }
    
	INLN bool Cmd(bk_callback_t callback)
	{
		if (timout > 0) return false;				
    4610:	80 91 9f 42 	lds	r24, 0x429F	; 0x80429f <_ZL2bk>
    4614:	81 11       	cpse	r24, r1
    4616:	28 c0       	rjmp	.+80     	; 0x4668 <__DATA_REGION_LENGTH__+0x668>
		cb = callback;		
    4618:	a0 92 a0 42 	sts	0x42A0, r10	; 0x8042a0 <_ZL2bk+0x1>
    461c:	b0 92 a1 42 	sts	0x42A1, r11	; 0x8042a1 <_ZL2bk+0x2>
		timout = WAIT_BK;
    4620:	88 e2       	ldi	r24, 0x28	; 40
    4622:	80 93 9f 42 	sts	0x429F, r24	; 0x80429f <_ZL2bk>
		ComBK.buf[0] = 0xA5;
    4626:	85 ea       	ldi	r24, 0xA5	; 165
    4628:	80 93 96 40 	sts	0x4096, r24	; 0x804096 <__data_end>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    462c:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4630:	8f 76       	andi	r24, 0x6F	; 111
    4632:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4636:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4638:	10 92 20 0b 	sts	0x0B20, r1	; 0x800b20 <__TEXT_REGION_LENGTH__+0x7e0b20>
		TB.INTFLAGS = TCB_CAPT_bm;
    463c:	f0 92 26 0b 	sts	0x0B26, r15	; 0x800b26 <__TEXT_REGION_LENGTH__+0x7e0b26>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    4640:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    4642:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    4646:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    4648:	f0 92 a1 04 	sts	0x04A1, r15	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    464c:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4650:	80 64       	ori	r24, 0x40	; 64
    4652:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    4656:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    4658:	f0 92 95 41 	sts	0x4195, r15	; 0x804195 <__data_end+0xff>
			Count = count;
    465c:	f0 92 96 41 	sts	0x4196, r15	; 0x804196 <__data_end+0x100>
			UART.TXDATAL = buf[0];
    4660:	80 91 96 40 	lds	r24, 0x4096	; 0x804096 <__data_end>
    4664:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
			{
				UpdateThenPowered();
			}
			ResetFunction = 5;
    4668:	30 92 f3 53 	sts	0x53F3, r3	; 0x8053f3 <__bss_end>
			if ((workData.time - LastKadrEEPChargeUpdate >= EEP_UPDATE_KADRS) && (workData.AppState != APP_IDLE)) SaveState30ToEEP_Async();			
    466c:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    4670:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    4674:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    4678:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    467c:	40 91 98 42 	lds	r20, 0x4298	; 0x804298 <_ZL23LastKadrEEPChargeUpdate>
    4680:	50 91 99 42 	lds	r21, 0x4299	; 0x804299 <_ZL23LastKadrEEPChargeUpdate+0x1>
    4684:	60 91 9a 42 	lds	r22, 0x429A	; 0x80429a <_ZL23LastKadrEEPChargeUpdate+0x2>
    4688:	70 91 9b 42 	lds	r23, 0x429B	; 0x80429b <_ZL23LastKadrEEPChargeUpdate+0x3>
    468c:	84 1b       	sub	r24, r20
    468e:	95 0b       	sbc	r25, r21
    4690:	a6 0b       	sbc	r26, r22
    4692:	b7 0b       	sbc	r27, r23
    4694:	84 38       	cpi	r24, 0x84	; 132
    4696:	93 40       	sbci	r25, 0x03	; 3
    4698:	a1 05       	cpc	r26, r1
    469a:	b1 05       	cpc	r27, r1
    469c:	34 f0       	brlt	.+12     	; 0x46aa <__DATA_REGION_LENGTH__+0x6aa>
    469e:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    46a2:	84 30       	cpi	r24, 0x04	; 4
    46a4:	11 f0       	breq	.+4      	; 0x46aa <__DATA_REGION_LENGTH__+0x6aa>
    46a6:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <_ZL22SaveState30ToEEP_Asyncv>
			ResetFunction = 6;
    46aa:	20 92 f3 53 	sts	0x53F3, r2	; 0x8053f3 <__bss_end>
									
			switch (workData.AppState & 0b00111111)
    46ae:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    46b2:	8f 73       	andi	r24, 0x3F	; 63
    46b4:	81 30       	cpi	r24, 0x01	; 1
    46b6:	09 f4       	brne	.+2      	; 0x46ba <__DATA_REGION_LENGTH__+0x6ba>
    46b8:	6c c0       	rjmp	.+216    	; 0x4792 <__DATA_REGION_LENGTH__+0x792>
    46ba:	08 f4       	brcc	.+2      	; 0x46be <__DATA_REGION_LENGTH__+0x6be>
    46bc:	5f c0       	rjmp	.+190    	; 0x477c <__DATA_REGION_LENGTH__+0x77c>
    46be:	82 30       	cpi	r24, 0x02	; 2
    46c0:	09 f4       	brne	.+2      	; 0x46c4 <__DATA_REGION_LENGTH__+0x6c4>
    46c2:	7d c0       	rjmp	.+250    	; 0x47be <__DATA_REGION_LENGTH__+0x7be>
	}
	
	INLN bool checkReadyRxD(void)
	{
		
		if (GPR.GPR0 & (1 << usartNo))
    46c4:	e1 9b       	sbis	0x1c, 1	; 28
    46c6:	b2 ce       	rjmp	.-668    	; 0x442c <__DATA_REGION_LENGTH__+0x42c>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    46c8:	e1 98       	cbi	0x1c, 1	; 28
        
        
		if (Com.checkReadyRxD())
		{
			uint8_t tmp = Com.buf[0] & 0xF0;
			if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
    46ca:	60 91 97 42 	lds	r22, 0x4297	; 0x804297 <serial1+0x100>
    46ce:	63 30       	cpi	r22, 0x03	; 3
    46d0:	08 f4       	brcc	.+2      	; 0x46d4 <__DATA_REGION_LENGTH__+0x6d4>
    46d2:	9a ce       	rjmp	.-716    	; 0x4408 <__DATA_REGION_LENGTH__+0x408>
        
        
        
		if (Com.checkReadyRxD())
		{
			uint8_t tmp = Com.buf[0] & 0xF0;
    46d4:	80 91 97 41 	lds	r24, 0x4197	; 0x804197 <serial1>
    46d8:	80 7f       	andi	r24, 0xF0	; 240
			if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
    46da:	80 36       	cpi	r24, 0x60	; 96
    46dc:	19 f0       	breq	.+6      	; 0x46e4 <__DATA_REGION_LENGTH__+0x6e4>
    46de:	80 3f       	cpi	r24, 0xF0	; 240
    46e0:	09 f0       	breq	.+2      	; 0x46e4 <__DATA_REGION_LENGTH__+0x6e4>
    46e2:	92 ce       	rjmp	.-732    	; 0x4408 <__DATA_REGION_LENGTH__+0x408>
    46e4:	87 e9       	ldi	r24, 0x97	; 151
    46e6:	91 e4       	ldi	r25, 0x41	; 65
    46e8:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <crc16>
    46ec:	7c 01       	movw	r14, r24
    46ee:	89 2b       	or	r24, r25
    46f0:	09 f0       	breq	.+2      	; 0x46f4 <__DATA_REGION_LENGTH__+0x6f4>
    46f2:	8a ce       	rjmp	.-748    	; 0x4408 <__DATA_REGION_LENGTH__+0x408>
			{
				if (TurboTimer > 0) TurboTimer = 4;
    46f4:	80 91 9e 42 	lds	r24, 0x429E	; 0x80429e <_ZL10TurboTimer>
    46f8:	88 23       	and	r24, r24
    46fa:	19 f0       	breq	.+6      	; 0x4702 <__DATA_REGION_LENGTH__+0x702>
    46fc:	84 e0       	ldi	r24, 0x04	; 4
    46fe:	80 93 9e 42 	sts	0x429E, r24	; 0x80429e <_ZL10TurboTimer>
				ResetFunction = 11;												
    4702:	8b e0       	ldi	r24, 0x0B	; 11
    4704:	80 93 f3 53 	sts	0x53F3, r24	; 0x8053f3 <__bss_end>
{
    bk.Cmd(&bk_callback);
}
static void RunCmd(void)
{
	switch (Com.buf[CMD_POS])
    4708:	80 91 97 41 	lds	r24, 0x4197	; 0x804197 <serial1>
    470c:	88 36       	cpi	r24, 0x68	; 104
    470e:	09 f4       	brne	.+2      	; 0x4712 <__DATA_REGION_LENGTH__+0x712>
    4710:	bb c3       	rjmp	.+1910   	; 0x4e88 <__DATA_REGION_LENGTH__+0xe88>
    4712:	08 f0       	brcs	.+2      	; 0x4716 <__DATA_REGION_LENGTH__+0x716>
    4714:	38 c1       	rjmp	.+624    	; 0x4986 <__DATA_REGION_LENGTH__+0x986>
    4716:	82 36       	cpi	r24, 0x62	; 98
    4718:	11 f4       	brne	.+4      	; 0x471e <__DATA_REGION_LENGTH__+0x71e>
    471a:	0c 94 94 2b 	jmp	0x5728	; 0x5728 <__DATA_REGION_LENGTH__+0x1728>
    471e:	08 f0       	brcs	.+2      	; 0x4722 <__DATA_REGION_LENGTH__+0x722>
    4720:	75 c0       	rjmp	.+234    	; 0x480c <__DATA_REGION_LENGTH__+0x80c>
    4722:	81 36       	cpi	r24, 0x61	; 97
    4724:	09 f4       	brne	.+2      	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
    4726:	08 c4       	rjmp	.+2064   	; 0x4f38 <__DATA_REGION_LENGTH__+0xf38>
			if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
			{
				if (TurboTimer > 0) TurboTimer = 4;
				ResetFunction = 11;												
				RunCmd();
				ResetFunction = 12;
    4728:	8c e0       	ldi	r24, 0x0C	; 12
    472a:	80 93 f3 53 	sts	0x53F3, r24	; 0x8053f3 <__bss_end>
    472e:	6c ce       	rjmp	.-808    	; 0x4408 <__DATA_REGION_LENGTH__+0x408>
    4730:	e2 98       	cbi	0x1c, 2	; 28
	{
		if (timout > 0)
		{
			if (ComBK.checkReadyRxD())
			{
				if (cb != NULL) cb(&ComBK.buf[0], ComBK.Count);
    4732:	e0 91 a0 42 	lds	r30, 0x42A0	; 0x8042a0 <_ZL2bk+0x1>
    4736:	f0 91 a1 42 	lds	r31, 0x42A1	; 0x8042a1 <_ZL2bk+0x2>
    473a:	30 97       	sbiw	r30, 0x00	; 0
    473c:	29 f0       	breq	.+10     	; 0x4748 <__DATA_REGION_LENGTH__+0x748>
    473e:	60 91 96 41 	lds	r22, 0x4196	; 0x804196 <__data_end+0x100>
    4742:	86 e9       	ldi	r24, 0x96	; 150
    4744:	90 e4       	ldi	r25, 0x40	; 64
    4746:	09 95       	icall
				cb = NULL;
    4748:	10 92 a0 42 	sts	0x42A0, r1	; 0x8042a0 <_ZL2bk+0x1>
    474c:	10 92 a1 42 	sts	0x42A1, r1	; 0x8042a1 <_ZL2bk+0x2>
				timout = 0;
    4750:	10 92 9f 42 	sts	0x429F, r1	; 0x80429f <_ZL2bk>
    4754:	ee ce       	rjmp	.-548    	; 0x4532 <__DATA_REGION_LENGTH__+0x532>
			}
			else if (--timout == 0)
			{
				if (cb != NULL) cb(NULL,0);
    4756:	e0 91 a0 42 	lds	r30, 0x42A0	; 0x8042a0 <_ZL2bk+0x1>
    475a:	f0 91 a1 42 	lds	r31, 0x42A1	; 0x8042a1 <_ZL2bk+0x2>
    475e:	30 97       	sbiw	r30, 0x00	; 0
    4760:	21 f0       	breq	.+8      	; 0x476a <__DATA_REGION_LENGTH__+0x76a>
    4762:	60 e0       	ldi	r22, 0x00	; 0
    4764:	90 e0       	ldi	r25, 0x00	; 0
    4766:	80 e0       	ldi	r24, 0x00	; 0
    4768:	09 95       	icall
				cb = 0;
    476a:	10 92 a0 42 	sts	0x42A0, r1	; 0x8042a0 <_ZL2bk+0x1>
    476e:	10 92 a1 42 	sts	0x42A1, r1	; 0x8042a1 <_ZL2bk+0x2>
    4772:	df ce       	rjmp	.-578    	; 0x4532 <__DATA_REGION_LENGTH__+0x532>
		
	}
	INLN void errRS485DirReset(void)
	{
		PORT_t* p = getUsartPort();
		p->OUTCLR = 1 << (PINS + 3);		
    4774:	88 e0       	ldi	r24, 0x08	; 8
    4776:	80 93 46 04 	sts	0x0446, r24	; 0x800446 <__TEXT_REGION_LENGTH__+0x7e0446>
    477a:	24 cf       	rjmp	.-440    	; 0x45c4 <__DATA_REGION_LENGTH__+0x5c4>

				break;					
				
				case APP_SET_TIME:
				
				    StandBy();	
    477c:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <_ZL7StandByv>
		WCursorStatus = false;
	}
    
	INLN bool startClear(void)
	{
		 WCursorStatus = InitNewReis();
    4780:	82 ea       	ldi	r24, 0xA2	; 162
    4782:	92 e4       	ldi	r25, 0x42	; 66
    4784:	0e 94 c0 19 	call	0x3380	; 0x3380 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11InitNewReisEv>
    4788:	80 93 ab 42 	sts	0x42AB, r24	; 0x8042ab <Ram+0x9>
					
					if (!Ram.cleared()) 
					{
						Ram.startClear();
					}
					workData.AppState = APP_CLEAR_RAM;
    478c:	f0 92 00 40 	sts	0x4000, r15	; 0x804000 <__DATA_REGION_ORIGIN__>
				break;
    4790:	99 cf       	rjmp	.-206    	; 0x46c4 <__DATA_REGION_LENGTH__+0x6c4>
					
				case APP_CLEAR_RAM:					
					if (Ram.checkReadReady()) 
    4792:	80 91 ab 42 	lds	r24, 0x42AB	; 0x8042ab <Ram+0x9>
    4796:	88 23       	and	r24, r24
    4798:	09 f4       	brne	.+2      	; 0x479c <__DATA_REGION_LENGTH__+0x79c>
    479a:	94 cf       	rjmp	.-216    	; 0x46c4 <__DATA_REGION_LENGTH__+0x6c4>
					{
						workData.AppState = APP_DELAY;
    479c:	80 92 00 40 	sts	0x4000, r8	; 0x804000 <__DATA_REGION_ORIGIN__>
						SaveState30ToEEP_Async();					
    47a0:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <_ZL22SaveState30ToEEP_Asyncv>
						wdt_enable(WDTO_N);
    47a4:	88 ed       	ldi	r24, 0xD8	; 216
    47a6:	a8 95       	wdr
    47a8:	84 bf       	out	0x34, r24	; 52
    47aa:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    47ae:	84 60       	ori	r24, 0x04	; 4
    47b0:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    47b4:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <__TEXT_REGION_LENGTH__+0x7e0101>
    47b8:	81 fd       	sbrc	r24, 1
    47ba:	fc cf       	rjmp	.-8      	; 0x47b4 <__DATA_REGION_LENGTH__+0x7b4>
    47bc:	83 cf       	rjmp	.-250    	; 0x46c4 <__DATA_REGION_LENGTH__+0x6c4>
					}
				break;
				case APP_DELAY:					
					if (workData.time >= 0)
    47be:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    47c2:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    47c6:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    47ca:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    47ce:	b7 fd       	sbrc	r27, 7
    47d0:	79 cf       	rjmp	.-270    	; 0x46c4 <__DATA_REGION_LENGTH__+0x6c4>
					{						
						workData.AppState = APP_WORK;	
    47d2:	00 93 00 40 	sts	0x4000, r16	; 0x804000 <__DATA_REGION_ORIGIN__>
												
			ResetFunction = 7;
    47d6:	87 e0       	ldi	r24, 0x07	; 7
    47d8:	80 93 f3 53 	sts	0x53F3, r24	; 0x8053f3 <__bss_end>
		deinit();
		return res;
	}
	INLN void ResetPageBase(void) 
	{
		if (!WCursorStatus) InitNewReis();
    47dc:	80 91 ab 42 	lds	r24, 0x42AB	; 0x8042ab <Ram+0x9>
    47e0:	81 11       	cpse	r24, r1
    47e2:	04 c0       	rjmp	.+8      	; 0x47ec <__DATA_REGION_LENGTH__+0x7ec>
    47e4:	82 ea       	ldi	r24, 0xA2	; 162
    47e6:	92 e4       	ldi	r25, 0x42	; 66
    47e8:	0e 94 c0 19 	call	0x3380	; 0x3380 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11InitNewReisEv>
		WCursorStatus = false;
    47ec:	10 92 ab 42 	sts	0x42AB, r1	; 0x8042ab <Ram+0x9>
						Ram.ResetPageBase();
			ResetFunction = 8;
    47f0:	88 e0       	ldi	r24, 0x08	; 8
    47f2:	80 93 f3 53 	sts	0x53F3, r24	; 0x8053f3 <__bss_end>
						SaveState30ToEEP_Async();					
    47f6:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <_ZL22SaveState30ToEEP_Asyncv>
			ResetFunction = 9;												
    47fa:	89 e0       	ldi	r24, 0x09	; 9
    47fc:	80 93 f3 53 	sts	0x53F3, r24	; 0x8053f3 <__bss_end>
						WakeUp();
    4800:	0e 94 04 16 	call	0x2c08	; 0x2c08 <_ZL6WakeUpv>
			ResetFunction = 10;												
    4804:	8a e0       	ldi	r24, 0x0A	; 10
    4806:	80 93 f3 53 	sts	0x53F3, r24	; 0x8053f3 <__bss_end>
    480a:	5c cf       	rjmp	.-328    	; 0x46c4 <__DATA_REGION_LENGTH__+0x6c4>
{
    bk.Cmd(&bk_callback);
}
static void RunCmd(void)
{
	switch (Com.buf[CMD_POS])
    480c:	85 36       	cpi	r24, 0x65	; 101
    480e:	09 f4       	brne	.+2      	; 0x4812 <__DATA_REGION_LENGTH__+0x812>
    4810:	45 c6       	rjmp	.+3210   	; 0x549c <__DATA_REGION_LENGTH__+0x149c>
    4812:	87 36       	cpi	r24, 0x67	; 103
    4814:	09 f0       	breq	.+2      	; 0x4818 <__DATA_REGION_LENGTH__+0x818>
    4816:	88 cf       	rjmp	.-240    	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
		}
		break;
		
		case CMD_WORK:
		{
			uint8_t saveLen = Com.buf[DATA_POS];
    4818:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <serial1+0x1>
			TestModeTimer = 5;
    481c:	95 e0       	ldi	r25, 0x05	; 5
    481e:	90 93 9d 42 	sts	0x429D, r25	; 0x80429d <_ZL13TestModeTimer>
    4822:	c8 2e       	mov	r12, r24
    4824:	d1 2c       	mov	r13, r1
    4826:	ff 24       	eor	r15, r15
    4828:	f3 94       	inc	r15
    482a:	f8 0e       	add	r15, r24
    482c:	43 e0       	ldi	r20, 0x03	; 3
    482e:	e4 2e       	mov	r14, r20
    4830:	e8 0e       	add	r14, r24
			if (saveLen > NO_POWER_LEN)
    4832:	8d 30       	cpi	r24, 0x0D	; 13
    4834:	08 f4       	brcc	.+2      	; 0x4838 <__DATA_REGION_LENGTH__+0x838>
    4836:	25 c7       	rjmp	.+3658   	; 0x5682 <__DATA_REGION_LENGTH__+0x1682>
    4838:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
			{
				if (!Powered())
    483c:	83 ff       	sbrs	r24, 3
				{
					WakeUp();
    483e:	0e 94 04 16 	call	0x2c08	; 0x2c08 <_ZL6WakeUpv>
				}
                
                workData.tstram.CurrReisStartBlock = Ram.CurrReisStartBlock;
    4842:	80 91 b6 53 	lds	r24, 0x53B6	; 0x8053b6 <Ram+0x1114>
    4846:	90 91 b7 53 	lds	r25, 0x53B7	; 0x8053b7 <Ram+0x1115>
    484a:	80 93 7f 40 	sts	0x407F, r24	; 0x80407f <__DATA_REGION_ORIGIN__+0x7f>
    484e:	90 93 80 40 	sts	0x4080, r25	; 0x804080 <__DATA_REGION_ORIGIN__+0x80>
                workData.tstram.LastReis = *(ereis_t*) &Ram.LastReis;
    4852:	88 e0       	ldi	r24, 0x08	; 8
    4854:	ee ea       	ldi	r30, 0xAE	; 174
    4856:	f3 e5       	ldi	r31, 0x53	; 83
    4858:	a7 e7       	ldi	r26, 0x77	; 119
    485a:	b0 e4       	ldi	r27, 0x40	; 64
    485c:	01 90       	ld	r0, Z+
    485e:	0d 92       	st	X+, r0
    4860:	8a 95       	dec	r24
    4862:	e1 f7       	brne	.-8      	; 0x485c <__DATA_REGION_LENGTH__+0x85c>
                workData.tstram.pageCnt = Ram.pageCnt;
    4864:	80 91 ac 53 	lds	r24, 0x53AC	; 0x8053ac <Ram+0x110a>
    4868:	90 91 ad 53 	lds	r25, 0x53AD	; 0x8053ad <Ram+0x110b>
    486c:	80 93 75 40 	sts	0x4075, r24	; 0x804075 <__DATA_REGION_ORIGIN__+0x75>
    4870:	90 93 76 40 	sts	0x4076, r25	; 0x804076 <__DATA_REGION_ORIGIN__+0x76>
                workData.tstram.waddr.block = Ram.waddr.block;
    4874:	90 91 a4 42 	lds	r25, 0x42A4	; 0x8042a4 <Ram+0x2>
    4878:	29 2f       	mov	r18, r25
    487a:	22 95       	swap	r18
    487c:	26 95       	lsr	r18
    487e:	26 95       	lsr	r18
    4880:	23 70       	andi	r18, 0x03	; 3
    4882:	80 91 a5 42 	lds	r24, 0x42A5	; 0x8042a5 <Ram+0x3>
    4886:	38 2f       	mov	r19, r24
    4888:	33 0f       	add	r19, r19
    488a:	33 0f       	add	r19, r19
    488c:	32 2b       	or	r19, r18
    488e:	28 2f       	mov	r18, r24
    4890:	22 95       	swap	r18
    4892:	26 95       	lsr	r18
    4894:	26 95       	lsr	r18
    4896:	23 70       	andi	r18, 0x03	; 3
    4898:	80 91 a6 42 	lds	r24, 0x42A6	; 0x8042a6 <Ram+0x4>
    489c:	81 70       	andi	r24, 0x01	; 1
    489e:	88 0f       	add	r24, r24
    48a0:	88 0f       	add	r24, r24
    48a2:	82 2b       	or	r24, r18
    48a4:	30 93 6e 40 	sts	0x406E, r19	; 0x80406e <__DATA_REGION_ORIGIN__+0x6e>
    48a8:	80 93 6f 40 	sts	0x406F, r24	; 0x80406f <__DATA_REGION_ORIGIN__+0x6f>
                workData.tstram.waddr.page = Ram.waddr.page;
    48ac:	9f 73       	andi	r25, 0x3F	; 63
    48ae:	89 2f       	mov	r24, r25
    48b0:	90 e0       	ldi	r25, 0x00	; 0
    48b2:	80 93 6c 40 	sts	0x406C, r24	; 0x80406c <__DATA_REGION_ORIGIN__+0x6c>
    48b6:	90 93 6d 40 	sts	0x406D, r25	; 0x80406d <__DATA_REGION_ORIGIN__+0x6d>
                workData.tstram.wreis.block = Ram.wreis.block;
    48ba:	80 91 a9 42 	lds	r24, 0x42A9	; 0x8042a9 <Ram+0x7>
    48be:	90 91 aa 42 	lds	r25, 0x42AA	; 0x8042aa <Ram+0x8>
    48c2:	80 93 72 40 	sts	0x4072, r24	; 0x804072 <__DATA_REGION_ORIGIN__+0x72>
    48c6:	90 93 73 40 	sts	0x4073, r25	; 0x804073 <__DATA_REGION_ORIGIN__+0x73>
                workData.tstram.wreis.reis = Ram.wreis.reis;
    48ca:	80 91 a7 42 	lds	r24, 0x42A7	; 0x8042a7 <Ram+0x5>
    48ce:	90 91 a8 42 	lds	r25, 0x42A8	; 0x8042a8 <Ram+0x6>
    48d2:	80 93 70 40 	sts	0x4070, r24	; 0x804070 <__DATA_REGION_ORIGIN__+0x70>
    48d6:	90 93 71 40 	sts	0x4071, r25	; 0x804071 <__DATA_REGION_ORIGIN__+0x71>
                workData.tstram.WCursorStatus = Ram.WCursorStatus;
    48da:	80 91 ab 42 	lds	r24, 0x42AB	; 0x8042ab <Ram+0x9>
    48de:	80 93 74 40 	sts	0x4074, r24	; 0x804074 <__DATA_REGION_ORIGIN__+0x74>
                
				workData.AppState |= 0x80;
    48e2:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    48e6:	80 68       	ori	r24, 0x80	; 128
    48e8:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    48ec:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    48f0:	8f 76       	andi	r24, 0x6F	; 111
    48f2:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    48f6:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    48f8:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    48fc:	99 24       	eor	r9, r9
    48fe:	93 94       	inc	r9
    4900:	90 92 16 0b 	sts	0x0B16, r9	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	    startTxD(n+2);
    }
    INLN void CRCSend(void* src, uint8_t n)
    {
		disableRxD();
	    memcpy(&buf[DATA_POS], src, n);
    4904:	a6 01       	movw	r20, r12
    4906:	60 e0       	ldi	r22, 0x00	; 0
    4908:	70 e4       	ldi	r23, 0x40	; 64
    490a:	88 e9       	ldi	r24, 0x98	; 152
    490c:	91 e4       	ldi	r25, 0x41	; 65
    490e:	0e 94 5a 32 	call	0x64b4	; 0x64b4 <memcpy>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4912:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    4916:	8f 76       	andi	r24, 0x6F	; 111
    4918:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    491c:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    491e:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    4922:	90 92 16 0b 	sts	0x0B16, r9	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    4926:	6f 2d       	mov	r22, r15
    4928:	87 e9       	ldi	r24, 0x97	; 151
    492a:	91 e4       	ldi	r25, 0x41	; 65
    492c:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    4930:	ef 2d       	mov	r30, r15
    4932:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    4934:	e9 56       	subi	r30, 0x69	; 105
    4936:	fe 4b       	sbci	r31, 0xBE	; 190
    4938:	80 83       	st	Z, r24
    493a:	91 83       	std	Z+1, r25	; 0x01
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    493c:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    4940:	8f 76       	andi	r24, 0x6F	; 111
    4942:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4946:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4948:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    494c:	90 92 16 0b 	sts	0x0B16, r9	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    4950:	e1 98       	cbi	0x1c, 1	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    4952:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    4956:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    4958:	90 92 41 04 	sts	0x0441, r9	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
		}
		UART.CTRLB |= USART_TXEN_bm;
    495c:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    4960:	80 64       	ori	r24, 0x40	; 64
    4962:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    4966:	e9 9a       	sbi	0x1d, 1	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    4968:	81 e0       	ldi	r24, 0x01	; 1
    496a:	80 93 96 42 	sts	0x4296, r24	; 0x804296 <serial1+0xff>
			Count = count;
    496e:	e0 92 97 42 	sts	0x4297, r14	; 0x804297 <serial1+0x100>
			UART.TXDATAL = buf[0];
    4972:	80 91 97 41 	lds	r24, 0x4197	; 0x804197 <serial1>
    4976:	80 93 22 08 	sts	0x0822, r24	; 0x800822 <__TEXT_REGION_LENGTH__+0x7e0822>
				Com.CRCSend(&workData, saveLen);
				workData.AppState &= ~0x80;
    497a:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    497e:	8f 77       	andi	r24, 0x7F	; 127
    4980:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
    4984:	d1 ce       	rjmp	.-606    	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
{
    bk.Cmd(&bk_callback);
}
static void RunCmd(void)
{
	switch (Com.buf[CMD_POS])
    4986:	85 3f       	cpi	r24, 0xF5	; 245
    4988:	09 f4       	brne	.+2      	; 0x498c <__DATA_REGION_LENGTH__+0x98c>
    498a:	1e c1       	rjmp	.+572    	; 0x4bc8 <__DATA_REGION_LENGTH__+0xbc8>
    498c:	08 f0       	brcs	.+2      	; 0x4990 <__DATA_REGION_LENGTH__+0x990>
    498e:	e2 c0       	rjmp	.+452    	; 0x4b54 <__DATA_REGION_LENGTH__+0xb54>
    4990:	8a 36       	cpi	r24, 0x6A	; 106
    4992:	09 f0       	breq	.+2      	; 0x4996 <__DATA_REGION_LENGTH__+0x996>
    4994:	c9 ce       	rjmp	.-622    	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
		break;
		case CMD_INFO:
		Com.CRCSend(ReadMetaData(&Com.buf[DATA_POS], Com.buf[DATA_POS], (Com.Count == HEADER_LEN+1+2+2)? *(uint16_t*)(&Com.buf[DATA_POS+1]): 0)+HEADER_LEN);
		break;
   		case CMD_ERAM_CLEAR:
			if (*(uint32_t*)(&Com.buf[DATA_POS]) == 0x12345678)
    4996:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <serial1+0x1>
    499a:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <serial1+0x2>
    499e:	a0 91 9a 41 	lds	r26, 0x419A	; 0x80419a <serial1+0x3>
    49a2:	b0 91 9b 41 	lds	r27, 0x419B	; 0x80419b <serial1+0x4>
    49a6:	88 37       	cpi	r24, 0x78	; 120
    49a8:	96 45       	sbci	r25, 0x56	; 86
    49aa:	a4 43       	sbci	r26, 0x34	; 52
    49ac:	b2 41       	sbci	r27, 0x12	; 18
    49ae:	09 f0       	breq	.+2      	; 0x49b2 <__DATA_REGION_LENGTH__+0x9b2>
    49b0:	bb ce       	rjmp	.-650    	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
			{
                wdt_disable();
    49b2:	88 ed       	ldi	r24, 0xD8	; 216
    49b4:	a8 95       	wdr
    49b6:	84 bf       	out	0x34, r24	; 52
    49b8:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    49bc:	80 7f       	andi	r24, 0xF0	; 240
    49be:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
	{
		PCS_1.OUTSET = 1 << bitCS1; 
	}		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    // Enable Double Speed: enabled 
    49c2:	81 e3       	ldi	r24, 0x31	; 49
    49c4:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   // Data Order Setting: disabled 
			| 1 << SPI_ENABLE_bp // Enable Module: enabled 
			| 1 << SPI_MASTER_bp // SPI module in master mode 
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    49c8:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
	}
	
	
	INLN void unlockAllBlock(void)
	{
		SetFeature(SPI_NAND_BLKLOCK_REG_ADDR,0);
    49cc:	0e 94 e3 15 	call	0x2bc6	; 0x2bc6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.11.constprop.20>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    49d0:	80 e1       	ldi	r24, 0x10	; 16
    49d2:	d8 2e       	mov	r13, r24

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    49d4:	96 e0       	ldi	r25, 0x06	; 6
    49d6:	c9 2e       	mov	r12, r25
	{
		writeEna();
		CS_on();
		uColAddrs c;
		c.col.col = NAND_REIS;
		uint8_t command_load[3] = {SPI_NAND_PROGRAM_LOAD_X1, c.B[1], c.B[0]};
    49d8:	22 e0       	ldi	r18, 0x02	; 2
    49da:	92 2e       	mov	r9, r18
    49dc:	30 e4       	ldi	r19, 0x40	; 64
    49de:	83 2e       	mov	r8, r19
	{
		init();
		unlockAllBlock();
		for(uint16_t b =0; b<NUM_BLOCKS; b++)
		{
			if (BlockEraseWithMarkBad(b))
    49e0:	b7 01       	movw	r22, r14
    49e2:	82 ea       	ldi	r24, 0xA2	; 162
    49e4:	92 e4       	ldi	r25, 0x42	; 66
    49e6:	0e 94 8c 18 	call	0x3118	; 0x3118 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE21BlockEraseWithMarkBadEj>
    49ea:	88 23       	and	r24, r24
    49ec:	09 f4       	brne	.+2      	; 0x49f0 <__DATA_REGION_LENGTH__+0x9f0>
    49ee:	70 c0       	rjmp	.+224    	; 0x4ad0 <__DATA_REGION_LENGTH__+0xad0>
			{
				uint16_t cb = (b+NUM_BLOCKS+0)%NUM_BLOCKS;
				reis_t z = {cb/256, cb%256};
    49f0:	cf 57       	subi	r28, 0x7F	; 127
    49f2:	df 4f       	sbci	r29, 0xFF	; 255
    49f4:	f8 82       	st	Y, r15
    49f6:	c1 58       	subi	r28, 0x81	; 129
    49f8:	d0 40       	sbci	r29, 0x00	; 0
    49fa:	ce 57       	subi	r28, 0x7E	; 126
    49fc:	df 4f       	sbci	r29, 0xFF	; 255
    49fe:	18 82       	st	Y, r1
    4a00:	c2 58       	subi	r28, 0x82	; 130
    4a02:	d0 40       	sbci	r29, 0x00	; 0
    4a04:	c7 01       	movw	r24, r14
    4a06:	99 27       	eor	r25, r25
    4a08:	cd 57       	subi	r28, 0x7D	; 125
    4a0a:	df 4f       	sbci	r29, 0xFF	; 255
    4a0c:	88 83       	st	Y, r24
    4a0e:	99 83       	std	Y+1, r25	; 0x01
    4a10:	c3 58       	subi	r28, 0x83	; 131
    4a12:	d0 40       	sbci	r29, 0x00	; 0
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    4a14:	d0 92 66 04 	sts	0x0466, r13	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    4a18:	c0 92 64 09 	sts	0x0964, r12	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    4a1c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    4a20:	87 ff       	sbrs	r24, 7
    4a22:	fc cf       	rjmp	.-8      	; 0x4a1c <__DATA_REGION_LENGTH__+0xa1c>
		return SPI.DATA;
    4a24:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    4a28:	d0 92 65 04 	sts	0x0465, r13	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    4a2c:	d0 92 66 04 	sts	0x0466, r13	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	{
		writeEna();
		CS_on();
		uColAddrs c;
		c.col.col = NAND_REIS;
		uint8_t command_load[3] = {SPI_NAND_PROGRAM_LOAD_X1, c.B[1], c.B[0]};
    4a30:	cb 57       	subi	r28, 0x7B	; 123
    4a32:	df 4f       	sbci	r29, 0xFF	; 255
    4a34:	98 82       	st	Y, r9
    4a36:	c5 58       	subi	r28, 0x85	; 133
    4a38:	d0 40       	sbci	r29, 0x00	; 0
    4a3a:	ca 57       	subi	r28, 0x7A	; 122
    4a3c:	df 4f       	sbci	r29, 0xFF	; 255
    4a3e:	d8 82       	st	Y, r13
    4a40:	c6 58       	subi	r28, 0x86	; 134
    4a42:	d0 40       	sbci	r29, 0x00	; 0
    4a44:	c9 57       	subi	r28, 0x79	; 121
    4a46:	df 4f       	sbci	r29, 0xFF	; 255
    4a48:	88 82       	st	Y, r8
    4a4a:	c7 58       	subi	r28, 0x87	; 135
    4a4c:	d0 40       	sbci	r29, 0x00	; 0
		SPI_write(command_load,3);
    4a4e:	63 e0       	ldi	r22, 0x03	; 3
    4a50:	70 e0       	ldi	r23, 0x00	; 0
    4a52:	ce 01       	movw	r24, r28
    4a54:	8b 57       	subi	r24, 0x7B	; 123
    4a56:	9f 4f       	sbci	r25, 0xFF	; 255
    4a58:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		SPI_write((uint8_t*)za, sizeof(reis_t));
    4a5c:	64 e0       	ldi	r22, 0x04	; 4
    4a5e:	70 e0       	ldi	r23, 0x00	; 0
    4a60:	ce 01       	movw	r24, r28
    4a62:	8f 57       	subi	r24, 0x7F	; 127
    4a64:	9f 4f       	sbci	r25, 0xFF	; 255
    4a66:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    4a6a:	d0 92 65 04 	sts	0x0465, r13	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    4a6e:	d0 92 66 04 	sts	0x0466, r13	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		SPI_write((uint8_t*)za, sizeof(reis_t));
		CS_off();
		CS_on();
		uRowAddrs a;
		a.row.page = 0;
		a.row.block=block;
    4a72:	c7 01       	movw	r24, r14
    4a74:	97 70       	andi	r25, 0x07	; 7
    4a76:	28 2f       	mov	r18, r24
    4a78:	22 95       	swap	r18
    4a7a:	22 0f       	add	r18, r18
    4a7c:	22 0f       	add	r18, r18
    4a7e:	20 7c       	andi	r18, 0xC0	; 192
    4a80:	38 2f       	mov	r19, r24
    4a82:	36 95       	lsr	r19
    4a84:	36 95       	lsr	r19
    4a86:	89 2f       	mov	r24, r25
    4a88:	82 95       	swap	r24
    4a8a:	88 0f       	add	r24, r24
    4a8c:	88 0f       	add	r24, r24
    4a8e:	80 7c       	andi	r24, 0xC0	; 192
    4a90:	92 fb       	bst	r25, 2
    4a92:	70 f8       	bld	r7, 0
		uint8_t cmdadr[4] = {SPI_NAND_PROGRAM_EXEC, a.B[2],a.B[1],a.B[0]};
    4a94:	d9 82       	std	Y+1, r13	; 0x01
    4a96:	7a 82       	std	Y+2, r7	; 0x02
    4a98:	83 2b       	or	r24, r19
    4a9a:	8b 83       	std	Y+3, r24	; 0x03
    4a9c:	2c 83       	std	Y+4, r18	; 0x04
		SPI_write(cmdadr,4);
    4a9e:	64 e0       	ldi	r22, 0x04	; 4
    4aa0:	70 e0       	ldi	r23, 0x00	; 0
    4aa2:	ce 01       	movw	r24, r28
    4aa4:	01 96       	adiw	r24, 0x01	; 1
    4aa6:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    4aaa:	d0 92 65 04 	sts	0x0465, r13	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		a.row.page = 0;
		a.row.block=block;
		uint8_t cmdadr[4] = {SPI_NAND_PROGRAM_EXEC, a.B[2],a.B[1],a.B[0]};
		SPI_write(cmdadr,4);
		CS_off();
		return waitRDY(10);
    4aae:	6a e0       	ldi	r22, 0x0A	; 10
    4ab0:	70 e0       	ldi	r23, 0x00	; 0
    4ab2:	8b ec       	ldi	r24, 0xCB	; 203
    4ab4:	93 e5       	ldi	r25, 0x53	; 83
    4ab6:	0e 94 61 15 	call	0x2ac2	; 0x2ac2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.10>
				uint16_t cb = (b+NUM_BLOCKS+0)%NUM_BLOCKS;
				reis_t z = {cb/256, cb%256};
				
				bool res = _writeReis(b,&z);
				
				if(!(res && ((lastStatus & SPI_NAND_PF) ==0))) markBadBlock(b);
    4aba:	88 23       	and	r24, r24
    4abc:	21 f0       	breq	.+8      	; 0x4ac6 <__DATA_REGION_LENGTH__+0xac6>
    4abe:	80 91 cb 53 	lds	r24, 0x53CB	; 0x8053cb <Ram+0x1129>
    4ac2:	83 ff       	sbrs	r24, 3
    4ac4:	05 c0       	rjmp	.+10     	; 0x4ad0 <__DATA_REGION_LENGTH__+0xad0>
    4ac6:	b7 01       	movw	r22, r14
    4ac8:	82 ea       	ldi	r24, 0xA2	; 162
    4aca:	92 e4       	ldi	r25, 0x42	; 66
    4acc:	0e 94 28 18 	call	0x3050	; 0x3050 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE12markBadBlockEj>
	}
	INLN void NAND_Format(void)
	{
		init();
		unlockAllBlock();
		for(uint16_t b =0; b<NUM_BLOCKS; b++)
    4ad0:	8f ef       	ldi	r24, 0xFF	; 255
    4ad2:	e8 1a       	sub	r14, r24
    4ad4:	f8 0a       	sbc	r15, r24
    4ad6:	e1 14       	cp	r14, r1
    4ad8:	98 e0       	ldi	r25, 0x08	; 8
    4ada:	f9 06       	cpc	r15, r25
    4adc:	09 f0       	breq	.+2      	; 0x4ae0 <__DATA_REGION_LENGTH__+0xae0>
    4ade:	80 cf       	rjmp	.-256    	; 0x49e0 <__DATA_REGION_LENGTH__+0x9e0>
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    4ae0:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    4ae4:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4ae8:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    4aec:	8f 76       	andi	r24, 0x6F	; 111
    4aee:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4af2:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4af4:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    4af8:	ff 24       	eor	r15, r15
    4afa:	f3 94       	inc	r15
    4afc:	f0 92 16 0b 	sts	0x0B16, r15	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    4b00:	65 e0       	ldi	r22, 0x05	; 5
    4b02:	87 e9       	ldi	r24, 0x97	; 151
    4b04:	91 e4       	ldi	r25, 0x41	; 65
    4b06:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <crc16>
    4b0a:	80 93 9c 41 	sts	0x419C, r24	; 0x80419c <serial1+0x5>
    4b0e:	90 93 9d 41 	sts	0x419D, r25	; 0x80419d <serial1+0x6>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4b12:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    4b16:	8f 76       	andi	r24, 0x6F	; 111
    4b18:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4b1c:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4b1e:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    4b22:	f0 92 16 0b 	sts	0x0B16, r15	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    4b26:	e1 98       	cbi	0x1c, 1	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    4b28:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    4b2c:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    4b2e:	f0 92 41 04 	sts	0x0441, r15	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
		}
		UART.CTRLB |= USART_TXEN_bm;
    4b32:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    4b36:	80 64       	ori	r24, 0x40	; 64
    4b38:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    4b3c:	e9 9a       	sbi	0x1d, 1	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    4b3e:	81 e0       	ldi	r24, 0x01	; 1
    4b40:	80 93 96 42 	sts	0x4296, r24	; 0x804296 <serial1+0xff>
			Count = count;
    4b44:	87 e0       	ldi	r24, 0x07	; 7
    4b46:	80 93 97 42 	sts	0x4297, r24	; 0x804297 <serial1+0x100>
			UART.TXDATAL = buf[0];
    4b4a:	80 91 97 41 	lds	r24, 0x4197	; 0x804197 <serial1>
    4b4e:	80 93 22 08 	sts	0x0822, r24	; 0x800822 <__TEXT_REGION_LENGTH__+0x7e0822>
    4b52:	5a c0       	rjmp	.+180    	; 0x4c08 <__DATA_REGION_LENGTH__+0xc08>
{
    bk.Cmd(&bk_callback);
}
static void RunCmd(void)
{
	switch (Com.buf[CMD_POS])
    4b54:	8a 3f       	cpi	r24, 0xFA	; 250
    4b56:	09 f4       	brne	.+2      	; 0x4b5a <__DATA_REGION_LENGTH__+0xb5a>
    4b58:	35 c1       	rjmp	.+618    	; 0x4dc4 <__DATA_REGION_LENGTH__+0xdc4>
    4b5a:	8d 3f       	cpi	r24, 0xFD	; 253
    4b5c:	09 f0       	breq	.+2      	; 0x4b60 <__DATA_REGION_LENGTH__+0xb60>
    4b5e:	e4 cd       	rjmp	.-1080   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
			}
		}
		break;
		case CMD_TURBO:
		{		
			uint8_t turbo = Com.buf[DATA_POS];
    4b60:	10 91 98 41 	lds	r17, 0x4198	; 0x804198 <serial1+0x1>
			
			if (turbo)
    4b64:	11 23       	and	r17, r17
    4b66:	09 f4       	brne	.+2      	; 0x4b6a <__DATA_REGION_LENGTH__+0xb6a>
    4b68:	63 c1       	rjmp	.+710    	; 0x4e30 <__DATA_REGION_LENGTH__+0xe30>
			{
				curTurbo = turbo;
    4b6a:	10 93 9c 42 	sts	0x429C, r17	; 0x80429c <_ZL8curTurbo>
				TurboTimer =  4;
    4b6e:	84 e0       	ldi	r24, 0x04	; 4
    4b70:	80 93 9e 42 	sts	0x429E, r24	; 0x80429e <_ZL10TurboTimer>
				if (turbo >= 3)
    4b74:	13 30       	cpi	r17, 0x03	; 3
    4b76:	b8 f0       	brcs	.+46     	; 0x4ba6 <__DATA_REGION_LENGTH__+0xba6>
	
	INLN void MAXInternalClock(void)
	{
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    4b78:	64 ea       	ldi	r22, 0xA4	; 164
    4b7a:	88 e6       	ldi	r24, 0x68	; 104
    4b7c:	90 e0       	ldi	r25, 0x00	; 0
    4b7e:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_FRQSEL_24M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		| 1 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);
		
		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    4b82:	60 e0       	ldi	r22, 0x00	; 0
    4b84:	80 e6       	ldi	r24, 0x60	; 96
    4b86:	90 e0       	ldi	r25, 0x00	; 0
    4b88:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK_MAX-1; /* Period: 0x100 */
    4b8c:	8f ef       	ldi	r24, 0xFF	; 255
    4b8e:	92 e0       	ldi	r25, 0x02	; 2
    4b90:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    4b94:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);		
    4b98:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    4b9c:	80 fd       	sbrc	r24, 0
    4b9e:	fc cf       	rjmp	.-8      	; 0x4b98 <__DATA_REGION_LENGTH__+0xb98>
				{
					Clock.MAXInternalClock();
					Clock.HiSpeedReady = true;
    4ba0:	81 e0       	ldi	r24, 0x01	; 1
    4ba2:	80 93 ce 53 	sts	0x53CE, r24	; 0x8053ce <Clock+0x2>
				}
			}
			else RestoreTurbo();
			
			switch (turbo)
    4ba6:	13 30       	cpi	r17, 0x03	; 3
    4ba8:	09 f4       	brne	.+2      	; 0x4bac <__DATA_REGION_LENGTH__+0xbac>
    4baa:	55 c1       	rjmp	.+682    	; 0x4e56 <__DATA_REGION_LENGTH__+0xe56>
    4bac:	08 f0       	brcs	.+2      	; 0x4bb0 <__DATA_REGION_LENGTH__+0xbb0>
    4bae:	45 c1       	rjmp	.+650    	; 0x4e3a <__DATA_REGION_LENGTH__+0xe3a>
			{
				case 1:
					Com.setBaud(500);
    4bb0:	84 ef       	ldi	r24, 0xF4	; 244
    4bb2:	91 e0       	ldi	r25, 0x01	; 1
					Clock.HiSpeedReady = true;
				}
			}
			else RestoreTurbo();
			
			switch (turbo)
    4bb4:	11 30       	cpi	r17, 0x01	; 1
    4bb6:	29 f0       	breq	.+10     	; 0x4bc2 <__DATA_REGION_LENGTH__+0xbc2>
			{
				case 1:
					Com.setBaud(500);
				break;
				case 2:
					Com.setBaud(1000);
    4bb8:	88 ee       	ldi	r24, 0xE8	; 232
    4bba:	93 e0       	ldi	r25, 0x03	; 3
					Clock.HiSpeedReady = true;
				}
			}
			else RestoreTurbo();
			
			switch (turbo)
    4bbc:	12 30       	cpi	r17, 0x02	; 2
    4bbe:	09 f0       	breq	.+2      	; 0x4bc2 <__DATA_REGION_LENGTH__+0xbc2>
    4bc0:	39 c1       	rjmp	.+626    	; 0x4e34 <__DATA_REGION_LENGTH__+0xe34>
				break;
				case 6:
					Com.setBaudMaxClock(3000);
				break;
				default:
					Com.setBaud(DEF_SPEED);
    4bc2:	0e 94 c7 14 	call	0x298e	; 0x298e <_ZN7usart_tILh1ELh0ELh255ELh1EE7setBaudEj.isra.4>
    4bc6:	b0 cd       	rjmp	.-1184   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
static void RunCmd(void)
{
	switch (Com.buf[CMD_POS])
	{
		case CMD_TIME_SYNC:
		if (Com.Count == HEADER_LEN + 4 + CRC_LEN)
    4bc8:	80 91 97 42 	lds	r24, 0x4297	; 0x804297 <serial1+0x100>
    4bcc:	87 30       	cpi	r24, 0x07	; 7
    4bce:	09 f0       	breq	.+2      	; 0x4bd2 <__DATA_REGION_LENGTH__+0xbd2>
    4bd0:	ab cd       	rjmp	.-1194   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
		{
			int32_t* wait_time = (int32_t*) &Com.buf[DATA_POS];
			wdt_disable();
    4bd2:	88 ed       	ldi	r24, 0xD8	; 216
    4bd4:	a8 95       	wdr
    4bd6:	84 bf       	out	0x34, r24	; 52
    4bd8:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    4bdc:	80 7f       	andi	r24, 0xF0	; 240
    4bde:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
			//setup sleep timer, stop all peripheral work, goto idle mode
			if (*wait_time == 0)
    4be2:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <serial1+0x1>
    4be6:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <serial1+0x2>
    4bea:	a0 91 9a 41 	lds	r26, 0x419A	; 0x80419a <serial1+0x3>
    4bee:	b0 91 9b 41 	lds	r27, 0x419B	; 0x80419b <serial1+0x4>
    4bf2:	89 2b       	or	r24, r25
    4bf4:	8a 2b       	or	r24, r26
    4bf6:	8b 2b       	or	r24, r27
    4bf8:	51 f4       	brne	.+20     	; 0x4c0e <__DATA_REGION_LENGTH__+0xc0e>
			{
				StandBy();
    4bfa:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <_ZL7StandByv>
				workData.AppState = APP_IDLE;  
    4bfe:	84 e0       	ldi	r24, 0x04	; 4
    4c00:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
                SaveState30ToEEP_Async();		
    4c04:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <_ZL22SaveState30ToEEP_Asyncv>
			if (*(uint32_t*)(&Com.buf[DATA_POS]) == 0x12345678)
			{
                wdt_disable();
				Ram.NAND_Format();				
				Com.CRCSend(HEADER_LEN+4);
                NAND_Check();                
    4c08:	0e 94 6d 30 	call	0x60da	; 0x60da <_Z10NAND_Checkv>
    4c0c:	8d cd       	rjmp	.-1254   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
   }
   
  
	INLN void resetTik(void)
	{
		TCA.SINGLE.CTRLA = 0;
    4c0e:	10 92 00 0a 	sts	0x0A00, r1	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		TCA.SINGLE.CNT = 0;
    4c12:	10 92 20 0a 	sts	0x0A20, r1	; 0x800a20 <__TEXT_REGION_LENGTH__+0x7e0a20>
    4c16:	10 92 21 0a 	sts	0x0A21, r1	; 0x800a21 <__TEXT_REGION_LENGTH__+0x7e0a21>
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    4c1a:	80 e4       	ldi	r24, 0x40	; 64
    4c1c:	80 93 cc 53 	sts	0x53CC, r24	; 0x8053cc <Clock>
		TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    4c20:	8f e8       	ldi	r24, 0x8F	; 143
    4c22:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
                //Ram.InitNewReis();
			}
			else
			{
				Clock.resetTik();
				workData.time = *wait_time;
    4c26:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <serial1+0x1>
    4c2a:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <serial1+0x2>
    4c2e:	a0 91 9a 41 	lds	r26, 0x419A	; 0x80419a <serial1+0x3>
    4c32:	b0 91 9b 41 	lds	r27, 0x419B	; 0x80419b <serial1+0x4>
    4c36:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    4c3a:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    4c3e:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    4c42:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
				if (workData.AppState > APP_DELAY)
    4c46:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    4c4a:	83 30       	cpi	r24, 0x03	; 3
    4c4c:	08 f4       	brcc	.+2      	; 0x4c50 <__DATA_REGION_LENGTH__+0xc50>
    4c4e:	64 c0       	rjmp	.+200    	; 0x4d18 <__DATA_REGION_LENGTH__+0xd18>
				{
					workData.AppState = APP_SET_TIME;
    4c50:	10 92 00 40 	sts	0x4000, r1	; 0x804000 <__DATA_REGION_ORIGIN__>
					StandBy();
    4c54:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <_ZL7StandByv>
}

static void SaveReisHistoryToEEP(ereis_t* reisNow)
{
    ereis_t r[4];
    memcpy(&r[1], &eep_reis_hist.reises[0], sizeof(ereis_t)*3);
    4c58:	88 e1       	ldi	r24, 0x18	; 24
    4c5a:	e0 e4       	ldi	r30, 0x40	; 64
    4c5c:	f4 e1       	ldi	r31, 0x14	; 20
    4c5e:	de 01       	movw	r26, r28
    4c60:	19 96       	adiw	r26, 0x09	; 9
    4c62:	01 90       	ld	r0, Z+
    4c64:	0d 92       	st	X+, r0
    4c66:	8a 95       	dec	r24
    4c68:	e1 f7       	brne	.-8      	; 0x4c62 <__DATA_REGION_LENGTH__+0xc62>
    r[0] = *reisNow;
    4c6a:	88 e0       	ldi	r24, 0x08	; 8
    4c6c:	ee ea       	ldi	r30, 0xAE	; 174
    4c6e:	f3 e5       	ldi	r31, 0x53	; 83
    4c70:	de 01       	movw	r26, r28
    4c72:	11 96       	adiw	r26, 0x01	; 1
    4c74:	01 90       	ld	r0, Z+
    4c76:	0d 92       	st	X+, r0
    4c78:	8a 95       	dec	r24
    4c7a:	e1 f7       	brne	.-8      	; 0x4c74 <__DATA_REGION_LENGTH__+0xc74>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    4c7c:	ef 99       	sbic	0x1d, 7	; 29
    4c7e:	48 c0       	rjmp	.+144    	; 0x4d10 <__DATA_REGION_LENGTH__+0xd10>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    4c80:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    4c82:	80 e2       	ldi	r24, 0x20	; 32
    4c84:	fe 01       	movw	r30, r28
    4c86:	31 96       	adiw	r30, 0x01	; 1
    4c88:	af ec       	ldi	r26, 0xCF	; 207
    4c8a:	b3 e5       	ldi	r27, 0x53	; 83
    4c8c:	01 90       	ld	r0, Z+
    4c8e:	0d 92       	st	X+, r0
    4c90:	8a 95       	dec	r24
    4c92:	e1 f7       	brne	.-8      	; 0x4c8c <__DATA_REGION_LENGTH__+0xc8c>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    4c94:	80 e4       	ldi	r24, 0x40	; 64
    4c96:	94 e1       	ldi	r25, 0x14	; 20
    4c98:	80 93 f1 53 	sts	0x53F1, r24	; 0x8053f1 <eep+0x22>
    4c9c:	90 93 f2 53 	sts	0x53F2, r25	; 0x8053f2 <eep+0x23>
		writeN = cnt;
    4ca0:	80 e2       	ldi	r24, 0x20	; 32
    4ca2:	80 93 ef 53 	sts	0x53EF, r24	; 0x8053ef <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4ca6:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4caa:	83 70       	andi	r24, 0x03	; 3
    4cac:	e1 f7       	brne	.-8      	; 0x4ca6 <__DATA_REGION_LENGTH__+0xca6>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    4cae:	8d e1       	ldi	r24, 0x1D	; 29
    4cb0:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    4cb4:	e0 91 f1 53 	lds	r30, 0x53F1	; 0x8053f1 <eep+0x22>
    4cb8:	f0 91 f2 53 	lds	r31, 0x53F2	; 0x8053f2 <eep+0x23>
    4cbc:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4cbe:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4cc2:	83 70       	andi	r24, 0x03	; 3
    4cc4:	e1 f7       	brne	.-8      	; 0x4cbe <__DATA_REGION_LENGTH__+0xcbe>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    4cc6:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    4cca:	82 e1       	ldi	r24, 0x12	; 18
    4ccc:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    4cd0:	80 e0       	ldi	r24, 0x00	; 0
    4cd2:	90 91 ef 53 	lds	r25, 0x53EF	; 0x8053ef <eep+0x20>
    4cd6:	89 17       	cp	r24, r25
    4cd8:	98 f4       	brcc	.+38     	; 0x4d00 <__DATA_REGION_LENGTH__+0xd00>
    4cda:	a0 91 f1 53 	lds	r26, 0x53F1	; 0x8053f1 <eep+0x22>
    4cde:	b0 91 f2 53 	lds	r27, 0x53F2	; 0x8053f2 <eep+0x23>
    4ce2:	9d 01       	movw	r18, r26
    4ce4:	2f 5f       	subi	r18, 0xFF	; 255
    4ce6:	3f 4f       	sbci	r19, 0xFF	; 255
    4ce8:	20 93 f1 53 	sts	0x53F1, r18	; 0x8053f1 <eep+0x22>
    4cec:	30 93 f2 53 	sts	0x53F2, r19	; 0x8053f2 <eep+0x23>
    4cf0:	e8 2f       	mov	r30, r24
    4cf2:	f0 e0       	ldi	r31, 0x00	; 0
    4cf4:	e1 53       	subi	r30, 0x31	; 49
    4cf6:	fc 4a       	sbci	r31, 0xAC	; 172
    4cf8:	90 81       	ld	r25, Z
    4cfa:	9c 93       	st	X, r25
    4cfc:	8f 5f       	subi	r24, 0xFF	; 255
    4cfe:	e9 cf       	rjmp	.-46     	; 0x4cd2 <__DATA_REGION_LENGTH__+0xcd2>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    4d00:	80 e0       	ldi	r24, 0x00	; 0
    4d02:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    4d06:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    4d08:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4d0c:	83 70       	andi	r24, 0x03	; 3
    4d0e:	e1 f7       	brne	.-8      	; 0x4d08 <__DATA_REGION_LENGTH__+0xd08>
				if (workData.AppState > APP_DELAY)
				{
					workData.AppState = APP_SET_TIME;
					StandBy();
                    SaveReisHistoryToEEP((ereis_t*) &Ram.LastReis);
                    Ram.InitNewReis();
    4d10:	82 ea       	ldi	r24, 0xA2	; 162
    4d12:	92 e4       	ldi	r25, 0x42	; 66
    4d14:	0e 94 c0 19 	call	0x3380	; 0x3380 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11InitNewReisEv>
}

// :    
static void ResetErrorsInEEP(void)
{
	eep_errors_t e = {0,0,0,DEFAULT_KADR,DEFAULT_KADR,0,0};
    4d18:	80 e1       	ldi	r24, 0x10	; 16
    4d1a:	e5 e8       	ldi	r30, 0x85	; 133
    4d1c:	f0 e4       	ldi	r31, 0x40	; 64
    4d1e:	de 01       	movw	r26, r28
    4d20:	11 96       	adiw	r26, 0x01	; 1
    4d22:	01 90       	ld	r0, Z+
    4d24:	0d 92       	st	X+, r0
    4d26:	8a 95       	dec	r24
    4d28:	e1 f7       	brne	.-8      	; 0x4d22 <__DATA_REGION_LENGTH__+0xd22>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    4d2a:	ef 99       	sbic	0x1d, 7	; 29
    4d2c:	48 c0       	rjmp	.+144    	; 0x4dbe <__DATA_REGION_LENGTH__+0xdbe>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    4d2e:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    4d30:	80 e1       	ldi	r24, 0x10	; 16
    4d32:	fe 01       	movw	r30, r28
    4d34:	31 96       	adiw	r30, 0x01	; 1
    4d36:	af ec       	ldi	r26, 0xCF	; 207
    4d38:	b3 e5       	ldi	r27, 0x53	; 83
    4d3a:	01 90       	ld	r0, Z+
    4d3c:	0d 92       	st	X+, r0
    4d3e:	8a 95       	dec	r24
    4d40:	e1 f7       	brne	.-8      	; 0x4d3a <__DATA_REGION_LENGTH__+0xd3a>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    4d42:	80 e1       	ldi	r24, 0x10	; 16
    4d44:	94 e1       	ldi	r25, 0x14	; 20
    4d46:	80 93 f1 53 	sts	0x53F1, r24	; 0x8053f1 <eep+0x22>
    4d4a:	90 93 f2 53 	sts	0x53F2, r25	; 0x8053f2 <eep+0x23>
		writeN = cnt;
    4d4e:	80 e1       	ldi	r24, 0x10	; 16
    4d50:	80 93 ef 53 	sts	0x53EF, r24	; 0x8053ef <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4d54:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4d58:	83 70       	andi	r24, 0x03	; 3
    4d5a:	e1 f7       	brne	.-8      	; 0x4d54 <__DATA_REGION_LENGTH__+0xd54>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    4d5c:	8c e1       	ldi	r24, 0x1C	; 28
    4d5e:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    4d62:	e0 91 f1 53 	lds	r30, 0x53F1	; 0x8053f1 <eep+0x22>
    4d66:	f0 91 f2 53 	lds	r31, 0x53F2	; 0x8053f2 <eep+0x23>
    4d6a:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4d6c:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4d70:	83 70       	andi	r24, 0x03	; 3
    4d72:	e1 f7       	brne	.-8      	; 0x4d6c <__DATA_REGION_LENGTH__+0xd6c>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    4d74:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    4d78:	82 e1       	ldi	r24, 0x12	; 18
    4d7a:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    4d7e:	80 e0       	ldi	r24, 0x00	; 0
    4d80:	90 91 ef 53 	lds	r25, 0x53EF	; 0x8053ef <eep+0x20>
    4d84:	89 17       	cp	r24, r25
    4d86:	98 f4       	brcc	.+38     	; 0x4dae <__DATA_REGION_LENGTH__+0xdae>
    4d88:	a0 91 f1 53 	lds	r26, 0x53F1	; 0x8053f1 <eep+0x22>
    4d8c:	b0 91 f2 53 	lds	r27, 0x53F2	; 0x8053f2 <eep+0x23>
    4d90:	9d 01       	movw	r18, r26
    4d92:	2f 5f       	subi	r18, 0xFF	; 255
    4d94:	3f 4f       	sbci	r19, 0xFF	; 255
    4d96:	20 93 f1 53 	sts	0x53F1, r18	; 0x8053f1 <eep+0x22>
    4d9a:	30 93 f2 53 	sts	0x53F2, r19	; 0x8053f2 <eep+0x23>
    4d9e:	e8 2f       	mov	r30, r24
    4da0:	f0 e0       	ldi	r31, 0x00	; 0
    4da2:	e1 53       	subi	r30, 0x31	; 49
    4da4:	fc 4a       	sbci	r31, 0xAC	; 172
    4da6:	90 81       	ld	r25, Z
    4da8:	9c 93       	st	X, r25
    4daa:	8f 5f       	subi	r24, 0xFF	; 255
    4dac:	e9 cf       	rjmp	.-46     	; 0x4d80 <__DATA_REGION_LENGTH__+0xd80>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    4dae:	80 e0       	ldi	r24, 0x00	; 0
    4db0:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    4db4:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    4db6:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4dba:	83 70       	andi	r24, 0x03	; 3
    4dbc:	e1 f7       	brne	.-8      	; 0x4db6 <__DATA_REGION_LENGTH__+0xdb6>
					StandBy();
                    SaveReisHistoryToEEP((ereis_t*) &Ram.LastReis);
                    Ram.InitNewReis();
				}
				ResetErrorsInEEP();
                SaveState30ToEEP_Async();		
    4dbe:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <_ZL22SaveState30ToEEP_Asyncv>
    4dc2:	b2 cc       	rjmp	.-1692   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
			}
		}
		break;
		case CMD_BEACON:
		if (Com.Count == HEADER_LEN + 4 + CRC_LEN)
    4dc4:	80 91 97 42 	lds	r24, 0x4297	; 0x804297 <serial1+0x100>
    4dc8:	87 30       	cpi	r24, 0x07	; 7
    4dca:	09 f0       	breq	.+2      	; 0x4dce <__DATA_REGION_LENGTH__+0xdce>
    4dcc:	ad cc       	rjmp	.-1702   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
   }
   
  
	INLN void resetTik(void)
	{
		TCA.SINGLE.CTRLA = 0;
    4dce:	10 92 00 0a 	sts	0x0A00, r1	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		TCA.SINGLE.CNT = 0;
    4dd2:	10 92 20 0a 	sts	0x0A20, r1	; 0x800a20 <__TEXT_REGION_LENGTH__+0x7e0a20>
    4dd6:	10 92 21 0a 	sts	0x0A21, r1	; 0x800a21 <__TEXT_REGION_LENGTH__+0x7e0a21>
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    4dda:	80 e4       	ldi	r24, 0x40	; 64
    4ddc:	80 93 cc 53 	sts	0x53CC, r24	; 0x8053cc <Clock>
		TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    4de0:	8f e8       	ldi	r24, 0x8F	; 143
    4de2:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		{
			Clock.resetTik();
			workData.time =  *(int32_t*)(&Com.buf[DATA_POS]);
    4de6:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <serial1+0x1>
    4dea:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <serial1+0x2>
    4dee:	a0 91 9a 41 	lds	r26, 0x419A	; 0x80419a <serial1+0x3>
    4df2:	b0 91 9b 41 	lds	r27, 0x419B	; 0x80419b <serial1+0x4>
    4df6:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    4dfa:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    4dfe:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    4e02:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
			//               
			if (workData.AppState != APP_WORK)
    4e06:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    4e0a:	83 30       	cpi	r24, 0x03	; 3
    4e0c:	09 f4       	brne	.+2      	; 0x4e10 <__DATA_REGION_LENGTH__+0xe10>
    4e0e:	8c cc       	rjmp	.-1768   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
			{
				workData.AppState = APP_WORK;
    4e10:	83 e0       	ldi	r24, 0x03	; 3
    4e12:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
				WakeUp();
    4e16:	0e 94 04 16 	call	0x2c08	; 0x2c08 <_ZL6WakeUpv>
		deinit();
		return res;
	}
	INLN void ResetPageBase(void) 
	{
		if (!WCursorStatus) InitNewReis();
    4e1a:	80 91 ab 42 	lds	r24, 0x42AB	; 0x8042ab <Ram+0x9>
    4e1e:	81 11       	cpse	r24, r1
    4e20:	04 c0       	rjmp	.+8      	; 0x4e2a <__DATA_REGION_LENGTH__+0xe2a>
    4e22:	82 ea       	ldi	r24, 0xA2	; 162
    4e24:	92 e4       	ldi	r25, 0x42	; 66
    4e26:	0e 94 c0 19 	call	0x3380	; 0x3380 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE11InitNewReisEv>
		WCursorStatus = false;
    4e2a:	10 92 ab 42 	sts	0x42AB, r1	; 0x8042ab <Ram+0x9>
    4e2e:	7c cc       	rjmp	.-1800   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
				{
					Clock.MAXInternalClock();
					Clock.HiSpeedReady = true;
				}
			}
			else RestoreTurbo();
    4e30:	0e 94 a8 14 	call	0x2950	; 0x2950 <_ZL12RestoreTurbov>
				break;
				case 6:
					Com.setBaudMaxClock(3000);
				break;
				default:
					Com.setBaud(DEF_SPEED);
    4e34:	8d e7       	ldi	r24, 0x7D	; 125
    4e36:	90 e0       	ldi	r25, 0x00	; 0
    4e38:	c4 ce       	rjmp	.-632    	; 0x4bc2 <__DATA_REGION_LENGTH__+0xbc2>
					Clock.HiSpeedReady = true;
				}
			}
			else RestoreTurbo();
			
			switch (turbo)
    4e3a:	14 30       	cpi	r17, 0x04	; 4
    4e3c:	11 f1       	breq	.+68     	; 0x4e82 <__DATA_REGION_LENGTH__+0xe82>
				if (baud < 64) return false;
				
				X2=1;
			}
			
			UART.BAUD = baud;
    4e3e:	80 e4       	ldi	r24, 0x40	; 64
    4e40:	90 e0       	ldi	r25, 0x00	; 0
    4e42:	16 30       	cpi	r17, 0x06	; 6
    4e44:	b9 f7       	brne	.-18     	; 0x4e34 <__DATA_REGION_LENGTH__+0xe34>
    4e46:	80 93 28 08 	sts	0x0828, r24	; 0x800828 <__TEXT_REGION_LENGTH__+0x7e0828>
    4e4a:	90 93 29 08 	sts	0x0829, r25	; 0x800829 <__TEXT_REGION_LENGTH__+0x7e0829>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
    4e4e:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    4e52:	82 60       	ori	r24, 0x02	; 2
    4e54:	09 c0       	rjmp	.+18     	; 0x4e68 <__DATA_REGION_LENGTH__+0xe68>
				if (baud < 64) return false;
				
				X2=1;
			}
			
			UART.BAUD = baud;
    4e56:	80 e4       	ldi	r24, 0x40	; 64
    4e58:	90 e0       	ldi	r25, 0x00	; 0
    4e5a:	80 93 28 08 	sts	0x0828, r24	; 0x800828 <__TEXT_REGION_LENGTH__+0x7e0828>
    4e5e:	90 93 29 08 	sts	0x0829, r25	; 0x800829 <__TEXT_REGION_LENGTH__+0x7e0829>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
			else UART.CTRLB &= ~(0x03<<1);
    4e62:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    4e66:	89 7f       	andi	r24, 0xF9	; 249
				X2=1;
			}
			
			UART.BAUD = baud;

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
    4e68:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
			else UART.CTRLB &= ~(0x03<<1);

			//#ifndef NOINT_UART            //1024
			TB.CCMP = (fbaudDiv1000 >= 500) ? 3*1024 : 35*(24000000/1e3)/fbaudDiv1000;
    4e6c:	80 e0       	ldi	r24, 0x00	; 0
    4e6e:	9c e0       	ldi	r25, 0x0C	; 12
    4e70:	80 93 1c 0b 	sts	0x0B1C, r24	; 0x800b1c <__TEXT_REGION_LENGTH__+0x7e0b1c>
    4e74:	90 93 1d 0b 	sts	0x0B1D, r25	; 0x800b1d <__TEXT_REGION_LENGTH__+0x7e0b1d>
			TB.CNT = 0;
    4e78:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    4e7c:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
    4e80:	53 cc       	rjmp	.-1882   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
				if (baud < 64) return false;
				
				X2=1;
			}
			
			UART.BAUD = baud;
    4e82:	80 e6       	ldi	r24, 0x60	; 96
    4e84:	90 e0       	ldi	r25, 0x00	; 0
    4e86:	df cf       	rjmp	.-66     	; 0x4e46 <__DATA_REGION_LENGTH__+0xe46>
				break;
			}
		}
		break;
		case CMD_BOOT:
		if (*(uint32_t*)(&Com.buf[DATA_POS]) == 0x12345678)
    4e88:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <serial1+0x1>
    4e8c:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <serial1+0x2>
    4e90:	a0 91 9a 41 	lds	r26, 0x419A	; 0x80419a <serial1+0x3>
    4e94:	b0 91 9b 41 	lds	r27, 0x419B	; 0x80419b <serial1+0x4>
    4e98:	88 37       	cpi	r24, 0x78	; 120
    4e9a:	96 45       	sbci	r25, 0x56	; 86
    4e9c:	a4 43       	sbci	r26, 0x34	; 52
    4e9e:	b2 41       	sbci	r27, 0x12	; 18
    4ea0:	09 f0       	breq	.+2      	; 0x4ea4 <__DATA_REGION_LENGTH__+0xea4>
    4ea2:	42 cc       	rjmp	.-1916   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
		{
			cli();	
    4ea4:	f8 94       	cli
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    4ea6:	ef 99       	sbic	0x1d, 7	; 29
    4ea8:	41 c0       	rjmp	.+130    	; 0x4f2c <__DATA_REGION_LENGTH__+0xf2c>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    4eaa:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    4eac:	10 92 cf 53 	sts	0x53CF, r1	; 0x8053cf <eep>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    4eb0:	80 e0       	ldi	r24, 0x00	; 0
    4eb2:	94 e1       	ldi	r25, 0x14	; 20
    4eb4:	80 93 f1 53 	sts	0x53F1, r24	; 0x8053f1 <eep+0x22>
    4eb8:	90 93 f2 53 	sts	0x53F2, r25	; 0x8053f2 <eep+0x23>
		writeN = cnt;
    4ebc:	81 e0       	ldi	r24, 0x01	; 1
    4ebe:	80 93 ef 53 	sts	0x53EF, r24	; 0x8053ef <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4ec2:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4ec6:	83 70       	andi	r24, 0x03	; 3
    4ec8:	e1 f7       	brne	.-8      	; 0x4ec2 <__DATA_REGION_LENGTH__+0xec2>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    4eca:	89 e1       	ldi	r24, 0x19	; 25
    4ecc:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    4ed0:	e0 91 f1 53 	lds	r30, 0x53F1	; 0x8053f1 <eep+0x22>
    4ed4:	f0 91 f2 53 	lds	r31, 0x53F2	; 0x8053f2 <eep+0x23>
    4ed8:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4eda:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4ede:	83 70       	andi	r24, 0x03	; 3
    4ee0:	e1 f7       	brne	.-8      	; 0x4eda <__DATA_REGION_LENGTH__+0xeda>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    4ee2:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    4ee6:	82 e1       	ldi	r24, 0x12	; 18
    4ee8:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    4eec:	80 e0       	ldi	r24, 0x00	; 0
    4eee:	90 91 ef 53 	lds	r25, 0x53EF	; 0x8053ef <eep+0x20>
    4ef2:	89 17       	cp	r24, r25
    4ef4:	98 f4       	brcc	.+38     	; 0x4f1c <__DATA_REGION_LENGTH__+0xf1c>
    4ef6:	a0 91 f1 53 	lds	r26, 0x53F1	; 0x8053f1 <eep+0x22>
    4efa:	b0 91 f2 53 	lds	r27, 0x53F2	; 0x8053f2 <eep+0x23>
    4efe:	9d 01       	movw	r18, r26
    4f00:	2f 5f       	subi	r18, 0xFF	; 255
    4f02:	3f 4f       	sbci	r19, 0xFF	; 255
    4f04:	20 93 f1 53 	sts	0x53F1, r18	; 0x8053f1 <eep+0x22>
    4f08:	30 93 f2 53 	sts	0x53F2, r19	; 0x8053f2 <eep+0x23>
    4f0c:	e8 2f       	mov	r30, r24
    4f0e:	f0 e0       	ldi	r31, 0x00	; 0
    4f10:	e1 53       	subi	r30, 0x31	; 49
    4f12:	fc 4a       	sbci	r31, 0xAC	; 172
    4f14:	90 81       	ld	r25, Z
    4f16:	9c 93       	st	X, r25
    4f18:	8f 5f       	subi	r24, 0xFF	; 255
    4f1a:	e9 cf       	rjmp	.-46     	; 0x4eee <__DATA_REGION_LENGTH__+0xeee>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    4f1c:	80 e0       	ldi	r24, 0x00	; 0
    4f1e:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <ccp_write_spm.constprop.23>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    4f22:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    4f24:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4f28:	83 70       	andi	r24, 0x03	; 3
    4f2a:	e1 f7       	brne	.-8      	; 0x4f24 <__DATA_REGION_LENGTH__+0xf24>
            eep.Save(0, (uint8_t*)"\0",1);
			ccp_write_io((void *)&RSTCTRL.SWRR, 1);
    4f2c:	61 e0       	ldi	r22, 0x01	; 1
    4f2e:	81 e4       	ldi	r24, 0x41	; 65
    4f30:	90 e0       	ldi	r25, 0x00	; 0
    4f32:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
    4f36:	f8 cb       	rjmp	.-2064   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
	{
		PCS_1.OUTSET = 1 << bitCS1; 
	}		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    // Enable Double Speed: enabled 
    4f38:	81 e3       	ldi	r24, 0x31	; 49
    4f3a:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   // Data Order Setting: disabled 
			| 1 << SPI_ENABLE_bp // Enable Module: enabled 
			| 1 << SPI_MASTER_bp // SPI module in master mode 
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    4f3e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		}
		return true;
	}	
	INLN bool initRCursorAndBeginPageRead(ram_read_t* rr)
	{
		rlen = rr->len;
    4f42:	80 91 9c 41 	lds	r24, 0x419C	; 0x80419c <serial1+0x5>
    4f46:	90 91 9d 41 	lds	r25, 0x419D	; 0x80419d <serial1+0x6>
    4f4a:	a0 91 9e 41 	lds	r26, 0x419E	; 0x80419e <serial1+0x7>
    4f4e:	b0 91 9f 41 	lds	r27, 0x419F	; 0x80419f <serial1+0x8>
    4f52:	80 93 b8 53 	sts	0x53B8, r24	; 0x8053b8 <Ram+0x1116>
    4f56:	90 93 b9 53 	sts	0x53B9, r25	; 0x8053b9 <Ram+0x1117>
    4f5a:	a0 93 ba 53 	sts	0x53BA, r26	; 0x8053ba <Ram+0x1118>
    4f5e:	b0 93 bb 53 	sts	0x53BB, r27	; 0x8053bb <Ram+0x1119>
		if (rlogadr == rr->addr)
    4f62:	c0 90 98 41 	lds	r12, 0x4198	; 0x804198 <serial1+0x1>
    4f66:	d0 90 99 41 	lds	r13, 0x4199	; 0x804199 <serial1+0x2>
    4f6a:	e0 90 9a 41 	lds	r14, 0x419A	; 0x80419a <serial1+0x3>
    4f6e:	f0 90 9b 41 	lds	r15, 0x419B	; 0x80419b <serial1+0x4>
    4f72:	80 91 c1 53 	lds	r24, 0x53C1	; 0x8053c1 <Ram+0x111f>
    4f76:	90 91 c2 53 	lds	r25, 0x53C2	; 0x8053c2 <Ram+0x1120>
    4f7a:	a0 91 c3 53 	lds	r26, 0x53C3	; 0x8053c3 <Ram+0x1121>
    4f7e:	b0 91 c4 53 	lds	r27, 0x53C4	; 0x8053c4 <Ram+0x1122>
    4f82:	8c 15       	cp	r24, r12
    4f84:	9d 05       	cpc	r25, r13
    4f86:	ae 05       	cpc	r26, r14
    4f88:	bf 05       	cpc	r27, r15
    4f8a:	09 f0       	breq	.+2      	; 0x4f8e <__DATA_REGION_LENGTH__+0xf8e>
    4f8c:	5b c1       	rjmp	.+694    	; 0x5244 <__DATA_REGION_LENGTH__+0x1244>
		{
			if (rcol == PAGE_DATA_SIZE)
    4f8e:	80 91 bc 53 	lds	r24, 0x53BC	; 0x8053bc <Ram+0x111a>
    4f92:	90 91 bd 53 	lds	r25, 0x53BD	; 0x8053bd <Ram+0x111b>
    4f96:	81 15       	cp	r24, r1
    4f98:	90 41       	sbci	r25, 0x10	; 16
    4f9a:	69 f4       	brne	.+26     	; 0x4fb6 <__DATA_REGION_LENGTH__+0xfb6>
			{
				//next page block
				if (!NextPageBlock()) return false;
    4f9c:	82 ea       	ldi	r24, 0xA2	; 162
    4f9e:	92 e4       	ldi	r25, 0x42	; 66
    4fa0:	0e 94 15 1d 	call	0x3a2a	; 0x3a2a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv>
    4fa4:	88 23       	and	r24, r24
    4fa6:	09 f4       	brne	.+2      	; 0x4faa <__DATA_REGION_LENGTH__+0xfaa>
    4fa8:	0d c2       	rjmp	.+1050   	; 0x53c4 <__DATA_REGION_LENGTH__+0x13c4>
			if (z.reis != rreis.reis) return false;
			if (z.block > rLogBlock ) return false;
			if (z.block == rreis.block)
			{
				raddr.page = rpage;
				BeginPageRead(&raddr);
    4faa:	6e eb       	ldi	r22, 0xBE	; 190
    4fac:	73 e5       	ldi	r23, 0x53	; 83
    4fae:	82 ea       	ldi	r24, 0xA2	; 162
    4fb0:	92 e4       	ldi	r25, 0x42	; 66
    4fb2:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs>
	INLN void readAndSendUart(uint8_t* rd)
	{
		init();
		if (initRCursorAndBeginPageRead((ram_read_t*)rd))
		{
			loadCol kl = {.col = rcol % PAGE_DATA_SIZE};
    4fb6:	80 91 bc 53 	lds	r24, 0x53BC	; 0x8053bc <Ram+0x111a>
    4fba:	90 91 bd 53 	lds	r25, 0x53BD	; 0x8053bd <Ram+0x111b>
    4fbe:	9f 70       	andi	r25, 0x0F	; 15
		return false;
	}
	INLN void BeginCacheRead(loadCol* col)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    4fc0:	1b 82       	std	Y+3, r1	; 0x03
    4fc2:	1c 82       	std	Y+4, r1	; 0x04
    4fc4:	23 e0       	ldi	r18, 0x03	; 3
    4fc6:	29 83       	std	Y+1, r18	; 0x01
    4fc8:	9a 83       	std	Y+2, r25	; 0x02
    4fca:	8b 83       	std	Y+3, r24	; 0x03
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    4fcc:	80 e1       	ldi	r24, 0x10	; 16
    4fce:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void BeginCacheRead(loadCol* col)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    4fd2:	64 e0       	ldi	r22, 0x04	; 4
    4fd4:	70 e0       	ldi	r23, 0x00	; 0
    4fd6:	ce 01       	movw	r24, r28
    4fd8:	01 96       	adiw	r24, 0x01	; 1
    4fda:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
	{
		CS_off();
	}
	INLN void InitFirstChunk(uint16_t* chunk)
	{
		uint16_t toendpageCount = PAGE_DATA_SIZE- rcol;
    4fde:	20 91 bc 53 	lds	r18, 0x53BC	; 0x8053bc <Ram+0x111a>
    4fe2:	30 91 bd 53 	lds	r19, 0x53BD	; 0x8053bd <Ram+0x111b>
		*chunk = (rlen <= toendpageCount) ? rlen : toendpageCount;
    4fe6:	40 91 b8 53 	lds	r20, 0x53B8	; 0x8053b8 <Ram+0x1116>
    4fea:	50 91 b9 53 	lds	r21, 0x53B9	; 0x8053b9 <Ram+0x1117>
    4fee:	60 91 ba 53 	lds	r22, 0x53BA	; 0x8053ba <Ram+0x1118>
    4ff2:	70 91 bb 53 	lds	r23, 0x53BB	; 0x8053bb <Ram+0x1119>
	{
		CS_off();
	}
	INLN void InitFirstChunk(uint16_t* chunk)
	{
		uint16_t toendpageCount = PAGE_DATA_SIZE- rcol;
    4ff6:	80 e0       	ldi	r24, 0x00	; 0
    4ff8:	90 e1       	ldi	r25, 0x10	; 16
    4ffa:	82 1b       	sub	r24, r18
    4ffc:	93 0b       	sbc	r25, r19
		*chunk = (rlen <= toendpageCount) ? rlen : toendpageCount;
    4ffe:	b0 e0       	ldi	r27, 0x00	; 0
    5000:	a0 e0       	ldi	r26, 0x00	; 0
    5002:	48 17       	cp	r20, r24
    5004:	59 07       	cpc	r21, r25
    5006:	6a 07       	cpc	r22, r26
    5008:	7b 07       	cpc	r23, r27
    500a:	10 f4       	brcc	.+4      	; 0x5010 <__DATA_REGION_LENGTH__+0x1010>
    500c:	db 01       	movw	r26, r22
    500e:	ca 01       	movw	r24, r20
    5010:	7c 01       	movw	r14, r24
		rlen -= *chunk;
    5012:	48 1b       	sub	r20, r24
    5014:	59 0b       	sbc	r21, r25
    5016:	6a 0b       	sbc	r22, r26
    5018:	7b 0b       	sbc	r23, r27
    501a:	40 93 b8 53 	sts	0x53B8, r20	; 0x8053b8 <Ram+0x1116>
    501e:	50 93 b9 53 	sts	0x53B9, r21	; 0x8053b9 <Ram+0x1117>
    5022:	60 93 ba 53 	sts	0x53BA, r22	; 0x8053ba <Ram+0x1118>
    5026:	70 93 bb 53 	sts	0x53BB, r23	; 0x8053bb <Ram+0x1119>
		rlogadr += *chunk;
    502a:	40 91 c1 53 	lds	r20, 0x53C1	; 0x8053c1 <Ram+0x111f>
    502e:	50 91 c2 53 	lds	r21, 0x53C2	; 0x8053c2 <Ram+0x1120>
    5032:	60 91 c3 53 	lds	r22, 0x53C3	; 0x8053c3 <Ram+0x1121>
    5036:	70 91 c4 53 	lds	r23, 0x53C4	; 0x8053c4 <Ram+0x1122>
    503a:	48 0f       	add	r20, r24
    503c:	59 1f       	adc	r21, r25
    503e:	6a 1f       	adc	r22, r26
    5040:	7b 1f       	adc	r23, r27
    5042:	40 93 c1 53 	sts	0x53C1, r20	; 0x8053c1 <Ram+0x111f>
    5046:	50 93 c2 53 	sts	0x53C2, r21	; 0x8053c2 <Ram+0x1120>
    504a:	60 93 c3 53 	sts	0x53C3, r22	; 0x8053c3 <Ram+0x1121>
    504e:	70 93 c4 53 	sts	0x53C4, r23	; 0x8053c4 <Ram+0x1122>
		rcol += *chunk;
    5052:	82 0f       	add	r24, r18
    5054:	93 1f       	adc	r25, r19
    5056:	80 93 bc 53 	sts	0x53BC, r24	; 0x8053bc <Ram+0x111a>
    505a:	90 93 bd 53 	sts	0x53BD, r25	; 0x8053bd <Ram+0x111b>
		if (rcol > PAGE_DATA_SIZE)
    505e:	81 30       	cpi	r24, 0x01	; 1
    5060:	90 41       	sbci	r25, 0x10	; 16
    5062:	48 f0       	brcs	.+18     	; 0x5076 <__DATA_REGION_LENGTH__+0x1076>
		{
			//Indicator.SetCriticalError2();
           if (Callback != NULL) Callback(NAND_BAD_RCOL_1);
    5064:	e0 91 a2 42 	lds	r30, 0x42A2	; 0x8042a2 <Ram>
    5068:	f0 91 a3 42 	lds	r31, 0x42A3	; 0x8042a3 <Ram+0x1>
    506c:	30 97       	sbiw	r30, 0x00	; 0
    506e:	19 f0       	breq	.+6      	; 0x5076 <__DATA_REGION_LENGTH__+0x1076>
    5070:	82 e0       	ldi	r24, 0x02	; 2
    5072:	90 e0       	ldi	r25, 0x00	; 0
    5074:	09 95       	icall
			BeginCacheRead(&kl);
			
			uint16_t chunk;// = ((ram_read_t*)rd)->len;
			uint16_t crc = 0xFFFF;
			InitFirstChunk(&chunk);
			if (!Clock.HiSpeedReady)
    5076:	80 91 ce 53 	lds	r24, 0x53CE	; 0x8053ce <Clock+0x2>
    507a:	81 11       	cpse	r24, r1
    507c:	21 c0       	rjmp	.+66     	; 0x50c0 <__DATA_REGION_LENGTH__+0x10c0>
	
	INLN void MAXInternalClock(void)
	{
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    507e:	64 ea       	ldi	r22, 0xA4	; 164
    5080:	88 e6       	ldi	r24, 0x68	; 104
    5082:	90 e0       	ldi	r25, 0x00	; 0
    5084:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_FRQSEL_24M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		| 1 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);
		
		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    5088:	60 e0       	ldi	r22, 0x00	; 0
    508a:	80 e6       	ldi	r24, 0x60	; 96
    508c:	90 e0       	ldi	r25, 0x00	; 0
    508e:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK_MAX-1; /* Period: 0x100 */
    5092:	8f ef       	ldi	r24, 0xFF	; 255
    5094:	92 e0       	ldi	r25, 0x02	; 2
    5096:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    509a:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);		
    509e:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    50a2:	80 fd       	sbrc	r24, 0
    50a4:	fc cf       	rjmp	.-8      	; 0x509e <__DATA_REGION_LENGTH__+0x109e>
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << (PINS + 3);
	}
	INLN bool setBaud_MAXFSPU(void)
	{
		UART.BAUD = UART.BAUD * (24000000/F_CPU);
    50a6:	20 91 28 08 	lds	r18, 0x0828	; 0x800828 <__TEXT_REGION_LENGTH__+0x7e0828>
    50aa:	30 91 29 08 	lds	r19, 0x0829	; 0x800829 <__TEXT_REGION_LENGTH__+0x7e0829>
    50ae:	c9 01       	movw	r24, r18
    50b0:	88 0f       	add	r24, r24
    50b2:	99 1f       	adc	r25, r25
    50b4:	82 0f       	add	r24, r18
    50b6:	93 1f       	adc	r25, r19
    50b8:	80 93 28 08 	sts	0x0828, r24	; 0x800828 <__TEXT_REGION_LENGTH__+0x7e0828>
    50bc:	90 93 29 08 	sts	0x0829, r25	; 0x800829 <__TEXT_REGION_LENGTH__+0x7e0829>
	    memcpy(&buf[DATA_POS], src, n);
	    CRCSend(n+HEADER_LEN);
	}//*/
	INLN void noIntMode(void)
	{
		UART.CTRLA &= ~(
    50c0:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    50c4:	8f 71       	andi	r24, 0x1F	; 31
    50c6:	80 93 25 08 	sts	0x0825, r24	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    50ca:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    50ce:	8f 76       	andi	r24, 0x6F	; 111
    50d0:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    50d4:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    50d6:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    50da:	81 e0       	ldi	r24, 0x01	; 1
    50dc:	80 93 16 0b 	sts	0x0B16, r24	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    50e0:	90 91 25 08 	lds	r25, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    50e4:	93 ff       	sbrs	r25, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    50e6:	80 93 41 04 	sts	0x0441, r24	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
		}
		UART.CTRLB |= USART_TXEN_bm;
    50ea:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    50ee:	80 64       	ori	r24, 0x40	; 64
    50f0:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
				RUart.setBaud_MAXFSPU();				
			}
			RUart.noIntMode();
			RUart.disableRxD();
			RUart.enableTxD();			
			RUart.write(RUart.buf[0]);
    50f4:	60 91 97 41 	lds	r22, 0x4197	; 0x804197 <serial1>
		while (!(UART.STATUS & USART_TXCIF_bm));
		//UART.STATUS = USART_TXCIF_bm;
	}
	INLN void write(const uint8_t data)
	{
		UART.TXDATAL = data;
    50f8:	60 93 22 08 	sts	0x0822, r22	; 0x800822 <__TEXT_REGION_LENGTH__+0x7e0822>
		UART.STATUS = USART_TXCIF_bm;
    50fc:	80 e4       	ldi	r24, 0x40	; 64
    50fe:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
		while (!(UART.STATUS & USART_DREIF_bm));
    5102:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
    5106:	85 ff       	sbrs	r24, 5
    5108:	fc cf       	rjmp	.-8      	; 0x5102 <__DATA_REGION_LENGTH__+0x1102>
			SPI.DATA = 0;
    510a:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			crc = crc16next(crc, RUart.buf[0]);
    510e:	8f ef       	ldi	r24, 0xFF	; 255
    5110:	9f ef       	ldi	r25, 0xFF	; 255
    5112:	0e 94 04 13 	call	0x2608	; 0x2608 <crc16next>
    5116:	6c 01       	movw	r12, r24
	}
	INLN void writeFast(const uint8_t data)
	{
		UART.TXDATAL = data;
		UART.STATUS = USART_TXCIF_bm;
    5118:	50 e4       	ldi	r21, 0x40	; 64
    511a:	65 2e       	mov	r6, r21
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    511c:	10 e1       	ldi	r17, 0x10	; 16
		return false;
	}
	INLN void BeginCacheRead(loadCol* col)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    511e:	03 e0       	ldi	r16, 0x03	; 3
			#endif
			do
			{
				do{
					//SPI.INTFLAGS;
					while (!(SPI.INTFLAGS & SPI_IF_bm));
    5120:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5124:	87 ff       	sbrs	r24, 7
    5126:	fc cf       	rjmp	.-8      	; 0x5120 <__DATA_REGION_LENGTH__+0x1120>
					uint8_t d = SPI.DATA;
    5128:	60 91 64 09 	lds	r22, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
					SPI.DATA = 0;
    512c:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		UART.STATUS = USART_TXCIF_bm;
		while (!(UART.STATUS & USART_DREIF_bm));
	}
	INLN void writeFast(const uint8_t data)
	{
		UART.TXDATAL = data;
    5130:	60 93 22 08 	sts	0x0822, r22	; 0x800822 <__TEXT_REGION_LENGTH__+0x7e0822>
		UART.STATUS = USART_TXCIF_bm;
    5134:	60 92 24 08 	sts	0x0824, r6	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
					RUart.writeFast(d);
					crc = crc16next(crc, d);
    5138:	c6 01       	movw	r24, r12
    513a:	0e 94 04 13 	call	0x2608	; 0x2608 <crc16next>
    513e:	6c 01       	movw	r12, r24
	}
	INLN void writeWait(void)
	{
//		UART.STATUS = USART_TXCIF_bm;
		while (!(UART.STATUS & USART_DREIF_bm));
    5140:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
    5144:	85 ff       	sbrs	r24, 5
    5146:	fc cf       	rjmp	.-8      	; 0x5140 <__DATA_REGION_LENGTH__+0x1140>
					RUart.writeWait();
				}while (--chunk > 0);	
    5148:	81 e0       	ldi	r24, 0x01	; 1
    514a:	e8 1a       	sub	r14, r24
    514c:	f1 08       	sbc	r15, r1
    514e:	41 f7       	brne	.-48     	; 0x5120 <__DATA_REGION_LENGTH__+0x1120>
				while (!(SPI.INTFLAGS & SPI_IF_bm));			
    5150:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5154:	87 ff       	sbrs	r24, 7
    5156:	fc cf       	rjmp	.-8      	; 0x5150 <__DATA_REGION_LENGTH__+0x1150>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    5158:	10 93 65 04 	sts	0x0465, r17	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		}
		//else if (rcol == PAGE_DATA_SIZE) rcol = 0;
	}
	INLN bool NextChunk(uint16_t* chunk)
	{
		if (rlen == 0) return false;
    515c:	80 91 b8 53 	lds	r24, 0x53B8	; 0x8053b8 <Ram+0x1116>
    5160:	90 91 b9 53 	lds	r25, 0x53B9	; 0x8053b9 <Ram+0x1117>
    5164:	a0 91 ba 53 	lds	r26, 0x53BA	; 0x8053ba <Ram+0x1118>
    5168:	b0 91 bb 53 	lds	r27, 0x53BB	; 0x8053bb <Ram+0x1119>
    516c:	89 2b       	or	r24, r25
    516e:	8a 2b       	or	r24, r26
    5170:	8b 2b       	or	r24, r27
    5172:	89 f0       	breq	.+34     	; 0x5196 <__DATA_REGION_LENGTH__+0x1196>
		if (rcol != PAGE_DATA_SIZE)
    5174:	80 91 bc 53 	lds	r24, 0x53BC	; 0x8053bc <Ram+0x111a>
    5178:	90 91 bd 53 	lds	r25, 0x53BD	; 0x8053bd <Ram+0x111b>
    517c:	81 15       	cp	r24, r1
    517e:	90 41       	sbci	r25, 0x10	; 16
    5180:	09 f4       	brne	.+2      	; 0x5184 <__DATA_REGION_LENGTH__+0x1184>
    5182:	25 c1       	rjmp	.+586    	; 0x53ce <__DATA_REGION_LENGTH__+0x13ce>
		{
			//Indicator.SetCriticalError2();
            if (Callback != NULL) Callback(NAND_BAD_RCOL_2);
    5184:	e0 91 a2 42 	lds	r30, 0x42A2	; 0x8042a2 <Ram>
    5188:	f0 91 a3 42 	lds	r31, 0x42A3	; 0x8042a3 <Ram+0x1>
    518c:	30 97       	sbiw	r30, 0x00	; 0
    518e:	19 f0       	breq	.+6      	; 0x5196 <__DATA_REGION_LENGTH__+0x1196>
    5190:	84 e0       	ldi	r24, 0x04	; 4
    5192:	90 e0       	ldi	r25, 0x00	; 0
    5194:	09 95       	icall
		while (!(UART.STATUS & USART_TXCIF_bm));
		//UART.STATUS = USART_TXCIF_bm;
	}
	INLN void write(const uint8_t data)
	{
		UART.TXDATAL = data;
    5196:	c0 92 22 08 	sts	0x0822, r12	; 0x800822 <__TEXT_REGION_LENGTH__+0x7e0822>
		UART.STATUS = USART_TXCIF_bm;
    519a:	80 e4       	ldi	r24, 0x40	; 64
    519c:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
		while (!(UART.STATUS & USART_DREIF_bm));
    51a0:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
    51a4:	85 ff       	sbrs	r24, 5
    51a6:	fc cf       	rjmp	.-8      	; 0x51a0 <__DATA_REGION_LENGTH__+0x11a0>
		UART.TXDATAL = data;
		UART.STATUS = USART_TXCIF_bm;
	}
	INLN void writeTxC2(const uint8_t data)
	{
		while (!(UART.STATUS & USART_TXCIF_bm));
    51a8:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
    51ac:	86 ff       	sbrs	r24, 6
    51ae:	fc cf       	rjmp	.-8      	; 0x51a8 <__DATA_REGION_LENGTH__+0x11a8>
		UART.STATUS = USART_TXCIF_bm;
    51b0:	80 e4       	ldi	r24, 0x40	; 64
    51b2:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
		UART.TXDATAL = data;
    51b6:	d0 92 22 08 	sts	0x0822, r13	; 0x800822 <__TEXT_REGION_LENGTH__+0x7e0822>
		while (!(UART.STATUS & USART_TXCIF_bm));
    51ba:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
    51be:	86 ff       	sbrs	r24, 6
    51c0:	fc cf       	rjmp	.-8      	; 0x51ba <__DATA_REGION_LENGTH__+0x11ba>
		UART.STATUS = USART_TXCIF_bm;
    51c2:	80 e4       	ldi	r24, 0x40	; 64
    51c4:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
			//p->DIRSET = 1 << PINS;			
		//}
	}
	INLN void disableTxD(void)
	{
		UART.CTRLB &= ~USART_TXEN_bm;
    51c8:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    51cc:	8f 7b       	andi	r24, 0xBF	; 191
    51ce:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
		if (!(UART.CTRLA & USART_LBME_bm))
    51d2:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    51d6:	83 fd       	sbrc	r24, 3
    51d8:	03 c0       	rjmp	.+6      	; 0x51e0 <__DATA_REGION_LENGTH__+0x11e0>
		{
			PORT_t* p = getUsartPort();
			p->DIRCLR = 1 << PINS;
    51da:	81 e0       	ldi	r24, 0x01	; 1
    51dc:	80 93 42 04 	sts	0x0442, r24	; 0x800442 <__TEXT_REGION_LENGTH__+0x7e0442>
  				EndCacheRead();
			}while (NextChunk(&chunk));
			RUart.write(crc);
			RUart.writeTxC2(crc >> 8);
			RUart.disableTxD();
			if (!Clock.HiSpeedReady)
    51e0:	80 91 ce 53 	lds	r24, 0x53CE	; 0x8053ce <Clock+0x2>
    51e4:	81 11       	cpse	r24, r1
    51e6:	20 c0       	rjmp	.+64     	; 0x5228 <__DATA_REGION_LENGTH__+0x1228>
		//ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
		//CLKCTRL_FRQSEL_24M_gc          /* 8 */
		//| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		//| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    51e8:	64 e1       	ldi	r22, 0x14	; 20
    51ea:	88 e6       	ldi	r24, 0x68	; 104
    51ec:	90 e0       	ldi	r25, 0x00	; 0
    51ee:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    51f2:	63 e0       	ldi	r22, 0x03	; 3
    51f4:	80 e6       	ldi	r24, 0x60	; 96
    51f6:	90 e0       	ldi	r25, 0x00	; 0
    51f8:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* ext clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    51fc:	8f ef       	ldi	r24, 0xFF	; 255
    51fe:	90 e0       	ldi	r25, 0x00	; 0
    5200:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    5204:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    5208:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    520c:	80 fd       	sbrc	r24, 0
    520e:	fc cf       	rjmp	.-8      	; 0x5208 <__DATA_REGION_LENGTH__+0x1208>
		UART.BAUD = b;
	}
	
	INLN bool resetBaud_MAXFSPU(void)
	{
		UART.BAUD = UART.BAUD / (24000000/F_CPU);
    5210:	80 91 28 08 	lds	r24, 0x0828	; 0x800828 <__TEXT_REGION_LENGTH__+0x7e0828>
    5214:	90 91 29 08 	lds	r25, 0x0829	; 0x800829 <__TEXT_REGION_LENGTH__+0x7e0829>
    5218:	63 e0       	ldi	r22, 0x03	; 3
    521a:	70 e0       	ldi	r23, 0x00	; 0
    521c:	0e 94 05 31 	call	0x620a	; 0x620a <__udivmodhi4>
    5220:	60 93 28 08 	sts	0x0828, r22	; 0x800828 <__TEXT_REGION_LENGTH__+0x7e0828>
    5224:	70 93 29 08 	sts	0x0829, r23	; 0x800829 <__TEXT_REGION_LENGTH__+0x7e0829>
		| USART_TXCIE_bm   /* Transmit Complete Interrupt Enable: disabled */
		);
	}
	INLN void intMode(void)
	{
		UART.STATUS = USART_RXSIE_bm | USART_RXCIE_bm | USART_TXCIE_bm;
    5228:	80 ed       	ldi	r24, 0xD0	; 208
    522a:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7e0824>
		UART.CTRLA |= USART_RXCIE_bm | USART_TXCIE_bm;
    522e:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    5232:	80 6c       	ori	r24, 0xC0	; 192
    5234:	80 93 25 08 	sts	0x0825, r24	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    5238:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    523c:	80 69       	ori	r24, 0x90	; 144
    523e:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    5242:	c0 c0       	rjmp	.+384    	; 0x53c4 <__DATA_REGION_LENGTH__+0x13c4>
				if (!NextPageBlock()) return false;
				BeginPageRead(&raddr);
			}
			return true;
		}
		rlogadr = rr->addr;
    5244:	c0 92 c1 53 	sts	0x53C1, r12	; 0x8053c1 <Ram+0x111f>
    5248:	d0 92 c2 53 	sts	0x53C2, r13	; 0x8053c2 <Ram+0x1120>
    524c:	e0 92 c3 53 	sts	0x53C3, r14	; 0x8053c3 <Ram+0x1121>
    5250:	f0 92 c4 53 	sts	0x53C4, r15	; 0x8053c4 <Ram+0x1122>
		//     0..bloks-1
		uint16_t rLogBlock = (rlogadr>>(COL_DATA_BITS+ROW_ADDRESS_PAGE_BITS));
    5254:	b7 01       	movw	r22, r14
    5256:	a6 01       	movw	r20, r12
    5258:	e2 e1       	ldi	r30, 0x12	; 18
    525a:	76 95       	lsr	r23
    525c:	67 95       	ror	r22
    525e:	57 95       	ror	r21
    5260:	47 95       	ror	r20
    5262:	ea 95       	dec	r30
    5264:	d1 f7       	brne	.-12     	; 0x525a <__DATA_REGION_LENGTH__+0x125a>
    5266:	4a 01       	movw	r8, r20
		if (rLogBlock >= LastReis.blocks) return false;
    5268:	20 91 b0 53 	lds	r18, 0x53B0	; 0x8053b0 <Ram+0x110e>
    526c:	30 91 b1 53 	lds	r19, 0x53B1	; 0x8053b1 <Ram+0x110f>
    5270:	42 17       	cp	r20, r18
    5272:	53 07       	cpc	r21, r19
    5274:	08 f0       	brcs	.+2      	; 0x5278 <__DATA_REGION_LENGTH__+0x1278>
    5276:	a6 c0       	rjmp	.+332    	; 0x53c4 <__DATA_REGION_LENGTH__+0x13c4>
		//  (  )0..2047
		rcol = rlogadr & (PAGE_DATA_SIZE-1);
    5278:	c6 01       	movw	r24, r12
    527a:	9f 70       	andi	r25, 0x0F	; 15
    527c:	80 93 bc 53 	sts	0x53BC, r24	; 0x8053bc <Ram+0x111a>
    5280:	90 93 bd 53 	sts	0x53BD, r25	; 0x8053bd <Ram+0x111b>
		//  0..63
		uint8_t rpage = (rlogadr>>COL_DATA_BITS) & (NUM_PAGES_PER_BLOCK-1);
		
		rreis.reis = LastReis.reis;
    5284:	80 91 ae 53 	lds	r24, 0x53AE	; 0x8053ae <Ram+0x110c>
    5288:	90 91 af 53 	lds	r25, 0x53AF	; 0x8053af <Ram+0x110d>
    528c:	80 93 c7 53 	sts	0x53C7, r24	; 0x8053c7 <Ram+0x1125>
    5290:	90 93 c8 53 	sts	0x53C8, r25	; 0x8053c8 <Ram+0x1126>
		// last block 0..bloks-1;
		rreis.block = rLogBlock;
    5294:	40 93 c9 53 	sts	0x53C9, r20	; 0x8053c9 <Ram+0x1127>
    5298:	50 93 ca 53 	sts	0x53CA, r21	; 0x8053ca <Ram+0x1128>
		// phy start block;
		raddr.block = LastReis.startBlock+rLogBlock;
    529c:	80 91 b2 53 	lds	r24, 0x53B2	; 0x8053b2 <Ram+0x1110>
    52a0:	90 91 b3 53 	lds	r25, 0x53B3	; 0x8053b3 <Ram+0x1111>
    52a4:	84 0f       	add	r24, r20
    52a6:	95 1f       	adc	r25, r21
    52a8:	f9 2f       	mov	r31, r25
    52aa:	f2 95       	swap	r31
    52ac:	ff 0f       	add	r31, r31
    52ae:	ff 0f       	add	r31, r31
    52b0:	f0 7c       	andi	r31, 0xC0	; 192
    52b2:	e8 2f       	mov	r30, r24
    52b4:	e6 95       	lsr	r30
    52b6:	e6 95       	lsr	r30
    52b8:	ef 2b       	or	r30, r31
    52ba:	e0 93 bf 53 	sts	0x53BF, r30	; 0x8053bf <Ram+0x111d>
    52be:	92 fb       	bst	r25, 2
    52c0:	ee 27       	eor	r30, r30
    52c2:	e0 f9       	bld	r30, 0
    52c4:	90 91 c0 53 	lds	r25, 0x53C0	; 0x8053c0 <Ram+0x111e>
    52c8:	9e 7f       	andi	r25, 0xFE	; 254
    52ca:	9e 2b       	or	r25, r30
    52cc:	90 93 c0 53 	sts	0x53C0, r25	; 0x8053c0 <Ram+0x111e>
		raddr.page = 0;
    52d0:	82 95       	swap	r24
    52d2:	88 0f       	add	r24, r24
    52d4:	88 0f       	add	r24, r24
    52d6:	80 7c       	andi	r24, 0xC0	; 192
    52d8:	80 93 be 53 	sts	0x53BE, r24	; 0x8053be <Ram+0x111c>
		rBlocksToEnd = LastReis.blocks-rLogBlock;
    52dc:	24 1b       	sub	r18, r20
    52de:	35 0b       	sbc	r19, r21
    52e0:	20 93 c5 53 	sts	0x53C5, r18	; 0x8053c5 <Ram+0x1123>
    52e4:	30 93 c6 53 	sts	0x53C6, r19	; 0x8053c6 <Ram+0x1124>
    52e8:	18 e2       	ldi	r17, 0x28	; 40
		
		for(uint8_t i=0; i<40; i++)
		{
			reis_t z;
			while (SkipBlock(&raddr,&z)) raddr.block++;
    52ea:	ae 01       	movw	r20, r28
    52ec:	4f 5f       	subi	r20, 0xFF	; 255
    52ee:	5f 4f       	sbci	r21, 0xFF	; 255
    52f0:	6e eb       	ldi	r22, 0xBE	; 190
    52f2:	73 e5       	ldi	r23, 0x53	; 83
    52f4:	82 ea       	ldi	r24, 0xA2	; 162
    52f6:	92 e4       	ldi	r25, 0x42	; 66
    52f8:	0e 94 ce 1c 	call	0x399c	; 0x399c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SkipBlockEP8RowAddrsP6reis_t>
    52fc:	88 23       	and	r24, r24
    52fe:	c9 f1       	breq	.+114    	; 0x5372 <__DATA_REGION_LENGTH__+0x1372>
    5300:	20 91 be 53 	lds	r18, 0x53BE	; 0x8053be <Ram+0x111c>
    5304:	42 2f       	mov	r20, r18
    5306:	42 95       	swap	r20
    5308:	46 95       	lsr	r20
    530a:	46 95       	lsr	r20
    530c:	43 70       	andi	r20, 0x03	; 3
    530e:	30 91 bf 53 	lds	r19, 0x53BF	; 0x8053bf <Ram+0x111d>
    5312:	53 2f       	mov	r21, r19
    5314:	55 0f       	add	r21, r21
    5316:	55 0f       	add	r21, r21
    5318:	85 2f       	mov	r24, r21
    531a:	84 2b       	or	r24, r20
    531c:	43 2f       	mov	r20, r19
    531e:	42 95       	swap	r20
    5320:	46 95       	lsr	r20
    5322:	46 95       	lsr	r20
    5324:	43 70       	andi	r20, 0x03	; 3
    5326:	30 91 c0 53 	lds	r19, 0x53C0	; 0x8053c0 <Ram+0x111e>
    532a:	53 2f       	mov	r21, r19
    532c:	51 70       	andi	r21, 0x01	; 1
    532e:	55 0f       	add	r21, r21
    5330:	55 0f       	add	r21, r21
    5332:	95 2f       	mov	r25, r21
    5334:	94 2b       	or	r25, r20
    5336:	01 96       	adiw	r24, 0x01	; 1
    5338:	97 70       	andi	r25, 0x07	; 7
    533a:	48 2f       	mov	r20, r24
    533c:	42 95       	swap	r20
    533e:	44 0f       	add	r20, r20
    5340:	44 0f       	add	r20, r20
    5342:	40 7c       	andi	r20, 0xC0	; 192
    5344:	2f 73       	andi	r18, 0x3F	; 63
    5346:	24 2b       	or	r18, r20
    5348:	20 93 be 53 	sts	0x53BE, r18	; 0x8053be <Ram+0x111c>
    534c:	29 2f       	mov	r18, r25
    534e:	22 95       	swap	r18
    5350:	22 0f       	add	r18, r18
    5352:	22 0f       	add	r18, r18
    5354:	20 7c       	andi	r18, 0xC0	; 192
    5356:	86 95       	lsr	r24
    5358:	86 95       	lsr	r24
    535a:	82 2b       	or	r24, r18
    535c:	80 93 bf 53 	sts	0x53BF, r24	; 0x8053bf <Ram+0x111d>
    5360:	92 fb       	bst	r25, 2
    5362:	99 27       	eor	r25, r25
    5364:	90 f9       	bld	r25, 0
    5366:	83 2f       	mov	r24, r19
    5368:	8e 7f       	andi	r24, 0xFE	; 254
    536a:	89 2b       	or	r24, r25
    536c:	80 93 c0 53 	sts	0x53C0, r24	; 0x8053c0 <Ram+0x111e>
    5370:	bc cf       	rjmp	.-136    	; 0x52ea <__DATA_REGION_LENGTH__+0x12ea>
			if (z.reis != rreis.reis) return false;
    5372:	29 81       	ldd	r18, Y+1	; 0x01
    5374:	3a 81       	ldd	r19, Y+2	; 0x02
    5376:	80 91 c7 53 	lds	r24, 0x53C7	; 0x8053c7 <Ram+0x1125>
    537a:	90 91 c8 53 	lds	r25, 0x53C8	; 0x8053c8 <Ram+0x1126>
    537e:	28 17       	cp	r18, r24
    5380:	39 07       	cpc	r19, r25
    5382:	01 f5       	brne	.+64     	; 0x53c4 <__DATA_REGION_LENGTH__+0x13c4>
			if (z.block > rLogBlock ) return false;
    5384:	8b 81       	ldd	r24, Y+3	; 0x03
    5386:	9c 81       	ldd	r25, Y+4	; 0x04
    5388:	88 16       	cp	r8, r24
    538a:	99 06       	cpc	r9, r25
    538c:	d8 f0       	brcs	.+54     	; 0x53c4 <__DATA_REGION_LENGTH__+0x13c4>
			if (z.block == rreis.block)
    538e:	20 91 c9 53 	lds	r18, 0x53C9	; 0x8053c9 <Ram+0x1127>
    5392:	30 91 ca 53 	lds	r19, 0x53CA	; 0x8053ca <Ram+0x1128>
    5396:	82 17       	cp	r24, r18
    5398:	93 07       	cpc	r25, r19
    539a:	89 f4       	brne	.+34     	; 0x53be <__DATA_REGION_LENGTH__+0x13be>
		uint16_t rLogBlock = (rlogadr>>(COL_DATA_BITS+ROW_ADDRESS_PAGE_BITS));
		if (rLogBlock >= LastReis.blocks) return false;
		//  (  )0..2047
		rcol = rlogadr & (PAGE_DATA_SIZE-1);
		//  0..63
		uint8_t rpage = (rlogadr>>COL_DATA_BITS) & (NUM_PAGES_PER_BLOCK-1);
    539c:	7c e0       	ldi	r23, 0x0C	; 12
    539e:	f6 94       	lsr	r15
    53a0:	e7 94       	ror	r14
    53a2:	d7 94       	ror	r13
    53a4:	c7 94       	ror	r12
    53a6:	7a 95       	dec	r23
    53a8:	d1 f7       	brne	.-12     	; 0x539e <__DATA_REGION_LENGTH__+0x139e>
			while (SkipBlock(&raddr,&z)) raddr.block++;
			if (z.reis != rreis.reis) return false;
			if (z.block > rLogBlock ) return false;
			if (z.block == rreis.block)
			{
				raddr.page = rpage;
    53aa:	8c 2d       	mov	r24, r12
    53ac:	8f 73       	andi	r24, 0x3F	; 63
    53ae:	c8 2e       	mov	r12, r24
    53b0:	80 91 be 53 	lds	r24, 0x53BE	; 0x8053be <Ram+0x111c>
    53b4:	80 7c       	andi	r24, 0xC0	; 192
    53b6:	c8 2a       	or	r12, r24
    53b8:	c0 92 be 53 	sts	0x53BE, r12	; 0x8053be <Ram+0x111c>
    53bc:	f6 cd       	rjmp	.-1044   	; 0x4faa <__DATA_REGION_LENGTH__+0xfaa>
    53be:	11 50       	subi	r17, 0x01	; 1
		// phy start block;
		raddr.block = LastReis.startBlock+rLogBlock;
		raddr.page = 0;
		rBlocksToEnd = LastReis.blocks-rLogBlock;
		
		for(uint8_t i=0; i<40; i++)
    53c0:	09 f0       	breq	.+2      	; 0x53c4 <__DATA_REGION_LENGTH__+0x13c4>
    53c2:	93 cf       	rjmp	.-218    	; 0x52ea <__DATA_REGION_LENGTH__+0x12ea>
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    53c4:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    53c8:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    53cc:	ad c9       	rjmp	.-3238   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
            if (Callback != NULL) Callback(NAND_BAD_RCOL_2);
			return false;
		}
		else {
			//next page block
			if (!NextPageBlock()) return false; 
    53ce:	82 ea       	ldi	r24, 0xA2	; 162
    53d0:	92 e4       	ldi	r25, 0x42	; 66
    53d2:	0e 94 15 1d 	call	0x3a2a	; 0x3a2a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13NextPageBlockEv>
    53d6:	88 23       	and	r24, r24
    53d8:	09 f4       	brne	.+2      	; 0x53dc <__DATA_REGION_LENGTH__+0x13dc>
    53da:	dd ce       	rjmp	.-582    	; 0x5196 <__DATA_REGION_LENGTH__+0x1196>
		}
		*chunk = (rlen < PAGE_DATA_SIZE) ? rlen : PAGE_DATA_SIZE;
    53dc:	80 91 b8 53 	lds	r24, 0x53B8	; 0x8053b8 <Ram+0x1116>
    53e0:	90 91 b9 53 	lds	r25, 0x53B9	; 0x8053b9 <Ram+0x1117>
    53e4:	a0 91 ba 53 	lds	r26, 0x53BA	; 0x8053ba <Ram+0x1118>
    53e8:	b0 91 bb 53 	lds	r27, 0x53BB	; 0x8053bb <Ram+0x1119>
    53ec:	ac 01       	movw	r20, r24
    53ee:	bd 01       	movw	r22, r26
    53f0:	81 30       	cpi	r24, 0x01	; 1
    53f2:	20 e1       	ldi	r18, 0x10	; 16
    53f4:	92 07       	cpc	r25, r18
    53f6:	a1 05       	cpc	r26, r1
    53f8:	b1 05       	cpc	r27, r1
    53fa:	20 f0       	brcs	.+8      	; 0x5404 <__DATA_REGION_LENGTH__+0x1404>
    53fc:	40 e0       	ldi	r20, 0x00	; 0
    53fe:	50 e1       	ldi	r21, 0x10	; 16
    5400:	60 e0       	ldi	r22, 0x00	; 0
    5402:	70 e0       	ldi	r23, 0x00	; 0
    5404:	7a 01       	movw	r14, r20
		rlen -= *chunk;
    5406:	84 1b       	sub	r24, r20
    5408:	95 0b       	sbc	r25, r21
    540a:	a6 0b       	sbc	r26, r22
    540c:	b7 0b       	sbc	r27, r23
    540e:	80 93 b8 53 	sts	0x53B8, r24	; 0x8053b8 <Ram+0x1116>
    5412:	90 93 b9 53 	sts	0x53B9, r25	; 0x8053b9 <Ram+0x1117>
    5416:	a0 93 ba 53 	sts	0x53BA, r26	; 0x8053ba <Ram+0x1118>
    541a:	b0 93 bb 53 	sts	0x53BB, r27	; 0x8053bb <Ram+0x1119>
		rlogadr += *chunk;
    541e:	80 91 c1 53 	lds	r24, 0x53C1	; 0x8053c1 <Ram+0x111f>
    5422:	90 91 c2 53 	lds	r25, 0x53C2	; 0x8053c2 <Ram+0x1120>
    5426:	a0 91 c3 53 	lds	r26, 0x53C3	; 0x8053c3 <Ram+0x1121>
    542a:	b0 91 c4 53 	lds	r27, 0x53C4	; 0x8053c4 <Ram+0x1122>
    542e:	84 0f       	add	r24, r20
    5430:	95 1f       	adc	r25, r21
    5432:	a6 1f       	adc	r26, r22
    5434:	b7 1f       	adc	r27, r23
    5436:	80 93 c1 53 	sts	0x53C1, r24	; 0x8053c1 <Ram+0x111f>
    543a:	90 93 c2 53 	sts	0x53C2, r25	; 0x8053c2 <Ram+0x1120>
    543e:	a0 93 c3 53 	sts	0x53C3, r26	; 0x8053c3 <Ram+0x1121>
    5442:	b0 93 c4 53 	sts	0x53C4, r27	; 0x8053c4 <Ram+0x1122>
		rcol += *chunk;
    5446:	80 91 bc 53 	lds	r24, 0x53BC	; 0x8053bc <Ram+0x111a>
    544a:	90 91 bd 53 	lds	r25, 0x53BD	; 0x8053bd <Ram+0x111b>
    544e:	48 0f       	add	r20, r24
    5450:	59 1f       	adc	r21, r25
    5452:	40 93 bc 53 	sts	0x53BC, r20	; 0x8053bc <Ram+0x111a>
    5456:	50 93 bd 53 	sts	0x53BD, r21	; 0x8053bd <Ram+0x111b>
		if (rcol > PAGE_DATA_SIZE)
    545a:	41 30       	cpi	r20, 0x01	; 1
    545c:	50 41       	sbci	r21, 0x10	; 16
    545e:	48 f0       	brcs	.+18     	; 0x5472 <__DATA_REGION_LENGTH__+0x1472>
		{
            if (Callback != NULL) Callback(NAND_BAD_RCOL_3);
    5460:	e0 91 a2 42 	lds	r30, 0x42A2	; 0x8042a2 <Ram>
    5464:	f0 91 a3 42 	lds	r31, 0x42A3	; 0x8042a3 <Ram+0x1>
    5468:	30 97       	sbiw	r30, 0x00	; 0
    546a:	19 f0       	breq	.+6      	; 0x5472 <__DATA_REGION_LENGTH__+0x1472>
    546c:	88 e0       	ldi	r24, 0x08	; 8
    546e:	90 e0       	ldi	r25, 0x00	; 0
    5470:	09 95       	icall
			//Indicator.SetCriticalError2();
		}
		//else if (rcol == PAGE_DATA_SIZE) rcol = 0;
		BeginPageRead(&raddr);
    5472:	6e eb       	ldi	r22, 0xBE	; 190
    5474:	73 e5       	ldi	r23, 0x53	; 83
    5476:	82 ea       	ldi	r24, 0xA2	; 162
    5478:	92 e4       	ldi	r25, 0x42	; 66
    547a:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE13BeginPageReadEP8RowAddrs>
		return false;
	}
	INLN void BeginCacheRead(loadCol* col)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
    547e:	1b 82       	std	Y+3, r1	; 0x03
    5480:	1c 82       	std	Y+4, r1	; 0x04
    5482:	09 83       	std	Y+1, r16	; 0x01
    5484:	1a 82       	std	Y+2, r1	; 0x02
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    5486:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	INLN void BeginCacheRead(loadCol* col)
	{
		uColAddrs* c=(uColAddrs*) col;
		uint8_t command_cache_read[4] = {SPI_NAND_READ_CACHE_X1, c->B[1], c->B[0], 0};
		CS_on();
		SPI_write(command_cache_read,4);
    548a:	64 e0       	ldi	r22, 0x04	; 4
    548c:	70 e0       	ldi	r23, 0x00	; 0
    548e:	ce 01       	movw	r24, r28
    5490:	01 96       	adiw	r24, 0x01	; 1
    5492:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.9>
		}
		//else if (rcol == PAGE_DATA_SIZE) rcol = 0;
		BeginPageRead(&raddr);
		loadCol cl = {.col = 0};
		BeginCacheRead(&cl);
		SPI.DATA = 0;
    5496:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    549a:	42 ce       	rjmp	.-892    	; 0x5120 <__DATA_REGION_LENGTH__+0x1120>
			Ram.readAndSendUart(&Com.buf[DATA_POS]);
		break;

		case CMD_READ_EE:
		{
            wdt_disable();
    549c:	88 ed       	ldi	r24, 0xD8	; 216
    549e:	a8 95       	wdr
    54a0:	84 bf       	out	0x34, r24	; 52
    54a2:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    54a6:	80 7f       	andi	r24, 0xF0	; 240
    54a8:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
            
			uint8_t n = Com.buf[DATA_POS+2];
    54ac:	10 91 9a 41 	lds	r17, 0x419A	; 0x80419a <serial1+0x3>
			uint16_t from = *(uint16_t*)(&Com.buf[DATA_POS]);
    54b0:	80 91 98 41 	lds	r24, 0x4198	; 0x804198 <serial1+0x1>
    54b4:	90 91 99 41 	lds	r25, 0x4199	; 0x804199 <serial1+0x2>
			uint8_t* dptr = &Com.buf[DATA_POS];
			
			if (from == 0) 
    54b8:	00 97       	sbiw	r24, 0x00	; 0
    54ba:	09 f0       	breq	.+2      	; 0x54be <__DATA_REGION_LENGTH__+0x14be>
    54bc:	50 c0       	rjmp	.+160    	; 0x555e <__DATA_REGION_LENGTH__+0x155e>
			{
                NAND_ReadModel(dptr);
    54be:	88 e9       	ldi	r24, 0x98	; 152
    54c0:	91 e4       	ldi	r25, 0x41	; 65
    54c2:	0e 94 b1 2e 	call	0x5d62	; 0x5d62 <_Z14NAND_ReadModelPv>
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 16)// eep_errors_t
			{
				eep.Read(EEP_OFFSET_ERR, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
    54c6:	ee 24       	eor	r14, r14
    54c8:	e3 94       	inc	r14
    54ca:	e1 0e       	add	r14, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    54cc:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    54d0:	8f 76       	andi	r24, 0x6F	; 111
    54d2:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    54d6:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    54d8:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    54dc:	01 e0       	ldi	r16, 0x01	; 1
    54de:	00 93 16 0b 	sts	0x0B16, r16	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    54e2:	6e 2d       	mov	r22, r14
    54e4:	87 e9       	ldi	r24, 0x97	; 151
    54e6:	91 e4       	ldi	r25, 0x41	; 65
    54e8:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    54ec:	ee 2d       	mov	r30, r14
    54ee:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    54f0:	e9 56       	subi	r30, 0x69	; 105
    54f2:	fe 4b       	sbci	r31, 0xBE	; 190
    54f4:	80 83       	st	Z, r24
    54f6:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    54f8:	1d 5f       	subi	r17, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    54fa:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    54fe:	8f 76       	andi	r24, 0x6F	; 111
    5500:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    5504:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    5506:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    550a:	00 93 16 0b 	sts	0x0B16, r16	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    550e:	e1 98       	cbi	0x1c, 1	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    5510:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    5514:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    5516:	00 93 41 04 	sts	0x0441, r16	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
		}
		UART.CTRLB |= USART_TXEN_bm;
    551a:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    551e:	80 64       	ori	r24, 0x40	; 64
    5520:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    5524:	e9 9a       	sbi	0x1d, 1	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    5526:	81 e0       	ldi	r24, 0x01	; 1
    5528:	80 93 96 42 	sts	0x4296, r24	; 0x804296 <serial1+0xff>
			Count = count;
    552c:	10 93 97 42 	sts	0x4297, r17	; 0x804297 <serial1+0x100>
			UART.TXDATAL = buf[0];
    5530:	80 91 97 41 	lds	r24, 0x4197	; 0x804197 <serial1>
    5534:	80 93 22 08 	sts	0x0822, r24	; 0x800822 <__TEXT_REGION_LENGTH__+0x7e0822>
			else if (from == 64) 
			{
				eep.Read(EEP_OFFSET_REIS_HIST, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
			}
            if (workData.AppState == APP_DELAY || workData.AppState == APP_WORK) wdt_enable(WDTO_N);		
    5538:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    553c:	82 50       	subi	r24, 0x02	; 2
    553e:	82 30       	cpi	r24, 0x02	; 2
    5540:	08 f0       	brcs	.+2      	; 0x5544 <__DATA_REGION_LENGTH__+0x1544>
    5542:	f2 c8       	rjmp	.-3612   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
    5544:	88 ed       	ldi	r24, 0xD8	; 216
    5546:	a8 95       	wdr
    5548:	84 bf       	out	0x34, r24	; 52
    554a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    554e:	84 60       	ori	r24, 0x04	; 4
    5550:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    5554:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <__TEXT_REGION_LENGTH__+0x7e0101>
    5558:	81 fd       	sbrc	r24, 1
    555a:	fc cf       	rjmp	.-8      	; 0x5554 <__DATA_REGION_LENGTH__+0x1554>
    555c:	e5 c8       	rjmp	.-3638   	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
			if (from == 0) 
			{
                NAND_ReadModel(dptr);
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 128)
    555e:	80 38       	cpi	r24, 0x80	; 128
    5560:	91 05       	cpc	r25, r1
    5562:	39 f4       	brne	.+14     	; 0x5572 <__DATA_REGION_LENGTH__+0x1572>
			{
                NAND_ReadBadBlocks(dptr, n/2);
    5564:	61 2f       	mov	r22, r17
    5566:	66 95       	lsr	r22
    5568:	88 e9       	ldi	r24, 0x98	; 152
    556a:	91 e4       	ldi	r25, 0x41	; 65
    556c:	0e 94 a8 2d 	call	0x5b50	; 0x5b50 <_Z18NAND_ReadBadBlocksPvh>
    5570:	aa cf       	rjmp	.-172    	; 0x54c6 <__DATA_REGION_LENGTH__+0x14c6>
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 16)// eep_errors_t
    5572:	80 31       	cpi	r24, 0x10	; 16
    5574:	91 05       	cpc	r25, r1
    5576:	49 f4       	brne	.+18     	; 0x558a <__DATA_REGION_LENGTH__+0x158a>
		return true;
	}
    INLN void Read(uint16_t eeprom_adr, uint8_t *data, uint8_t size)
    {
        // Read operation will be stalled by hardware if any write is in progress
        memcpy(data, (uint8_t *)(EEPROM_START + eeprom_adr), size);
    5578:	41 2f       	mov	r20, r17
    557a:	50 e0       	ldi	r21, 0x00	; 0
    557c:	60 e1       	ldi	r22, 0x10	; 16
    557e:	74 e1       	ldi	r23, 0x14	; 20
    5580:	88 e9       	ldi	r24, 0x98	; 152
    5582:	91 e4       	ldi	r25, 0x41	; 65
    5584:	0e 94 5a 32 	call	0x64b4	; 0x64b4 <memcpy>
    5588:	9e cf       	rjmp	.-196    	; 0x54c6 <__DATA_REGION_LENGTH__+0x14c6>
			{
				eep.Read(EEP_OFFSET_ERR, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 32) 
    558a:	80 32       	cpi	r24, 0x20	; 32
    558c:	91 05       	cpc	r25, r1
    558e:	a9 f5       	brne	.+106    	; 0x55fa <__DATA_REGION_LENGTH__+0x15fa>
    5590:	41 2f       	mov	r20, r17
    5592:	50 e0       	ldi	r21, 0x00	; 0
    5594:	60 e2       	ldi	r22, 0x20	; 32
    5596:	74 e1       	ldi	r23, 0x14	; 20
    5598:	88 e9       	ldi	r24, 0x98	; 152
    559a:	91 e4       	ldi	r25, 0x41	; 65
    559c:	0e 94 5a 32 	call	0x64b4	; 0x64b4 <memcpy>
			{
				eep.Read(EEP_OFFSET_STATE30, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
    55a0:	ee 24       	eor	r14, r14
    55a2:	e3 94       	inc	r14
    55a4:	e1 0e       	add	r14, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    55a6:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    55aa:	8f 76       	andi	r24, 0x6F	; 111
    55ac:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    55b0:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    55b2:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    55b6:	01 e0       	ldi	r16, 0x01	; 1
    55b8:	00 93 16 0b 	sts	0x0B16, r16	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    55bc:	6e 2d       	mov	r22, r14
    55be:	87 e9       	ldi	r24, 0x97	; 151
    55c0:	91 e4       	ldi	r25, 0x41	; 65
    55c2:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    55c6:	ee 2d       	mov	r30, r14
    55c8:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    55ca:	e9 56       	subi	r30, 0x69	; 105
    55cc:	fe 4b       	sbci	r31, 0xBE	; 190
    55ce:	80 83       	st	Z, r24
    55d0:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    55d2:	1d 5f       	subi	r17, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    55d4:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    55d8:	8f 76       	andi	r24, 0x6F	; 111
    55da:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    55de:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    55e0:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    55e4:	00 93 16 0b 	sts	0x0B16, r16	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    55e8:	e1 98       	cbi	0x1c, 1	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    55ea:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    55ee:	83 fd       	sbrc	r24, 3
    55f0:	94 cf       	rjmp	.-216    	; 0x551a <__DATA_REGION_LENGTH__+0x151a>
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    55f2:	81 e0       	ldi	r24, 0x01	; 1
    55f4:	80 93 41 04 	sts	0x0441, r24	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
    55f8:	90 cf       	rjmp	.-224    	; 0x551a <__DATA_REGION_LENGTH__+0x151a>
			}
			else if (from == 64) 
    55fa:	80 34       	cpi	r24, 0x40	; 64
    55fc:	91 05       	cpc	r25, r1
    55fe:	09 f0       	breq	.+2      	; 0x5602 <__DATA_REGION_LENGTH__+0x1602>
    5600:	9b cf       	rjmp	.-202    	; 0x5538 <__DATA_REGION_LENGTH__+0x1538>
    5602:	41 2f       	mov	r20, r17
    5604:	50 e0       	ldi	r21, 0x00	; 0
    5606:	60 e4       	ldi	r22, 0x40	; 64
    5608:	74 e1       	ldi	r23, 0x14	; 20
    560a:	88 e9       	ldi	r24, 0x98	; 152
    560c:	91 e4       	ldi	r25, 0x41	; 65
    560e:	0e 94 5a 32 	call	0x64b4	; 0x64b4 <memcpy>
			{
				eep.Read(EEP_OFFSET_REIS_HIST, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
    5612:	ee 24       	eor	r14, r14
    5614:	e3 94       	inc	r14
    5616:	e1 0e       	add	r14, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    5618:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    561c:	8f 76       	andi	r24, 0x6F	; 111
    561e:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    5622:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    5624:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    5628:	dd 24       	eor	r13, r13
    562a:	d3 94       	inc	r13
    562c:	d0 92 16 0b 	sts	0x0B16, r13	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    5630:	6e 2d       	mov	r22, r14
    5632:	87 e9       	ldi	r24, 0x97	; 151
    5634:	91 e4       	ldi	r25, 0x41	; 65
    5636:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    563a:	ee 2d       	mov	r30, r14
    563c:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    563e:	e9 56       	subi	r30, 0x69	; 105
    5640:	fe 4b       	sbci	r31, 0xBE	; 190
    5642:	80 83       	st	Z, r24
    5644:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    5646:	83 e0       	ldi	r24, 0x03	; 3
    5648:	81 0f       	add	r24, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    564a:	90 91 26 08 	lds	r25, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    564e:	9f 76       	andi	r25, 0x6F	; 111
    5650:	90 93 26 08 	sts	0x0826, r25	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    5654:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    5656:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    565a:	d0 92 16 0b 	sts	0x0B16, r13	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    565e:	e1 98       	cbi	0x1c, 1	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    5660:	90 91 25 08 	lds	r25, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    5664:	93 ff       	sbrs	r25, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    5666:	d0 92 41 04 	sts	0x0441, r13	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
		}
		UART.CTRLB |= USART_TXEN_bm;
    566a:	90 91 26 08 	lds	r25, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    566e:	90 64       	ori	r25, 0x40	; 64
    5670:	90 93 26 08 	sts	0x0826, r25	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    5674:	e9 9a       	sbi	0x1d, 1	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    5676:	91 e0       	ldi	r25, 0x01	; 1
    5678:	90 93 96 42 	sts	0x4296, r25	; 0x804296 <serial1+0xff>
			Count = count;
    567c:	80 93 97 42 	sts	0x4297, r24	; 0x804297 <serial1+0x100>
    5680:	57 cf       	rjmp	.-338    	; 0x5530 <__DATA_REGION_LENGTH__+0x1530>
    5682:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
				Com.CRCSend(&workData, saveLen);
				workData.AppState &= ~0x80;
			}
			else
			{
				if (Powered() && (workData.AppState != APP_WORK))
    5686:	83 ff       	sbrs	r24, 3
    5688:	06 c0       	rjmp	.+12     	; 0x5696 <__DATA_REGION_LENGTH__+0x1696>
    568a:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    568e:	83 30       	cpi	r24, 0x03	; 3
    5690:	11 f0       	breq	.+4      	; 0x5696 <__DATA_REGION_LENGTH__+0x1696>
				{
					StandBy();
    5692:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <_ZL7StandByv>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    5696:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    569a:	8f 76       	andi	r24, 0x6F	; 111
    569c:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    56a0:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    56a2:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    56a6:	99 24       	eor	r9, r9
    56a8:	93 94       	inc	r9
    56aa:	90 92 16 0b 	sts	0x0B16, r9	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	    startTxD(n+2);
    }
    INLN void CRCSend(void* src, uint8_t n)
    {
		disableRxD();
	    memcpy(&buf[DATA_POS], src, n);
    56ae:	a6 01       	movw	r20, r12
    56b0:	60 e0       	ldi	r22, 0x00	; 0
    56b2:	70 e4       	ldi	r23, 0x40	; 64
    56b4:	88 e9       	ldi	r24, 0x98	; 152
    56b6:	91 e4       	ldi	r25, 0x41	; 65
    56b8:	0e 94 5a 32 	call	0x64b4	; 0x64b4 <memcpy>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    56bc:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    56c0:	8f 76       	andi	r24, 0x6F	; 111
    56c2:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    56c6:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    56c8:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    56cc:	90 92 16 0b 	sts	0x0B16, r9	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    56d0:	6f 2d       	mov	r22, r15
    56d2:	87 e9       	ldi	r24, 0x97	; 151
    56d4:	91 e4       	ldi	r25, 0x41	; 65
    56d6:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    56da:	ef 2d       	mov	r30, r15
    56dc:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    56de:	e9 56       	subi	r30, 0x69	; 105
    56e0:	fe 4b       	sbci	r31, 0xBE	; 190
    56e2:	80 83       	st	Z, r24
    56e4:	91 83       	std	Z+1, r25	; 0x01
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    56e6:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    56ea:	8f 76       	andi	r24, 0x6F	; 111
    56ec:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    56f0:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    56f2:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    56f6:	90 92 16 0b 	sts	0x0B16, r9	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    56fa:	e1 98       	cbi	0x1c, 1	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    56fc:	80 91 25 08 	lds	r24, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    5700:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    5702:	90 92 41 04 	sts	0x0441, r9	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
		}
		UART.CTRLB |= USART_TXEN_bm;
    5706:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    570a:	80 64       	ori	r24, 0x40	; 64
    570c:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    5710:	e9 9a       	sbi	0x1d, 1	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    5712:	81 e0       	ldi	r24, 0x01	; 1
    5714:	80 93 96 42 	sts	0x4296, r24	; 0x804296 <serial1+0xff>
			Count = count;
    5718:	e0 92 97 42 	sts	0x4297, r14	; 0x804297 <serial1+0x100>
			UART.TXDATAL = buf[0];
    571c:	80 91 97 41 	lds	r24, 0x4197	; 0x804197 <serial1>
    5720:	80 93 22 08 	sts	0x0822, r24	; 0x800822 <__TEXT_REGION_LENGTH__+0x7e0822>
    5724:	0c 94 94 23 	jmp	0x4728	; 0x4728 <__DATA_REGION_LENGTH__+0x728>
				Com.CRCSend(&workData, saveLen);
			}			
		}
		break;
		case CMD_INFO:
		Com.CRCSend(ReadMetaData(&Com.buf[DATA_POS], Com.buf[DATA_POS], (Com.Count == HEADER_LEN+1+2+2)? *(uint16_t*)(&Com.buf[DATA_POS+1]): 0)+HEADER_LEN);
    5728:	80 91 97 42 	lds	r24, 0x4297	; 0x804297 <serial1+0x100>
    572c:	60 91 99 41 	lds	r22, 0x4199	; 0x804199 <serial1+0x2>
    5730:	70 91 9a 41 	lds	r23, 0x419A	; 0x80419a <serial1+0x3>
    5734:	86 30       	cpi	r24, 0x06	; 6
    5736:	11 f0       	breq	.+4      	; 0x573c <__DATA_REGION_LENGTH__+0x173c>
    5738:	70 e0       	ldi	r23, 0x00	; 0
    573a:	60 e0       	ldi	r22, 0x00	; 0
    573c:	e0 90 98 41 	lds	r14, 0x4198	; 0x804198 <serial1+0x1>
50,56,0,144,6,240,50,57,46,48,55,46,50,48,50,53,32,49,49,58,49,54,58,52,52,32,66,
75,49,50,56,0,145,6,160,1,0,162,250,0,146,4,132,7,17,129,7,18,161,0,2,130,7,15,131};

inline uint8_t ReadMetaData(uint8_t* p, uint8_t n, uint16_t from)
{
	memcpy_P(p, (uint8_t*) &cmetaAll + from, n);	
    5740:	4e 2d       	mov	r20, r14
    5742:	50 e0       	ldi	r21, 0x00	; 0
    5744:	6c 50       	subi	r22, 0x0C	; 12
    5746:	7f 4d       	sbci	r23, 0xDF	; 223
    5748:	88 e9       	ldi	r24, 0x98	; 152
    574a:	91 e4       	ldi	r25, 0x41	; 65
    574c:	0e 94 51 32 	call	0x64a2	; 0x64a2 <memcpy_P>
    5750:	ff 24       	eor	r15, r15
    5752:	f3 94       	inc	r15
    5754:	fe 0c       	add	r15, r14
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    5756:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    575a:	8f 76       	andi	r24, 0x6F	; 111
    575c:	80 93 26 08 	sts	0x0826, r24	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    5760:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    5762:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    5766:	dd 24       	eor	r13, r13
    5768:	d3 94       	inc	r13
    576a:	d0 92 16 0b 	sts	0x0B16, r13	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    576e:	6f 2d       	mov	r22, r15
    5770:	87 e9       	ldi	r24, 0x97	; 151
    5772:	91 e4       	ldi	r25, 0x41	; 65
    5774:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    5778:	ef 2d       	mov	r30, r15
    577a:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    577c:	e9 56       	subi	r30, 0x69	; 105
    577e:	fe 4b       	sbci	r31, 0xBE	; 190
    5780:	80 83       	st	Z, r24
    5782:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    5784:	83 e0       	ldi	r24, 0x03	; 3
    5786:	8e 0d       	add	r24, r14
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    5788:	90 91 26 08 	lds	r25, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    578c:	9f 76       	andi	r25, 0x6F	; 111
    578e:	90 93 26 08 	sts	0x0826, r25	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    5792:	e9 98       	cbi	0x1d, 1	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    5794:	10 92 10 0b 	sts	0x0B10, r1	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		TB.INTFLAGS = TCB_CAPT_bm;
    5798:	d0 92 16 0b 	sts	0x0B16, r13	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    579c:	e1 98       	cbi	0x1c, 1	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    579e:	90 91 25 08 	lds	r25, 0x0825	; 0x800825 <__TEXT_REGION_LENGTH__+0x7e0825>
    57a2:	93 ff       	sbrs	r25, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    57a4:	d0 92 41 04 	sts	0x0441, r13	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
		}
		UART.CTRLB |= USART_TXEN_bm;
    57a8:	90 91 26 08 	lds	r25, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
    57ac:	90 64       	ori	r25, 0x40	; 64
    57ae:	90 93 26 08 	sts	0x0826, r25	; 0x800826 <__TEXT_REGION_LENGTH__+0x7e0826>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    57b2:	e9 9a       	sbi	0x1d, 1	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    57b4:	91 e0       	ldi	r25, 0x01	; 1
    57b6:	90 93 96 42 	sts	0x4296, r25	; 0x804296 <serial1+0xff>
			Count = count;
    57ba:	80 93 97 42 	sts	0x4297, r24	; 0x804297 <serial1+0x100>
    57be:	ae cf       	rjmp	.-164    	; 0x571c <__DATA_REGION_LENGTH__+0x171c>

000057c0 <_GLOBAL__sub_I__Z5init3v>:
public:	
	bool HiSpeedReady;

	INLN clock_t (void)
  {
	s2cnt = (clkSel == CLKRTC)? 69 : 64;
    57c0:	80 e4       	ldi	r24, 0x40	; 64
    57c2:	80 93 cc 53 	sts	0x53CC, r24	; 0x8053cc <Clock>
	  
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.XOSCHFCTRLA),
    57c6:	61 ea       	ldi	r22, 0xA1	; 161
    57c8:	80 e8       	ldi	r24, 0x80	; 128
    57ca:	90 e0       	ldi	r25, 0x00	; 0
    57cc:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		| CLKCTRL_CSUTHF_4K_gc  /* 4k XOSCHF cycles */
		| CLKCTRL_FRQRANGE_8M_gc /* Max 8 MHz XTAL Frequency */
		| 0 << CLKCTRL_SEL_bp    /* Source Select: disabled */
		| 1 << CLKCTRL_ENABLE_bp /* External high-frequency Oscillator: enabled */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    57d0:	64 e1       	ldi	r22, 0x14	; 20
    57d2:	88 e6       	ldi	r24, 0x68	; 104
    57d4:	90 e0       	ldi	r25, 0x00	; 0
    57d6:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc       /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		
		/* Clear Main Clock Prescaler */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLB, 0x00);		
    57da:	60 e0       	ldi	r22, 0x00	; 0
    57dc:	81 e6       	ldi	r24, 0x61	; 97
    57de:	90 e0       	ldi	r25, 0x00	; 0
    57e0:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    57e4:	63 e0       	ldi	r22, 0x03	; 3
    57e6:	80 e6       	ldi	r24, 0x60	; 96
    57e8:	90 e0       	ldi	r25, 0x00	; 0
    57ea:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* External clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out */);

		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    57ee:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    57f2:	80 fd       	sbrc	r24, 0
    57f4:	fc cf       	rjmp	.-8      	; 0x57ee <_GLOBAL__sub_I__Z5init3v+0x2e>
	
		/* Enable Clock Failure Detection on main clock */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLC, CLKCTRL_CFDSRC_CLKMAIN_gc
    57f6:	61 e0       	ldi	r22, 0x01	; 1
    57f8:	82 e6       	ldi	r24, 0x62	; 98
    57fa:	90 e0       	ldi	r25, 0x00	; 0
    57fc:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		| CLKCTRL_CFDEN_bm);

		/* Enable interrupt for CFD */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKINTCTRL, CLKCTRL_INTTYPE_bm
    5800:	61 e8       	ldi	r22, 0x81	; 129
    5802:	83 e6       	ldi	r24, 0x63	; 99
    5804:	90 e0       	ldi	r25, 0x00	; 0
    5806:	0e 94 a4 14 	call	0x2948	; 0x2948 <ccp_write_io>
		| CLKCTRL_CFD_bm);	
		
		if (timerANo <= 1)
		{
			TCA.SINGLE.INTCTRL = 0 << TCA_SINGLE_CMP0_bp   /* Compare 0 Interrupt: disabled */
    580a:	81 e0       	ldi	r24, 0x01	; 1
    580c:	80 93 0a 0a 	sts	0x0A0A, r24	; 0x800a0a <__TEXT_REGION_LENGTH__+0x7e0a0a>
			| 0 << TCA_SINGLE_CMP1_bp /* Compare 1 Interrupt: disabled */
			| 0 << TCA_SINGLE_CMP2_bp /* Compare 2 Interrupt: disabled */
			| 1 << TCA_SINGLE_OVF_bp; /* Overflow Interrupt: enabled */

			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    5810:	8f ef       	ldi	r24, 0xFF	; 255
    5812:	90 e0       	ldi	r25, 0x00	; 0
    5814:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    5818:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>

			TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    581c:	8f e8       	ldi	r24, 0x8F	; 143
    581e:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
	
////////////////////////////////////////////////////////////	
public:
	INLN ram_t(void)
	{
		rlogadr = 0xFFFFFFFF;
    5822:	8f ef       	ldi	r24, 0xFF	; 255
    5824:	9f ef       	ldi	r25, 0xFF	; 255
    5826:	dc 01       	movw	r26, r24
    5828:	80 93 c1 53 	sts	0x53C1, r24	; 0x8053c1 <Ram+0x111f>
    582c:	90 93 c2 53 	sts	0x53C2, r25	; 0x8053c2 <Ram+0x1120>
    5830:	a0 93 c3 53 	sts	0x53C3, r26	; 0x8053c3 <Ram+0x1121>
    5834:	b0 93 c4 53 	sts	0x53C4, r27	; 0x8053c4 <Ram+0x1122>
			//| 0 << SPI_BUFEN_bp   // Buffer Mode Enable: disabled
			//| 0 << SPI_BUFWR_bp // Buffer Write Mode: disabled
			//| SPI_MODE_3_gc     // SPI Mode 3
	    SPI.CTRLB = 1 << SPI_SSD_bp | SPI_MODE_3_gc;  // Slave Select Disable: disabled 		
    5838:	27 e0       	ldi	r18, 0x07	; 7
    583a:	20 93 61 09 	sts	0x0961, r18	; 0x800961 <__TEXT_REGION_LENGTH__+0x7e0961>
		//CHIP SELECT
		//chip = 1;		
		PCS_1.DIRSET = 1 << bitCS1;
    583e:	80 e1       	ldi	r24, 0x10	; 16
    5840:	80 93 61 04 	sts	0x0461, r24	; 0x800461 <__TEXT_REGION_LENGTH__+0x7e0461>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    5844:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		PCS_1.DIRSET = 1 << bitCS1;
		//PCS_2.DIRSET = 1 << bitCS2;
		CS_off();		
		// spi pins
		// mux
		PORTMUX.SPIROUTEA &= ~(3 << (spiNo*2)); //clr mux
    5848:	80 91 e4 05 	lds	r24, 0x05E4	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
    584c:	83 7f       	andi	r24, 0xF3	; 243
    584e:	80 93 e4 05 	sts	0x05E4, r24	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
		PORTMUX.SPIROUTEA |= (pmuxAlt << (spiNo*2)); //set mux
    5852:	80 91 e4 05 	lds	r24, 0x05E4	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
    5856:	84 60       	ori	r24, 0x04	; 4
    5858:	80 93 e4 05 	sts	0x05E4, r24	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
		// MOSI MISO SCK
		uint8_t bit = getSPIbit();
		PORT_t* port = getSPIPort();
		volatile uint8_t *port_pin_ctrl = ((uint8_t *) port + 0x10 + bit+1);
		// MISO
		*port_pin_ctrl = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    585c:	88 e0       	ldi	r24, 0x08	; 8
    585e:	80 93 55 04 	sts	0x0455, r24	; 0x800455 <__TEXT_REGION_LENGTH__+0x7e0455>
		// MOSI, SCK
		port->DIRSET = 5 << bit;			
    5862:	30 e5       	ldi	r19, 0x50	; 80
    5864:	30 93 41 04 	sts	0x0441, r19	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    5868:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
public:
	
	INLN pinout_t(void)
	{
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
    586c:	80 93 61 04 	sts	0x0461, r24	; 0x800461 <__TEXT_REGION_LENGTH__+0x7e0461>
		return r;
	}
public:
	ais2ih_t(void)
	{
		PCS.DIRSET = 1 << bitCS;
    5870:	90 e8       	ldi	r25, 0x80	; 128
    5872:	90 93 01 04 	sts	0x0401, r25	; 0x800401 <__TEXT_REGION_LENGTH__+0x7e0401>
	{
		PCS.OUTCLR = 1 << bitCS;
	}
	INLN void CS_off(void)
	{
		PCS.OUTSET = 1 << bitCS;
    5876:	90 93 05 04 	sts	0x0405, r25	; 0x800405 <__TEXT_REGION_LENGTH__+0x7e0405>
	{
		PCS.DIRSET = 1 << bitCS;
		CS_off();		
		// spi pins
		// mux
		PORTMUX.SPIROUTEA &= ~(3 << (spiNo*2)); //clr mux
    587a:	90 91 e4 05 	lds	r25, 0x05E4	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
    587e:	9c 7f       	andi	r25, 0xFC	; 252
    5880:	90 93 e4 05 	sts	0x05E4, r25	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
		PORTMUX.SPIROUTEA |= (pmuxAlt << (spiNo*2)); //set mux
    5884:	90 91 e4 05 	lds	r25, 0x05E4	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
    5888:	90 93 e4 05 	sts	0x05E4, r25	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
		// MOSI MISO SCK
		uint8_t bit = getSPIbit();
		PORT_t* port = getSPIPort();
		volatile uint8_t *port_pin_ctrl = ((uint8_t *) port + 0x10 + bit+1);
		// MISO
		*port_pin_ctrl = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    588c:	80 93 15 04 	sts	0x0415, r24	; 0x800415 <__TEXT_REGION_LENGTH__+0x7e0415>
		// MOSI, SCK
		port->DIRSET = 5 << bit;
    5890:	30 93 01 04 	sts	0x0401, r19	; 0x800401 <__TEXT_REGION_LENGTH__+0x7e0401>

		SPI.CTRLB = 0
    5894:	20 93 41 09 	sts	0x0941, r18	; 0x800941 <__TEXT_REGION_LENGTH__+0x7e0941>
				ResetFunction = 12;
			}
		} // ~Com.checkReadyRxD()
		
    }
}
    5898:	08 95       	ret

0000589a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1>:
	{
		uint8_t bad=0xAA;
		bool res = PageRead(a,BAD_BLOCK_BYTE, &bad,1);
		if (!res||(bad != 0xFF))
		{
			return true;
    589a:	fc 01       	movw	r30, r24
    589c:	87 ec       	ldi	r24, 0xC7	; 199
    589e:	90 e0       	ldi	r25, 0x00	; 0
    58a0:	01 97       	sbiw	r24, 0x01	; 1
    58a2:	f1 f7       	brne	.-4      	; 0x58a0 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1+0x6>
    58a4:	00 c0       	rjmp	.+0      	; 0x58a6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1+0xc>
    58a6:	00 00       	nop
    58a8:	80 e1       	ldi	r24, 0x10	; 16
    58aa:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    58ae:	8f e0       	ldi	r24, 0x0F	; 15
    58b0:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    58b4:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    58b8:	87 ff       	sbrs	r24, 7
    58ba:	fc cf       	rjmp	.-8      	; 0x58b4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1+0x1a>
    58bc:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    58c0:	80 ec       	ldi	r24, 0xC0	; 192
    58c2:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    58c6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    58ca:	87 ff       	sbrs	r24, 7
    58cc:	fc cf       	rjmp	.-8      	; 0x58c6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1+0x2c>
    58ce:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    58d2:	90 e0       	ldi	r25, 0x00	; 0
    58d4:	96 17       	cp	r25, r22
    58d6:	17 06       	cpc	r1, r23
    58d8:	c0 f4       	brcc	.+48     	; 0x590a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1+0x70>
    58da:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    58de:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    58e2:	87 ff       	sbrs	r24, 7
    58e4:	fc cf       	rjmp	.-8      	; 0x58de <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1+0x44>
    58e6:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    58ea:	20 83       	st	Z, r18
    58ec:	20 fd       	sbrc	r18, 0
    58ee:	05 c0       	rjmp	.+10     	; 0x58fa <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1+0x60>
    58f0:	80 e1       	ldi	r24, 0x10	; 16
    58f2:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    58f6:	81 e0       	ldi	r24, 0x01	; 1
    58f8:	08 95       	ret
    58fa:	a7 ec       	ldi	r26, 0xC7	; 199
    58fc:	b0 e0       	ldi	r27, 0x00	; 0
    58fe:	11 97       	sbiw	r26, 0x01	; 1
    5900:	f1 f7       	brne	.-4      	; 0x58fe <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1+0x64>
    5902:	00 c0       	rjmp	.+0      	; 0x5904 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1+0x6a>
    5904:	00 00       	nop
    5906:	9f 5f       	subi	r25, 0xFF	; 255
    5908:	e5 cf       	rjmp	.-54     	; 0x58d4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1+0x3a>
    590a:	80 e1       	ldi	r24, 0x10	; 16
    590c:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    5910:	80 e0       	ldi	r24, 0x00	; 0
    5912:	08 95       	ret

00005914 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.5>:
    5914:	fc 01       	movw	r30, r24
    5916:	68 0f       	add	r22, r24
    5918:	79 1f       	adc	r23, r25
    591a:	80 81       	ld	r24, Z
    591c:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5920:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5924:	87 ff       	sbrs	r24, 7
    5926:	fc cf       	rjmp	.-8      	; 0x5920 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.5+0xc>
    5928:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    592c:	81 93       	st	Z+, r24
    592e:	e6 17       	cp	r30, r22
    5930:	f7 07       	cpc	r31, r23
    5932:	99 f7       	brne	.-26     	; 0x591a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.5+0x6>
    5934:	08 95       	ret

00005936 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.2.constprop.8>:
    5936:	9c 01       	movw	r18, r24
    5938:	2c 5f       	subi	r18, 0xFC	; 252
    593a:	3f 4f       	sbci	r19, 0xFF	; 255
    593c:	fc 01       	movw	r30, r24
    593e:	41 91       	ld	r20, Z+
    5940:	cf 01       	movw	r24, r30
    5942:	40 93 64 09 	sts	0x0964, r20	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5946:	40 91 63 09 	lds	r20, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    594a:	47 ff       	sbrs	r20, 7
    594c:	fc cf       	rjmp	.-8      	; 0x5946 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.2.constprop.8+0x10>
    594e:	40 91 64 09 	lds	r20, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5952:	82 17       	cp	r24, r18
    5954:	93 07       	cpc	r25, r19
    5956:	91 f7       	brne	.-28     	; 0x593c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.2.constprop.8+0x6>
    5958:	08 95       	ret

0000595a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.0.constprop.9>:
    595a:	90 e1       	ldi	r25, 0x10	; 16
    595c:	90 93 66 04 	sts	0x0466, r25	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    5960:	9f e1       	ldi	r25, 0x1F	; 31
    5962:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5966:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    596a:	97 ff       	sbrs	r25, 7
    596c:	fc cf       	rjmp	.-8      	; 0x5966 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.0.constprop.9+0xc>
    596e:	90 91 64 09 	lds	r25, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5972:	90 eb       	ldi	r25, 0xB0	; 176
    5974:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5978:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    597c:	97 ff       	sbrs	r25, 7
    597e:	fc cf       	rjmp	.-8      	; 0x5978 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.0.constprop.9+0x1e>
    5980:	90 91 64 09 	lds	r25, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5984:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5988:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    598c:	87 ff       	sbrs	r24, 7
    598e:	fc cf       	rjmp	.-8      	; 0x5988 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.0.constprop.9+0x2e>
    5990:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5994:	80 e1       	ldi	r24, 0x10	; 16
    5996:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    599a:	08 95       	ret

0000599c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj>:
    599c:	8f 92       	push	r8
    599e:	9f 92       	push	r9
    59a0:	af 92       	push	r10
    59a2:	bf 92       	push	r11
    59a4:	cf 92       	push	r12
    59a6:	df 92       	push	r13
    59a8:	ef 92       	push	r14
    59aa:	ff 92       	push	r15
    59ac:	0f 93       	push	r16
    59ae:	1f 93       	push	r17
    59b0:	cf 93       	push	r28
    59b2:	df 93       	push	r29
    59b4:	00 d0       	rcall	.+0      	; 0x59b6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj+0x1a>
    59b6:	00 d0       	rcall	.+0      	; 0x59b8 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj+0x1c>
    59b8:	cd b7       	in	r28, 0x3d	; 61
    59ba:	de b7       	in	r29, 0x3e	; 62
    59bc:	7c 01       	movw	r14, r24
    59be:	fb 01       	movw	r30, r22
    59c0:	94 2e       	mov	r9, r20
    59c2:	85 2e       	mov	r8, r21
    59c4:	69 01       	movw	r12, r18
    59c6:	58 01       	movw	r10, r16
    59c8:	83 e1       	ldi	r24, 0x13	; 19
    59ca:	89 83       	std	Y+1, r24	; 0x01
    59cc:	82 81       	ldd	r24, Z+2	; 0x02
    59ce:	8a 83       	std	Y+2, r24	; 0x02
    59d0:	81 81       	ldd	r24, Z+1	; 0x01
    59d2:	8b 83       	std	Y+3, r24	; 0x03
    59d4:	80 81       	ld	r24, Z
    59d6:	8c 83       	std	Y+4, r24	; 0x04
    59d8:	10 e1       	ldi	r17, 0x10	; 16
    59da:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    59de:	ce 01       	movw	r24, r28
    59e0:	01 96       	adiw	r24, 0x01	; 1
    59e2:	0e 94 9b 2c 	call	0x5936	; 0x5936 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.2.constprop.8>
    59e6:	10 93 65 04 	sts	0x0465, r17	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    59ea:	6a e0       	ldi	r22, 0x0A	; 10
    59ec:	70 e0       	ldi	r23, 0x00	; 0
    59ee:	c7 01       	movw	r24, r14
    59f0:	87 5d       	subi	r24, 0xD7	; 215
    59f2:	9e 4e       	sbci	r25, 0xEE	; 238
    59f4:	0e 94 4d 2c 	call	0x589a	; 0x589a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1>
    59f8:	f8 2e       	mov	r15, r24
    59fa:	88 23       	and	r24, r24
    59fc:	91 f0       	breq	.+36     	; 0x5a22 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj+0x86>
    59fe:	1b 82       	std	Y+3, r1	; 0x03
    5a00:	1c 82       	std	Y+4, r1	; 0x04
    5a02:	83 e0       	ldi	r24, 0x03	; 3
    5a04:	89 83       	std	Y+1, r24	; 0x01
    5a06:	8a 82       	std	Y+2, r8	; 0x02
    5a08:	9b 82       	std	Y+3, r9	; 0x03
    5a0a:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    5a0e:	ce 01       	movw	r24, r28
    5a10:	01 96       	adiw	r24, 0x01	; 1
    5a12:	0e 94 9b 2c 	call	0x5936	; 0x5936 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SPI_writeEPKhj.isra.2.constprop.8>
    5a16:	b5 01       	movw	r22, r10
    5a18:	c6 01       	movw	r24, r12
    5a1a:	0e 94 8a 2c 	call	0x5914	; 0x5914 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8SPI_readEPhj.isra.5>
    5a1e:	10 93 65 04 	sts	0x0465, r17	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    5a22:	8f 2d       	mov	r24, r15
    5a24:	24 96       	adiw	r28, 0x04	; 4
    5a26:	cd bf       	out	0x3d, r28	; 61
    5a28:	de bf       	out	0x3e, r29	; 62
    5a2a:	df 91       	pop	r29
    5a2c:	cf 91       	pop	r28
    5a2e:	1f 91       	pop	r17
    5a30:	0f 91       	pop	r16
    5a32:	ff 90       	pop	r15
    5a34:	ef 90       	pop	r14
    5a36:	df 90       	pop	r13
    5a38:	cf 90       	pop	r12
    5a3a:	bf 90       	pop	r11
    5a3c:	af 90       	pop	r10
    5a3e:	9f 90       	pop	r9
    5a40:	8f 90       	pop	r8
    5a42:	08 95       	ret

00005a44 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE19NAND_CheckBadBlocksEPjh>:
    5a44:	6f 92       	push	r6
    5a46:	7f 92       	push	r7
    5a48:	8f 92       	push	r8
    5a4a:	9f 92       	push	r9
    5a4c:	af 92       	push	r10
    5a4e:	bf 92       	push	r11
    5a50:	cf 92       	push	r12
    5a52:	df 92       	push	r13
    5a54:	ef 92       	push	r14
    5a56:	ff 92       	push	r15
    5a58:	0f 93       	push	r16
    5a5a:	1f 93       	push	r17
    5a5c:	cf 93       	push	r28
    5a5e:	df 93       	push	r29
    5a60:	00 d0       	rcall	.+0      	; 0x5a62 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE19NAND_CheckBadBlocksEPjh+0x1e>
    5a62:	00 d0       	rcall	.+0      	; 0x5a64 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE19NAND_CheckBadBlocksEPjh+0x20>
    5a64:	cd b7       	in	r28, 0x3d	; 61
    5a66:	de b7       	in	r29, 0x3e	; 62
    5a68:	5c 01       	movw	r10, r24
    5a6a:	4b 01       	movw	r8, r22
    5a6c:	74 2e       	mov	r7, r20
    5a6e:	89 81       	ldd	r24, Y+1	; 0x01
    5a70:	80 7c       	andi	r24, 0xC0	; 192
    5a72:	89 83       	std	Y+1, r24	; 0x01
    5a74:	81 e3       	ldi	r24, 0x31	; 49
    5a76:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5a7a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5a7e:	f1 2c       	mov	r15, r1
    5a80:	e1 2c       	mov	r14, r1
    5a82:	d1 2c       	mov	r13, r1
    5a84:	c1 2c       	mov	r12, r1
    5a86:	61 2c       	mov	r6, r1
    5a88:	89 81       	ldd	r24, Y+1	; 0x01
    5a8a:	8f 73       	andi	r24, 0x3F	; 63
    5a8c:	9e 2d       	mov	r25, r14
    5a8e:	92 95       	swap	r25
    5a90:	99 0f       	add	r25, r25
    5a92:	99 0f       	add	r25, r25
    5a94:	90 7c       	andi	r25, 0xC0	; 192
    5a96:	89 2b       	or	r24, r25
    5a98:	89 83       	std	Y+1, r24	; 0x01
    5a9a:	8e 2d       	mov	r24, r14
    5a9c:	86 95       	lsr	r24
    5a9e:	86 95       	lsr	r24
    5aa0:	9f 2d       	mov	r25, r15
    5aa2:	92 95       	swap	r25
    5aa4:	99 0f       	add	r25, r25
    5aa6:	99 0f       	add	r25, r25
    5aa8:	90 7c       	andi	r25, 0xC0	; 192
    5aaa:	89 2b       	or	r24, r25
    5aac:	8a 83       	std	Y+2, r24	; 0x02
    5aae:	f2 fa       	bst	r15, 2
    5ab0:	99 27       	eor	r25, r25
    5ab2:	90 f9       	bld	r25, 0
    5ab4:	8b 81       	ldd	r24, Y+3	; 0x03
    5ab6:	8e 7f       	andi	r24, 0xFE	; 254
    5ab8:	89 2b       	or	r24, r25
    5aba:	8b 83       	std	Y+3, r24	; 0x03
    5abc:	1c 82       	std	Y+4, r1	; 0x04
    5abe:	01 e0       	ldi	r16, 0x01	; 1
    5ac0:	10 e0       	ldi	r17, 0x00	; 0
    5ac2:	9e 01       	movw	r18, r28
    5ac4:	2c 5f       	subi	r18, 0xFC	; 252
    5ac6:	3f 4f       	sbci	r19, 0xFF	; 255
    5ac8:	40 e0       	ldi	r20, 0x00	; 0
    5aca:	50 e1       	ldi	r21, 0x10	; 16
    5acc:	be 01       	movw	r22, r28
    5ace:	6f 5f       	subi	r22, 0xFF	; 255
    5ad0:	7f 4f       	sbci	r23, 0xFF	; 255
    5ad2:	c5 01       	movw	r24, r10
    5ad4:	0e 94 ce 2c 	call	0x599c	; 0x599c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj>
    5ad8:	8c 81       	ldd	r24, Y+4	; 0x04
    5ada:	8f 3f       	cpi	r24, 0xFF	; 255
    5adc:	59 f1       	breq	.+86     	; 0x5b34 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE19NAND_CheckBadBlocksEPjh+0xf0>
    5ade:	11 e0       	ldi	r17, 0x01	; 1
    5ae0:	16 0d       	add	r17, r6
    5ae2:	e6 2d       	mov	r30, r6
    5ae4:	f0 e0       	ldi	r31, 0x00	; 0
    5ae6:	ee 0f       	add	r30, r30
    5ae8:	ff 1f       	adc	r31, r31
    5aea:	e8 0d       	add	r30, r8
    5aec:	f9 1d       	adc	r31, r9
    5aee:	c0 82       	st	Z, r12
    5af0:	d1 82       	std	Z+1, r13	; 0x01
    5af2:	d5 01       	movw	r26, r10
    5af4:	ed 91       	ld	r30, X+
    5af6:	fc 91       	ld	r31, X
    5af8:	30 97       	sbiw	r30, 0x00	; 0
    5afa:	19 f0       	breq	.+6      	; 0x5b02 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE19NAND_CheckBadBlocksEPjh+0xbe>
    5afc:	80 e0       	ldi	r24, 0x00	; 0
    5afe:	92 e0       	ldi	r25, 0x02	; 2
    5b00:	09 95       	icall
    5b02:	17 11       	cpse	r17, r7
    5b04:	16 c0       	rjmp	.+44     	; 0x5b32 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE19NAND_CheckBadBlocksEPjh+0xee>
    5b06:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5b0a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5b0e:	24 96       	adiw	r28, 0x04	; 4
    5b10:	cd bf       	out	0x3d, r28	; 61
    5b12:	de bf       	out	0x3e, r29	; 62
    5b14:	df 91       	pop	r29
    5b16:	cf 91       	pop	r28
    5b18:	1f 91       	pop	r17
    5b1a:	0f 91       	pop	r16
    5b1c:	ff 90       	pop	r15
    5b1e:	ef 90       	pop	r14
    5b20:	df 90       	pop	r13
    5b22:	cf 90       	pop	r12
    5b24:	bf 90       	pop	r11
    5b26:	af 90       	pop	r10
    5b28:	9f 90       	pop	r9
    5b2a:	8f 90       	pop	r8
    5b2c:	7f 90       	pop	r7
    5b2e:	6f 90       	pop	r6
    5b30:	08 95       	ret
    5b32:	61 2e       	mov	r6, r17
    5b34:	bf ef       	ldi	r27, 0xFF	; 255
    5b36:	cb 1a       	sub	r12, r27
    5b38:	db 0a       	sbc	r13, r27
    5b3a:	8f ef       	ldi	r24, 0xFF	; 255
    5b3c:	e8 1a       	sub	r14, r24
    5b3e:	f8 0a       	sbc	r15, r24
    5b40:	a7 e0       	ldi	r26, 0x07	; 7
    5b42:	fa 22       	and	r15, r26
    5b44:	c1 14       	cp	r12, r1
    5b46:	b8 e0       	ldi	r27, 0x08	; 8
    5b48:	db 06       	cpc	r13, r27
    5b4a:	09 f0       	breq	.+2      	; 0x5b4e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE19NAND_CheckBadBlocksEPjh+0x10a>
    5b4c:	9d cf       	rjmp	.-198    	; 0x5a88 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE19NAND_CheckBadBlocksEPjh+0x44>
    5b4e:	db cf       	rjmp	.-74     	; 0x5b06 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE19NAND_CheckBadBlocksEPjh+0xc2>

00005b50 <_Z18NAND_ReadBadBlocksPvh>:
    5b50:	1f 93       	push	r17
    5b52:	cf 93       	push	r28
    5b54:	df 93       	push	r29
    5b56:	ec 01       	movw	r28, r24
    5b58:	16 2f       	mov	r17, r22
    5b5a:	46 2f       	mov	r20, r22
    5b5c:	50 e0       	ldi	r21, 0x00	; 0
    5b5e:	44 0f       	add	r20, r20
    5b60:	55 1f       	adc	r21, r21
    5b62:	6f ef       	ldi	r22, 0xFF	; 255
    5b64:	70 e0       	ldi	r23, 0x00	; 0
    5b66:	ce 01       	movw	r24, r28
    5b68:	0e 94 63 32 	call	0x64c6	; 0x64c6 <memset>
    5b6c:	41 2f       	mov	r20, r17
    5b6e:	be 01       	movw	r22, r28
    5b70:	82 ea       	ldi	r24, 0xA2	; 162
    5b72:	92 e4       	ldi	r25, 0x42	; 66
    5b74:	df 91       	pop	r29
    5b76:	cf 91       	pop	r28
    5b78:	1f 91       	pop	r17
    5b7a:	0c 94 22 2d 	jmp	0x5a44	; 0x5a44 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE19NAND_CheckBadBlocksEPjh>

00005b7e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE20NAND_Read_Param_PageEP12param_page_t>:
    5b7e:	cf 92       	push	r12
    5b80:	df 92       	push	r13
    5b82:	ef 92       	push	r14
    5b84:	ff 92       	push	r15
    5b86:	0f 93       	push	r16
    5b88:	1f 93       	push	r17
    5b8a:	cf 93       	push	r28
    5b8c:	df 93       	push	r29
    5b8e:	cd b7       	in	r28, 0x3d	; 61
    5b90:	de b7       	in	r29, 0x3e	; 62
    5b92:	c4 58       	subi	r28, 0x84	; 132
    5b94:	d1 09       	sbc	r29, r1
    5b96:	cd bf       	out	0x3d, r28	; 61
    5b98:	de bf       	out	0x3e, r29	; 62
    5b9a:	6c 01       	movw	r12, r24
    5b9c:	7b 01       	movw	r14, r22
    5b9e:	ce 57       	subi	r28, 0x7E	; 126
    5ba0:	df 4f       	sbci	r29, 0xFF	; 255
    5ba2:	18 82       	st	Y, r1
    5ba4:	19 82       	std	Y+1, r1	; 0x01
    5ba6:	1a 82       	std	Y+2, r1	; 0x02
    5ba8:	c2 58       	subi	r28, 0x82	; 130
    5baa:	d0 40       	sbci	r29, 0x00	; 0
    5bac:	81 e0       	ldi	r24, 0x01	; 1
    5bae:	ce 57       	subi	r28, 0x7E	; 126
    5bb0:	df 4f       	sbci	r29, 0xFF	; 255
    5bb2:	88 83       	st	Y, r24
    5bb4:	c2 58       	subi	r28, 0x82	; 130
    5bb6:	d0 40       	sbci	r29, 0x00	; 0
    5bb8:	81 e3       	ldi	r24, 0x31	; 49
    5bba:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5bbe:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5bc2:	80 e5       	ldi	r24, 0x50	; 80
    5bc4:	0e 94 ad 2c 	call	0x595a	; 0x595a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.0.constprop.9>
    5bc8:	01 e8       	ldi	r16, 0x81	; 129
    5bca:	10 e0       	ldi	r17, 0x00	; 0
    5bcc:	9e 01       	movw	r18, r28
    5bce:	2f 5f       	subi	r18, 0xFF	; 255
    5bd0:	3f 4f       	sbci	r19, 0xFF	; 255
    5bd2:	50 e0       	ldi	r21, 0x00	; 0
    5bd4:	40 e0       	ldi	r20, 0x00	; 0
    5bd6:	be 01       	movw	r22, r28
    5bd8:	6e 57       	subi	r22, 0x7E	; 126
    5bda:	7f 4f       	sbci	r23, 0xFF	; 255
    5bdc:	c6 01       	movw	r24, r12
    5bde:	0e 94 ce 2c 	call	0x599c	; 0x599c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE8PageReadEP8RowAddrsjPhj>
    5be2:	18 2f       	mov	r17, r24
    5be4:	80 e1       	ldi	r24, 0x10	; 16
    5be6:	0e 94 ad 2c 	call	0x595a	; 0x595a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE10SetFeatureEhh.isra.0.constprop.9>
    5bea:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5bee:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5bf2:	11 23       	and	r17, r17
    5bf4:	09 f4       	brne	.+2      	; 0x5bf8 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE20NAND_Read_Param_PageEP12param_page_t+0x7a>
    5bf6:	a7 c0       	rjmp	.+334    	; 0x5d46 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE20NAND_Read_Param_PageEP12param_page_t+0x1c8>
    5bf8:	44 e0       	ldi	r20, 0x04	; 4
    5bfa:	50 e0       	ldi	r21, 0x00	; 0
    5bfc:	be 01       	movw	r22, r28
    5bfe:	6f 5f       	subi	r22, 0xFF	; 255
    5c00:	7f 4f       	sbci	r23, 0xFF	; 255
    5c02:	c7 01       	movw	r24, r14
    5c04:	0e 94 6a 32 	call	0x64d4	; 0x64d4 <strncpy>
    5c08:	f7 01       	movw	r30, r14
    5c0a:	14 82       	std	Z+4, r1	; 0x04
    5c0c:	8d 81       	ldd	r24, Y+5	; 0x05
    5c0e:	9e 81       	ldd	r25, Y+6	; 0x06
    5c10:	85 83       	std	Z+5, r24	; 0x05
    5c12:	96 83       	std	Z+6, r25	; 0x06
    5c14:	8f 81       	ldd	r24, Y+7	; 0x07
    5c16:	98 85       	ldd	r25, Y+8	; 0x08
    5c18:	87 83       	std	Z+7, r24	; 0x07
    5c1a:	90 87       	std	Z+8, r25	; 0x08
    5c1c:	89 85       	ldd	r24, Y+9	; 0x09
    5c1e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5c20:	81 87       	std	Z+9, r24	; 0x09
    5c22:	92 87       	std	Z+10, r25	; 0x0a
    5c24:	4c e0       	ldi	r20, 0x0C	; 12
    5c26:	50 e0       	ldi	r21, 0x00	; 0
    5c28:	be 01       	movw	r22, r28
    5c2a:	6f 5d       	subi	r22, 0xDF	; 223
    5c2c:	7f 4f       	sbci	r23, 0xFF	; 255
    5c2e:	c7 01       	movw	r24, r14
    5c30:	0b 96       	adiw	r24, 0x0b	; 11
    5c32:	0e 94 6a 32 	call	0x64d4	; 0x64d4 <strncpy>
    5c36:	f7 01       	movw	r30, r14
    5c38:	17 8a       	std	Z+23, r1	; 0x17
    5c3a:	44 e1       	ldi	r20, 0x14	; 20
    5c3c:	50 e0       	ldi	r21, 0x00	; 0
    5c3e:	be 01       	movw	r22, r28
    5c40:	63 5d       	subi	r22, 0xD3	; 211
    5c42:	7f 4f       	sbci	r23, 0xFF	; 255
    5c44:	c7 01       	movw	r24, r14
    5c46:	48 96       	adiw	r24, 0x18	; 24
    5c48:	0e 94 6a 32 	call	0x64d4	; 0x64d4 <strncpy>
    5c4c:	f7 01       	movw	r30, r14
    5c4e:	14 a6       	std	Z+44, r1	; 0x2c
    5c50:	22 96       	adiw	r28, 0x02	; 2
    5c52:	8f ad       	ldd	r24, Y+63	; 0x3f
    5c54:	22 97       	sbiw	r28, 0x02	; 2
    5c56:	85 a7       	std	Z+45, r24	; 0x2d
    5c58:	24 96       	adiw	r28, 0x04	; 4
    5c5a:	8e ad       	ldd	r24, Y+62	; 0x3e
    5c5c:	9f ad       	ldd	r25, Y+63	; 0x3f
    5c5e:	24 97       	sbiw	r28, 0x04	; 4
    5c60:	86 a7       	std	Z+46, r24	; 0x2e
    5c62:	97 a7       	std	Z+47, r25	; 0x2f
    5c64:	65 96       	adiw	r28, 0x15	; 21
    5c66:	8c ad       	ldd	r24, Y+60	; 0x3c
    5c68:	9d ad       	ldd	r25, Y+61	; 0x3d
    5c6a:	ae ad       	ldd	r26, Y+62	; 0x3e
    5c6c:	bf ad       	ldd	r27, Y+63	; 0x3f
    5c6e:	65 97       	sbiw	r28, 0x15	; 21
    5c70:	80 ab       	std	Z+48, r24	; 0x30
    5c72:	91 ab       	std	Z+49, r25	; 0x31
    5c74:	a2 ab       	std	Z+50, r26	; 0x32
    5c76:	b3 ab       	std	Z+51, r27	; 0x33
    5c78:	67 96       	adiw	r28, 0x17	; 23
    5c7a:	8e ad       	ldd	r24, Y+62	; 0x3e
    5c7c:	9f ad       	ldd	r25, Y+63	; 0x3f
    5c7e:	67 97       	sbiw	r28, 0x17	; 23
    5c80:	84 ab       	std	Z+52, r24	; 0x34
    5c82:	95 ab       	std	Z+53, r25	; 0x35
    5c84:	6b 96       	adiw	r28, 0x1b	; 27
    5c86:	8c ad       	ldd	r24, Y+60	; 0x3c
    5c88:	9d ad       	ldd	r25, Y+61	; 0x3d
    5c8a:	ae ad       	ldd	r26, Y+62	; 0x3e
    5c8c:	bf ad       	ldd	r27, Y+63	; 0x3f
    5c8e:	6b 97       	sbiw	r28, 0x1b	; 27
    5c90:	86 ab       	std	Z+54, r24	; 0x36
    5c92:	97 ab       	std	Z+55, r25	; 0x37
    5c94:	a0 af       	std	Z+56, r26	; 0x38
    5c96:	b1 af       	std	Z+57, r27	; 0x39
    5c98:	6d 96       	adiw	r28, 0x1d	; 29
    5c9a:	8e ad       	ldd	r24, Y+62	; 0x3e
    5c9c:	9f ad       	ldd	r25, Y+63	; 0x3f
    5c9e:	6d 97       	sbiw	r28, 0x1d	; 29
    5ca0:	82 af       	std	Z+58, r24	; 0x3a
    5ca2:	93 af       	std	Z+59, r25	; 0x3b
    5ca4:	a1 96       	adiw	r28, 0x21	; 33
    5ca6:	8c ad       	ldd	r24, Y+60	; 0x3c
    5ca8:	9d ad       	ldd	r25, Y+61	; 0x3d
    5caa:	ae ad       	ldd	r26, Y+62	; 0x3e
    5cac:	bf ad       	ldd	r27, Y+63	; 0x3f
    5cae:	a1 97       	sbiw	r28, 0x21	; 33
    5cb0:	84 af       	std	Z+60, r24	; 0x3c
    5cb2:	95 af       	std	Z+61, r25	; 0x3d
    5cb4:	a6 af       	std	Z+62, r26	; 0x3e
    5cb6:	b7 af       	std	Z+63, r27	; 0x3f
    5cb8:	e0 5c       	subi	r30, 0xC0	; 192
    5cba:	ff 4f       	sbci	r31, 0xFF	; 255
    5cbc:	a5 96       	adiw	r28, 0x25	; 37
    5cbe:	8c ad       	ldd	r24, Y+60	; 0x3c
    5cc0:	9d ad       	ldd	r25, Y+61	; 0x3d
    5cc2:	ae ad       	ldd	r26, Y+62	; 0x3e
    5cc4:	bf ad       	ldd	r27, Y+63	; 0x3f
    5cc6:	a5 97       	sbiw	r28, 0x25	; 37
    5cc8:	80 83       	st	Z, r24
    5cca:	91 83       	std	Z+1, r25	; 0x01
    5ccc:	a2 83       	std	Z+2, r26	; 0x02
    5cce:	b3 83       	std	Z+3, r27	; 0x03
    5cd0:	34 96       	adiw	r30, 0x04	; 4
    5cd2:	a6 96       	adiw	r28, 0x26	; 38
    5cd4:	8f ad       	ldd	r24, Y+63	; 0x3f
    5cd6:	a6 97       	sbiw	r28, 0x26	; 38
    5cd8:	80 83       	st	Z, r24
    5cda:	31 96       	adiw	r30, 0x01	; 1
    5cdc:	a7 96       	adiw	r28, 0x27	; 39
    5cde:	8f ad       	ldd	r24, Y+63	; 0x3f
    5ce0:	a7 97       	sbiw	r28, 0x27	; 39
    5ce2:	80 83       	st	Z, r24
    5ce4:	31 96       	adiw	r30, 0x01	; 1
    5ce6:	a8 96       	adiw	r28, 0x28	; 40
    5ce8:	8f ad       	ldd	r24, Y+63	; 0x3f
    5cea:	a8 97       	sbiw	r28, 0x28	; 40
    5cec:	80 83       	st	Z, r24
    5cee:	31 96       	adiw	r30, 0x01	; 1
    5cf0:	aa 96       	adiw	r28, 0x2a	; 42
    5cf2:	8e ad       	ldd	r24, Y+62	; 0x3e
    5cf4:	9f ad       	ldd	r25, Y+63	; 0x3f
    5cf6:	aa 97       	sbiw	r28, 0x2a	; 42
    5cf8:	80 83       	st	Z, r24
    5cfa:	91 83       	std	Z+1, r25	; 0x01
    5cfc:	32 96       	adiw	r30, 0x02	; 2
    5cfe:	ac 96       	adiw	r28, 0x2c	; 44
    5d00:	8e ad       	ldd	r24, Y+62	; 0x3e
    5d02:	9f ad       	ldd	r25, Y+63	; 0x3f
    5d04:	ac 97       	sbiw	r28, 0x2c	; 44
    5d06:	80 83       	st	Z, r24
    5d08:	91 83       	std	Z+1, r25	; 0x01
    5d0a:	32 96       	adiw	r30, 0x02	; 2
    5d0c:	ae 96       	adiw	r28, 0x2e	; 46
    5d0e:	8f ad       	ldd	r24, Y+63	; 0x3f
    5d10:	ae 97       	sbiw	r28, 0x2e	; 46
    5d12:	80 83       	st	Z, r24
    5d14:	33 96       	adiw	r30, 0x03	; 3
    5d16:	e0 96       	adiw	r28, 0x30	; 48
    5d18:	8f ad       	ldd	r24, Y+63	; 0x3f
    5d1a:	e0 97       	sbiw	r28, 0x30	; 48
    5d1c:	80 83       	st	Z, r24
    5d1e:	31 96       	adiw	r30, 0x01	; 1
    5d20:	e1 96       	adiw	r28, 0x31	; 49
    5d22:	8f ad       	ldd	r24, Y+63	; 0x3f
    5d24:	e1 97       	sbiw	r28, 0x31	; 49
    5d26:	80 83       	st	Z, r24
    5d28:	31 96       	adiw	r30, 0x01	; 1
    5d2a:	e2 96       	adiw	r28, 0x32	; 50
    5d2c:	8f ad       	ldd	r24, Y+63	; 0x3f
    5d2e:	e2 97       	sbiw	r28, 0x32	; 50
    5d30:	80 83       	st	Z, r24
    5d32:	31 96       	adiw	r30, 0x01	; 1
    5d34:	e3 96       	adiw	r28, 0x33	; 51
    5d36:	8f ad       	ldd	r24, Y+63	; 0x3f
    5d38:	e3 97       	sbiw	r28, 0x33	; 51
    5d3a:	80 83       	st	Z, r24
    5d3c:	31 96       	adiw	r30, 0x01	; 1
    5d3e:	e4 96       	adiw	r28, 0x34	; 52
    5d40:	8f ad       	ldd	r24, Y+63	; 0x3f
    5d42:	e4 97       	sbiw	r28, 0x34	; 52
    5d44:	80 83       	st	Z, r24
    5d46:	81 2f       	mov	r24, r17
    5d48:	cc 57       	subi	r28, 0x7C	; 124
    5d4a:	df 4f       	sbci	r29, 0xFF	; 255
    5d4c:	cd bf       	out	0x3d, r28	; 61
    5d4e:	de bf       	out	0x3e, r29	; 62
    5d50:	df 91       	pop	r29
    5d52:	cf 91       	pop	r28
    5d54:	1f 91       	pop	r17
    5d56:	0f 91       	pop	r16
    5d58:	ff 90       	pop	r15
    5d5a:	ef 90       	pop	r14
    5d5c:	df 90       	pop	r13
    5d5e:	cf 90       	pop	r12
    5d60:	08 95       	ret

00005d62 <_Z14NAND_ReadModelPv>:
    5d62:	ff 92       	push	r15
    5d64:	0f 93       	push	r16
    5d66:	1f 93       	push	r17
    5d68:	cf 93       	push	r28
    5d6a:	df 93       	push	r29
    5d6c:	cd b7       	in	r28, 0x3d	; 61
    5d6e:	de b7       	in	r29, 0x3e	; 62
    5d70:	c3 55       	subi	r28, 0x53	; 83
    5d72:	d1 09       	sbc	r29, r1
    5d74:	cd bf       	out	0x3d, r28	; 61
    5d76:	de bf       	out	0x3e, r29	; 62
    5d78:	8c 01       	movw	r16, r24
    5d7a:	be 01       	movw	r22, r28
    5d7c:	6f 5f       	subi	r22, 0xFF	; 255
    5d7e:	7f 4f       	sbci	r23, 0xFF	; 255
    5d80:	82 ea       	ldi	r24, 0xA2	; 162
    5d82:	92 e4       	ldi	r25, 0x42	; 66
    5d84:	0e 94 bf 2d 	call	0x5b7e	; 0x5b7e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE20NAND_Read_Param_PageEP12param_page_t>
    5d88:	f8 2e       	mov	r15, r24
    5d8a:	88 23       	and	r24, r24
    5d8c:	91 f1       	breq	.+100    	; 0x5df2 <_Z14NAND_ReadModelPv+0x90>
    5d8e:	47 e1       	ldi	r20, 0x17	; 23
    5d90:	50 e0       	ldi	r21, 0x00	; 0
    5d92:	6f ef       	ldi	r22, 0xFF	; 255
    5d94:	70 e0       	ldi	r23, 0x00	; 0
    5d96:	c8 01       	movw	r24, r16
    5d98:	0c 96       	adiw	r24, 0x0c	; 12
    5d9a:	0e 94 63 32 	call	0x64c6	; 0x64c6 <memset>
    5d9e:	8d e0       	ldi	r24, 0x0D	; 13
    5da0:	fe 01       	movw	r30, r28
    5da2:	3c 96       	adiw	r30, 0x0c	; 12
    5da4:	d8 01       	movw	r26, r16
    5da6:	01 90       	ld	r0, Z+
    5da8:	0d 92       	st	X+, r0
    5daa:	8a 95       	dec	r24
    5dac:	e1 f7       	brne	.-8      	; 0x5da6 <_Z14NAND_ReadModelPv+0x44>
    5dae:	85 e1       	ldi	r24, 0x15	; 21
    5db0:	fe 01       	movw	r30, r28
    5db2:	79 96       	adiw	r30, 0x19	; 25
    5db4:	d8 01       	movw	r26, r16
    5db6:	1d 96       	adiw	r26, 0x0d	; 13
    5db8:	01 90       	ld	r0, Z+
    5dba:	0d 92       	st	X+, r0
    5dbc:	8a 95       	dec	r24
    5dbe:	e1 f7       	brne	.-8      	; 0x5db8 <_Z14NAND_ReadModelPv+0x56>
    5dc0:	89 a9       	ldd	r24, Y+49	; 0x31
    5dc2:	9a a9       	ldd	r25, Y+50	; 0x32
    5dc4:	f8 01       	movw	r30, r16
    5dc6:	82 a3       	std	Z+34, r24	; 0x22
    5dc8:	93 a3       	std	Z+35, r25	; 0x23
    5dca:	8d a9       	ldd	r24, Y+53	; 0x35
    5dcc:	9e a9       	ldd	r25, Y+54	; 0x36
    5dce:	84 a3       	std	Z+36, r24	; 0x24
    5dd0:	95 a3       	std	Z+37, r25	; 0x25
    5dd2:	8d ad       	ldd	r24, Y+61	; 0x3d
    5dd4:	86 a3       	std	Z+38, r24	; 0x26
    5dd6:	23 96       	adiw	r28, 0x03	; 3
    5dd8:	8e ad       	ldd	r24, Y+62	; 0x3e
    5dda:	9f ad       	ldd	r25, Y+63	; 0x3f
    5ddc:	23 97       	sbiw	r28, 0x03	; 3
    5dde:	87 a3       	std	Z+39, r24	; 0x27
    5de0:	90 a7       	std	Z+40, r25	; 0x28
    5de2:	29 96       	adiw	r28, 0x09	; 9
    5de4:	8f ad       	ldd	r24, Y+63	; 0x3f
    5de6:	29 97       	sbiw	r28, 0x09	; 9
    5de8:	81 a7       	std	Z+41, r24	; 0x29
    5dea:	2d 96       	adiw	r28, 0x0d	; 13
    5dec:	8f ad       	ldd	r24, Y+63	; 0x3f
    5dee:	2d 97       	sbiw	r28, 0x0d	; 13
    5df0:	82 a7       	std	Z+42, r24	; 0x2a
    5df2:	8f 2d       	mov	r24, r15
    5df4:	cd 5a       	subi	r28, 0xAD	; 173
    5df6:	df 4f       	sbci	r29, 0xFF	; 255
    5df8:	cd bf       	out	0x3d, r28	; 61
    5dfa:	de bf       	out	0x3e, r29	; 62
    5dfc:	df 91       	pop	r29
    5dfe:	cf 91       	pop	r28
    5e00:	1f 91       	pop	r17
    5e02:	0f 91       	pop	r16
    5e04:	ff 90       	pop	r15
    5e06:	08 95       	ret

00005e08 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv>:
            if (Callback != NULL) Callback(NAND_BAD_RESTORE_2); 
            return false;
        }
    }		
	
    bool NAND_CheckFormat(void)
    5e08:	2f 92       	push	r2
    5e0a:	3f 92       	push	r3
    5e0c:	4f 92       	push	r4
    5e0e:	5f 92       	push	r5
    5e10:	6f 92       	push	r6
    5e12:	7f 92       	push	r7
    5e14:	8f 92       	push	r8
    5e16:	9f 92       	push	r9
    5e18:	af 92       	push	r10
    5e1a:	bf 92       	push	r11
    5e1c:	cf 92       	push	r12
    5e1e:	df 92       	push	r13
    5e20:	ef 92       	push	r14
    5e22:	ff 92       	push	r15
    5e24:	0f 93       	push	r16
    5e26:	1f 93       	push	r17
    5e28:	cf 93       	push	r28
    5e2a:	df 93       	push	r29
    5e2c:	cd b7       	in	r28, 0x3d	; 61
    5e2e:	de b7       	in	r29, 0x3e	; 62
    5e30:	2c 97       	sbiw	r28, 0x0c	; 12
    5e32:	cd bf       	out	0x3d, r28	; 61
    5e34:	de bf       	out	0x3e, r29	; 62
    5e36:	8c 01       	movw	r16, r24
	{
		PCS_1.OUTSET = 1 << bitCS1; 
	}		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    // Enable Double Speed: enabled 
    5e38:	81 e3       	ldi	r24, 0x31	; 49
    5e3a:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   // Data Order Setting: disabled 
			| 1 << SPI_ENABLE_bp // Enable Module: enabled 
			| 1 << SPI_MASTER_bp // SPI module in master mode 
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    5e3e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    }		
	
    bool NAND_CheckFormat(void)
	{
		init();
		RowAddrs a ={.page =0, .block=NUM_BLOCKS-1};
    5e42:	80 ec       	ldi	r24, 0xC0	; 192
    5e44:	8d 83       	std	Y+5, r24	; 0x05
    5e46:	8f ef       	ldi	r24, 0xFF	; 255
    5e48:	8e 83       	std	Y+6, r24	; 0x06
    5e4a:	8f 81       	ldd	r24, Y+7	; 0x07
    5e4c:	81 60       	ori	r24, 0x01	; 1
    5e4e:	8f 83       	std	Y+7, r24	; 0x07
    5e50:	81 2c       	mov	r8, r1
    5e52:	88 e0       	ldi	r24, 0x08	; 8
    5e54:	98 2e       	mov	r9, r24
		uint16_t cnt = 0;
		reis_t cur;
		reis_t old;
		uint16_t badzaezd = 0;
		uint16_t badblcnt = 0;
		bool first = true;
    5e56:	61 e0       	ldi	r22, 0x01	; 1
    5e58:	6c 87       	std	Y+12, r22	; 0x0c
		RowAddrs a ={.page =0, .block=NUM_BLOCKS-1};
		uint16_t cnt = 0;
		reis_t cur;
		reis_t old;
		uint16_t badzaezd = 0;
		uint16_t badblcnt = 0;
    5e5a:	f1 2c       	mov	r15, r1
    5e5c:	e1 2c       	mov	r14, r1
		init();
		RowAddrs a ={.page =0, .block=NUM_BLOCKS-1};
		uint16_t cnt = 0;
		reis_t cur;
		reis_t old;
		uint16_t badzaezd = 0;
    5e5e:	b1 2c       	mov	r11, r1
    5e60:	a1 2c       	mov	r10, r1
    5e62:	c8 01       	movw	r24, r16
    5e64:	84 5f       	subi	r24, 0xF4	; 244
    5e66:	9e 4e       	sbci	r25, 0xEE	; 238
    5e68:	88 87       	std	Y+8, r24	; 0x08
    5e6a:	99 87       	std	Y+9, r25	; 0x09
				_assignRes(cur,a);
			}
			else if (LastReis.reis == cur.reis)
			{
				if (cur.block == 0) LastReis.startBlock = a.block;
				else if (cur.block > LastReis.blocks) 
    5e6c:	38 01       	movw	r6, r16
    5e6e:	92 ef       	ldi	r25, 0xF2	; 242
    5e70:	69 1a       	sub	r6, r25
    5e72:	9e ee       	ldi	r25, 0xEE	; 238
    5e74:	79 0a       	sbc	r7, r25
				{
					LastReis.blocks = cur.block;
					LastReis.endBlock = a.block;
    5e76:	d8 01       	movw	r26, r16
    5e78:	ae 5e       	subi	r26, 0xEE	; 238
    5e7a:	be 4e       	sbci	r27, 0xEE	; 238
    5e7c:	aa 87       	std	Y+10, r26	; 0x0a
    5e7e:	bb 87       	std	Y+11, r27	; 0x0b
			{
				_assignRes(cur,a);
			}
			else if (LastReis.reis == cur.reis)
			{
				if (cur.block == 0) LastReis.startBlock = a.block;
    5e80:	68 01       	movw	r12, r16
    5e82:	b0 ef       	ldi	r27, 0xF0	; 240
    5e84:	cb 1a       	sub	r12, r27
    5e86:	be ee       	ldi	r27, 0xEE	; 238
    5e88:	db 0a       	sbc	r13, r27
		uint16_t badblcnt = 0;
		bool first = true;
		
		while (cnt < NUM_BLOCKS)
		{
			if(SkipBlock(&a,&cur))
    5e8a:	ae 01       	movw	r20, r28
    5e8c:	4f 5f       	subi	r20, 0xFF	; 255
    5e8e:	5f 4f       	sbci	r21, 0xFF	; 255
    5e90:	be 01       	movw	r22, r28
    5e92:	6b 5f       	subi	r22, 0xFB	; 251
    5e94:	7f 4f       	sbci	r23, 0xFF	; 255
    5e96:	c8 01       	movw	r24, r16
    5e98:	0e 94 ce 1c 	call	0x399c	; 0x399c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SkipBlockEP8RowAddrsP6reis_t>
    5e9c:	7d 81       	ldd	r23, Y+5	; 0x05
    5e9e:	ee 81       	ldd	r30, Y+6	; 0x06
    5ea0:	6f 81       	ldd	r22, Y+7	; 0x07
    5ea2:	88 23       	and	r24, r24
    5ea4:	09 f4       	brne	.+2      	; 0x5ea8 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0xa0>
    5ea6:	5a c0       	rjmp	.+180    	; 0x5f5c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x154>
			{
				 a.block--;
    5ea8:	27 2f       	mov	r18, r23
    5eaa:	22 95       	swap	r18
    5eac:	26 95       	lsr	r18
    5eae:	26 95       	lsr	r18
    5eb0:	23 70       	andi	r18, 0x03	; 3
    5eb2:	3e 2f       	mov	r19, r30
    5eb4:	33 0f       	add	r19, r19
    5eb6:	33 0f       	add	r19, r19
    5eb8:	83 2f       	mov	r24, r19
    5eba:	82 2b       	or	r24, r18
    5ebc:	e2 95       	swap	r30
    5ebe:	e6 95       	lsr	r30
    5ec0:	e6 95       	lsr	r30
    5ec2:	e3 70       	andi	r30, 0x03	; 3
    5ec4:	26 2f       	mov	r18, r22
    5ec6:	21 70       	andi	r18, 0x01	; 1
    5ec8:	22 0f       	add	r18, r18
    5eca:	22 0f       	add	r18, r18
    5ecc:	92 2f       	mov	r25, r18
    5ece:	9e 2b       	or	r25, r30
    5ed0:	81 50       	subi	r24, 0x01	; 1
    5ed2:	98 4f       	sbci	r25, 0xF8	; 248
    5ed4:	97 70       	andi	r25, 0x07	; 7
    5ed6:	28 2f       	mov	r18, r24
    5ed8:	22 95       	swap	r18
    5eda:	22 0f       	add	r18, r18
    5edc:	22 0f       	add	r18, r18
    5ede:	20 7c       	andi	r18, 0xC0	; 192
    5ee0:	7f 73       	andi	r23, 0x3F	; 63
    5ee2:	72 2b       	or	r23, r18
    5ee4:	7d 83       	std	Y+5, r23	; 0x05
    5ee6:	29 2f       	mov	r18, r25
    5ee8:	22 95       	swap	r18
    5eea:	22 0f       	add	r18, r18
    5eec:	22 0f       	add	r18, r18
    5eee:	20 7c       	andi	r18, 0xC0	; 192
    5ef0:	86 95       	lsr	r24
    5ef2:	86 95       	lsr	r24
    5ef4:	82 2b       	or	r24, r18
    5ef6:	8e 83       	std	Y+6, r24	; 0x06
    5ef8:	92 fb       	bst	r25, 2
    5efa:	88 27       	eor	r24, r24
    5efc:	80 f9       	bld	r24, 0
    5efe:	6e 7f       	andi	r22, 0xFE	; 254
    5f00:	68 2b       	or	r22, r24
    5f02:	6f 83       	std	Y+7, r22	; 0x07
    5f04:	e1 e0       	ldi	r30, 0x01	; 1
    5f06:	8e 1a       	sub	r8, r30
    5f08:	91 08       	sbc	r9, r1
		reis_t old;
		uint16_t badzaezd = 0;
		uint16_t badblcnt = 0;
		bool first = true;
		
		while (cnt < NUM_BLOCKS)
    5f0a:	09 f0       	breq	.+2      	; 0x5f0e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x106>
    5f0c:	be cf       	rjmp	.-132    	; 0x5e8a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x82>
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    5f0e:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5f12:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
			old = cur;
			a.block--;
			cnt++;
		}
		deinit();	
		LastReis.blocks++;
    5f16:	f8 01       	movw	r30, r16
    5f18:	e2 5f       	subi	r30, 0xF2	; 242
    5f1a:	fe 4e       	sbci	r31, 0xEE	; 238
    5f1c:	80 81       	ld	r24, Z
    5f1e:	91 81       	ldd	r25, Z+1	; 0x01
    5f20:	01 96       	adiw	r24, 0x01	; 1
    5f22:	80 83       	st	Z, r24
    5f24:	91 83       	std	Z+1, r25	; 0x01
        if (Callback != NULL && badblcnt != 0) Callback(NAND_BAD_CH_FORMAT_BLO);
    5f26:	d8 01       	movw	r26, r16
    5f28:	ed 91       	ld	r30, X+
    5f2a:	fc 91       	ld	r31, X
    5f2c:	30 97       	sbiw	r30, 0x00	; 0
    5f2e:	31 f0       	breq	.+12     	; 0x5f3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x134>
    5f30:	e1 14       	cp	r14, r1
    5f32:	f1 04       	cpc	r15, r1
    5f34:	19 f0       	breq	.+6      	; 0x5f3c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x134>
    5f36:	80 e4       	ldi	r24, 0x40	; 64
    5f38:	90 e0       	ldi	r25, 0x00	; 0
    5f3a:	09 95       	icall
        if (Callback != NULL && badzaezd > 1) Callback(NAND_BAD_CH_FORMAT_REI);
    5f3c:	d8 01       	movw	r26, r16
    5f3e:	ed 91       	ld	r30, X+
    5f40:	fc 91       	ld	r31, X
    5f42:	30 97       	sbiw	r30, 0x00	; 0
    5f44:	09 f4       	brne	.+2      	; 0x5f48 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x140>
    5f46:	a6 c0       	rjmp	.+332    	; 0x6094 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x28c>
    5f48:	b2 e0       	ldi	r27, 0x02	; 2
    5f4a:	ab 16       	cp	r10, r27
    5f4c:	b1 04       	cpc	r11, r1
    5f4e:	08 f4       	brcc	.+2      	; 0x5f52 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x14a>
    5f50:	c0 c0       	rjmp	.+384    	; 0x60d2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x2ca>
    5f52:	80 e2       	ldi	r24, 0x20	; 32
    5f54:	90 e0       	ldi	r25, 0x00	; 0
    5f56:	09 95       	icall
		return badblcnt == 0 && badzaezd <= 1;	
    5f58:	80 e0       	ldi	r24, 0x00	; 0
    5f5a:	a5 c0       	rjmp	.+330    	; 0x60a6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x29e>
    5f5c:	49 81       	ldd	r20, Y+1	; 0x01
    5f5e:	5a 81       	ldd	r21, Y+2	; 0x02
    5f60:	2b 81       	ldd	r18, Y+3	; 0x03
    5f62:	3c 81       	ldd	r19, Y+4	; 0x04
    5f64:	72 95       	swap	r23
    5f66:	76 95       	lsr	r23
    5f68:	76 95       	lsr	r23
    5f6a:	73 70       	andi	r23, 0x03	; 3
    5f6c:	fe 2f       	mov	r31, r30
    5f6e:	ff 0f       	add	r31, r31
    5f70:	ff 0f       	add	r31, r31
    5f72:	8f 2f       	mov	r24, r31
    5f74:	87 2b       	or	r24, r23
    5f76:	e2 95       	swap	r30
    5f78:	e6 95       	lsr	r30
    5f7a:	e6 95       	lsr	r30
    5f7c:	e3 70       	andi	r30, 0x03	; 3
    5f7e:	61 70       	andi	r22, 0x01	; 1
    5f80:	66 0f       	add	r22, r22
    5f82:	66 0f       	add	r22, r22
    5f84:	96 2f       	mov	r25, r22
    5f86:	9e 2b       	or	r25, r30
			{
				 a.block--;
				 cnt++;
				 continue;
			}
			if (first)
    5f88:	fc 85       	ldd	r31, Y+12	; 0x0c
    5f8a:	ff 23       	and	r31, r31
    5f8c:	09 f4       	brne	.+2      	; 0x5f90 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x188>
    5f8e:	51 c0       	rjmp	.+162    	; 0x6032 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x22a>
		
	}	
	
	INLN void _assignRes(reis_t& cur , RowAddrs& a)	
	{
		LastReis.reis = cur.reis;
    5f90:	a8 85       	ldd	r26, Y+8	; 0x08
    5f92:	b9 85       	ldd	r27, Y+9	; 0x09
    5f94:	4d 93       	st	X+, r20
    5f96:	5c 93       	st	X, r21
		LastReis.blocks = cur.block;
    5f98:	f3 01       	movw	r30, r6
    5f9a:	20 83       	st	Z, r18
    5f9c:	31 83       	std	Z+1, r19	; 0x01
		LastReis.startBlock = (cur.block == 0) ? a.block : 0xFFFF;
    5f9e:	78 2f       	mov	r23, r24
    5fa0:	69 2f       	mov	r22, r25
    5fa2:	21 15       	cp	r18, r1
    5fa4:	31 05       	cpc	r19, r1
    5fa6:	11 f0       	breq	.+4      	; 0x5fac <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x1a4>
    5fa8:	7f ef       	ldi	r23, 0xFF	; 255
    5faa:	6f ef       	ldi	r22, 0xFF	; 255
    5fac:	d6 01       	movw	r26, r12
    5fae:	7c 93       	st	X, r23
    5fb0:	11 96       	adiw	r26, 0x01	; 1
    5fb2:	6c 93       	st	X, r22
		LastReis.endBlock = a.block;
    5fb4:	ea 85       	ldd	r30, Y+10	; 0x0a
    5fb6:	fb 85       	ldd	r31, Y+11	; 0x0b
    5fb8:	80 83       	st	Z, r24
    5fba:	91 83       	std	Z+1, r25	; 0x01
				{
					badblcnt++;
				}
			}
			//   
			if (LastReis.reis< cur.reis)
    5fbc:	e8 85       	ldd	r30, Y+8	; 0x08
    5fbe:	f9 85       	ldd	r31, Y+9	; 0x09
    5fc0:	60 81       	ld	r22, Z
    5fc2:	71 81       	ldd	r23, Z+1	; 0x01
    5fc4:	64 17       	cp	r22, r20
    5fc6:	75 07       	cpc	r23, r21
    5fc8:	08 f0       	brcs	.+2      	; 0x5fcc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x1c4>
    5fca:	4e c0       	rjmp	.+156    	; 0x6068 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x260>
		
	}	
	
	INLN void _assignRes(reis_t& cur , RowAddrs& a)	
	{
		LastReis.reis = cur.reis;
    5fcc:	40 83       	st	Z, r20
    5fce:	51 83       	std	Z+1, r21	; 0x01
		LastReis.blocks = cur.block;
    5fd0:	d3 01       	movw	r26, r6
    5fd2:	2d 93       	st	X+, r18
    5fd4:	3c 93       	st	X, r19
		LastReis.startBlock = (cur.block == 0) ? a.block : 0xFFFF;
    5fd6:	78 2f       	mov	r23, r24
    5fd8:	69 2f       	mov	r22, r25
    5fda:	21 15       	cp	r18, r1
    5fdc:	31 05       	cpc	r19, r1
    5fde:	11 f0       	breq	.+4      	; 0x5fe4 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x1dc>
    5fe0:	7f ef       	ldi	r23, 0xFF	; 255
    5fe2:	6f ef       	ldi	r22, 0xFF	; 255
    5fe4:	f6 01       	movw	r30, r12
    5fe6:	70 83       	st	Z, r23
    5fe8:	61 83       	std	Z+1, r22	; 0x01
		LastReis.endBlock = a.block;
    5fea:	aa 85       	ldd	r26, Y+10	; 0x0a
    5fec:	bb 85       	ldd	r27, Y+11	; 0x0b
    5fee:	8d 93       	st	X+, r24
    5ff0:	9c 93       	st	X, r25
					LastReis.endBlock = a.block;
				}
			}
			
			old = cur;
			a.block--;
    5ff2:	81 50       	subi	r24, 0x01	; 1
    5ff4:	98 4f       	sbci	r25, 0xF8	; 248
    5ff6:	97 70       	andi	r25, 0x07	; 7
    5ff8:	78 2f       	mov	r23, r24
    5ffa:	72 95       	swap	r23
    5ffc:	77 0f       	add	r23, r23
    5ffe:	77 0f       	add	r23, r23
    6000:	70 7c       	andi	r23, 0xC0	; 192
    6002:	6d 81       	ldd	r22, Y+5	; 0x05
    6004:	6f 73       	andi	r22, 0x3F	; 63
    6006:	67 2b       	or	r22, r23
    6008:	6d 83       	std	Y+5, r22	; 0x05
    600a:	69 2f       	mov	r22, r25
    600c:	62 95       	swap	r22
    600e:	66 0f       	add	r22, r22
    6010:	66 0f       	add	r22, r22
    6012:	60 7c       	andi	r22, 0xC0	; 192
    6014:	86 95       	lsr	r24
    6016:	86 95       	lsr	r24
    6018:	86 2b       	or	r24, r22
    601a:	8e 83       	std	Y+6, r24	; 0x06
    601c:	92 fb       	bst	r25, 2
    601e:	99 27       	eor	r25, r25
    6020:	90 f9       	bld	r25, 0
    6022:	8f 81       	ldd	r24, Y+7	; 0x07
    6024:	8e 7f       	andi	r24, 0xFE	; 254
    6026:	89 2b       	or	r24, r25
    6028:	8f 83       	std	Y+7, r24	; 0x07
    602a:	29 01       	movw	r4, r18
    602c:	1a 01       	movw	r2, r20
    602e:	1c 86       	std	Y+12, r1	; 0x0c
    6030:	69 cf       	rjmp	.-302    	; 0x5f04 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0xfc>
			{
				first =false;
				//   
				_assignRes(cur,a);
			}
			else if (old.reis != cur.reis)
    6032:	42 15       	cp	r20, r2
    6034:	53 05       	cpc	r21, r3
    6036:	69 f0       	breq	.+26     	; 0x6052 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x24a>
			{
				if (!((old.reis-1 == cur.reis) && (old.block == 0)))
    6038:	f1 e0       	ldi	r31, 0x01	; 1
    603a:	2f 1a       	sub	r2, r31
    603c:	31 08       	sbc	r3, r1
    603e:	24 16       	cp	r2, r20
    6040:	35 06       	cpc	r3, r21
    6042:	19 f4       	brne	.+6      	; 0x604a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x242>
    6044:	45 28       	or	r4, r5
    6046:	09 f4       	brne	.+2      	; 0x604a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x242>
    6048:	b9 cf       	rjmp	.-142    	; 0x5fbc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x1b4>
				{
					badzaezd++;
    604a:	6f ef       	ldi	r22, 0xFF	; 255
    604c:	a6 1a       	sub	r10, r22
    604e:	b6 0a       	sbc	r11, r22
    6050:	b5 cf       	rjmp	.-150    	; 0x5fbc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x1b4>
				}
			}
			else 
			{
				if(cur.block != old.block-1)
    6052:	a1 e0       	ldi	r26, 0x01	; 1
    6054:	4a 1a       	sub	r4, r26
    6056:	51 08       	sbc	r5, r1
    6058:	42 16       	cp	r4, r18
    605a:	53 06       	cpc	r5, r19
    605c:	09 f4       	brne	.+2      	; 0x6060 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x258>
    605e:	ae cf       	rjmp	.-164    	; 0x5fbc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x1b4>
				{
					badblcnt++;
    6060:	bf ef       	ldi	r27, 0xFF	; 255
    6062:	eb 1a       	sub	r14, r27
    6064:	fb 0a       	sbc	r15, r27
    6066:	aa cf       	rjmp	.-172    	; 0x5fbc <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x1b4>
			//   
			if (LastReis.reis< cur.reis)
			{
				_assignRes(cur,a);
			}
			else if (LastReis.reis == cur.reis)
    6068:	64 17       	cp	r22, r20
    606a:	75 07       	cpc	r23, r21
    606c:	11 f6       	brne	.-124    	; 0x5ff2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x1ea>
			{
				if (cur.block == 0) LastReis.startBlock = a.block;
    606e:	f6 01       	movw	r30, r12
    6070:	21 15       	cp	r18, r1
    6072:	31 05       	cpc	r19, r1
    6074:	61 f0       	breq	.+24     	; 0x608e <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x286>
				else if (cur.block > LastReis.blocks) 
    6076:	d3 01       	movw	r26, r6
    6078:	6d 91       	ld	r22, X+
    607a:	7c 91       	ld	r23, X
    607c:	11 97       	sbiw	r26, 0x01	; 1
    607e:	62 17       	cp	r22, r18
    6080:	73 07       	cpc	r23, r19
    6082:	08 f0       	brcs	.+2      	; 0x6086 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x27e>
    6084:	b6 cf       	rjmp	.-148    	; 0x5ff2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x1ea>
				{
					LastReis.blocks = cur.block;
    6086:	2d 93       	st	X+, r18
    6088:	3c 93       	st	X, r19
					LastReis.endBlock = a.block;
    608a:	ea 85       	ldd	r30, Y+10	; 0x0a
    608c:	fb 85       	ldd	r31, Y+11	; 0x0b
    608e:	80 83       	st	Z, r24
    6090:	91 83       	std	Z+1, r25	; 0x01
    6092:	af cf       	rjmp	.-162    	; 0x5ff2 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x1ea>
		}
		deinit();	
		LastReis.blocks++;
        if (Callback != NULL && badblcnt != 0) Callback(NAND_BAD_CH_FORMAT_BLO);
        if (Callback != NULL && badzaezd > 1) Callback(NAND_BAD_CH_FORMAT_REI);
		return badblcnt == 0 && badzaezd <= 1;	
    6094:	ef 28       	or	r14, r15
    6096:	09 f0       	breq	.+2      	; 0x609a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x292>
    6098:	5f cf       	rjmp	.-322    	; 0x5f58 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x150>
    609a:	81 e0       	ldi	r24, 0x01	; 1
    609c:	e2 e0       	ldi	r30, 0x02	; 2
    609e:	ae 16       	cp	r10, r30
    60a0:	b1 04       	cpc	r11, r1
    60a2:	08 f0       	brcs	.+2      	; 0x60a6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x29e>
    60a4:	59 cf       	rjmp	.-334    	; 0x5f58 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x150>
	}
    60a6:	2c 96       	adiw	r28, 0x0c	; 12
    60a8:	cd bf       	out	0x3d, r28	; 61
    60aa:	de bf       	out	0x3e, r29	; 62
    60ac:	df 91       	pop	r29
    60ae:	cf 91       	pop	r28
    60b0:	1f 91       	pop	r17
    60b2:	0f 91       	pop	r16
    60b4:	ff 90       	pop	r15
    60b6:	ef 90       	pop	r14
    60b8:	df 90       	pop	r13
    60ba:	cf 90       	pop	r12
    60bc:	bf 90       	pop	r11
    60be:	af 90       	pop	r10
    60c0:	9f 90       	pop	r9
    60c2:	8f 90       	pop	r8
    60c4:	7f 90       	pop	r7
    60c6:	6f 90       	pop	r6
    60c8:	5f 90       	pop	r5
    60ca:	4f 90       	pop	r4
    60cc:	3f 90       	pop	r3
    60ce:	2f 90       	pop	r2
    60d0:	08 95       	ret
		}
		deinit();	
		LastReis.blocks++;
        if (Callback != NULL && badblcnt != 0) Callback(NAND_BAD_CH_FORMAT_BLO);
        if (Callback != NULL && badzaezd > 1) Callback(NAND_BAD_CH_FORMAT_REI);
		return badblcnt == 0 && badzaezd <= 1;	
    60d2:	81 e0       	ldi	r24, 0x01	; 1
    60d4:	ef 28       	or	r14, r15
    60d6:	39 f3       	breq	.-50     	; 0x60a6 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x29e>
    60d8:	3f cf       	rjmp	.-386    	; 0x5f58 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv+0x150>

000060da <_Z10NAND_Checkv>:
    }
    else return false;    
}
  
bool NAND_Check(void)
{
    60da:	1f 93       	push	r17
    60dc:	cf 93       	push	r28
    60de:	df 93       	push	r29
    60e0:	cd b7       	in	r28, 0x3d	; 61
    60e2:	de b7       	in	r29, 0x3e	; 62
    60e4:	27 97       	sbiw	r28, 0x07	; 7
    60e6:	cd bf       	out	0x3d, r28	; 61
    60e8:	de bf       	out	0x3e, r29	; 62
	{
		PCS_1.OUTSET = 1 << bitCS1; 
	}		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    // Enable Double Speed: enabled 
    60ea:	81 e3       	ldi	r24, 0x31	; 49
    60ec:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   // Data Order Setting: disabled 
			| 1 << SPI_ENABLE_bp // Enable Module: enabled 
			| 1 << SPI_MASTER_bp // SPI module in master mode 
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    60f0:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    60f4:	8f e9       	ldi	r24, 0x9F	; 159
    60f6:	9f e0       	ldi	r25, 0x0F	; 15
    60f8:	01 97       	sbiw	r24, 0x01	; 1
    60fa:	f1 f7       	brne	.-4      	; 0x60f8 <_Z10NAND_Checkv+0x1e>
    60fc:	00 c0       	rjmp	.+0      	; 0x60fe <_Z10NAND_Checkv+0x24>
    60fe:	00 00       	nop
			}
		}
	}
    INLN void CS_on(void) 
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
    6100:	80 e1       	ldi	r24, 0x10	; 16
    6102:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    6106:	8f ef       	ldi	r24, 0xFF	; 255
    6108:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    610c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    6110:	87 ff       	sbrs	r24, 7
    6112:	fc cf       	rjmp	.-8      	; 0x610c <_Z10NAND_Checkv+0x32>
		return SPI.DATA;
    6114:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	{
			PCS_1.OUTCLR = 1 << bitCS1; 
	}
    INLN void CS_off(void)
	{
		PCS_1.OUTSET = 1 << bitCS1; 
    6118:	80 e1       	ldi	r24, 0x10	; 16
    611a:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		init();
		_delay_us(2000);
		CS_on();
		spi(SPI_NAND_RESET);
		CS_off();
		bool r = waitRDY(20);
    611e:	64 e1       	ldi	r22, 0x14	; 20
    6120:	70 e0       	ldi	r23, 0x00	; 0
    6122:	8b ec       	ldi	r24, 0xCB	; 203
    6124:	93 e5       	ldi	r25, 0x53	; 83
    6126:	0e 94 4d 2c 	call	0x589a	; 0x589a <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE7waitRDYEj.isra.1>
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    612a:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    612e:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
	return Ram.NAND_Reset() && !Ram.NAND_IsNotFormatted() && Ram.NAND_CheckFormat();// && Ram.initWCursor();
    6132:	88 23       	and	r24, r24
    6134:	09 f4       	brne	.+2      	; 0x6138 <_Z10NAND_Checkv+0x5e>
    6136:	5d c0       	rjmp	.+186    	; 0x61f2 <_Z10NAND_Checkv+0x118>
	//}
	
	INLN bool NAND_IsNotFormatted(void)
	{
		RowAddrs a;
		a.block=NUM_BLOCKS-40;
    6138:	86 ef       	ldi	r24, 0xF6	; 246
    613a:	8e 83       	std	Y+6, r24	; 0x06
    613c:	8f 81       	ldd	r24, Y+7	; 0x07
    613e:	81 60       	ori	r24, 0x01	; 1
    6140:	8f 83       	std	Y+7, r24	; 0x07
		a.page=0;
    6142:	1d 82       	std	Y+5, r1	; 0x05
	{
		PCS_1.OUTSET = 1 << bitCS1; 
	}		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    // Enable Double Speed: enabled 
    6144:	81 e3       	ldi	r24, 0x31	; 49
    6146:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   // Data Order Setting: disabled 
			| 1 << SPI_ENABLE_bp // Enable Module: enabled 
			| 1 << SPI_MASTER_bp // SPI module in master mode 
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    614a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
	{
		RowAddrs a;
		a.block=NUM_BLOCKS-40;
		a.page=0;
		reis_t z;
		uint8_t cnt=0;
    614e:	10 e0       	ldi	r17, 0x00	; 0
		init();
		while (cnt++ < 40 && SkipBlock(&a,&z)) a.block++;
    6150:	1f 5f       	subi	r17, 0xFF	; 255
    6152:	19 32       	cpi	r17, 0x29	; 41
    6154:	f1 f1       	breq	.+124    	; 0x61d2 <_Z10NAND_Checkv+0xf8>
    6156:	ae 01       	movw	r20, r28
    6158:	4f 5f       	subi	r20, 0xFF	; 255
    615a:	5f 4f       	sbci	r21, 0xFF	; 255
    615c:	be 01       	movw	r22, r28
    615e:	6b 5f       	subi	r22, 0xFB	; 251
    6160:	7f 4f       	sbci	r23, 0xFF	; 255
    6162:	82 ea       	ldi	r24, 0xA2	; 162
    6164:	92 e4       	ldi	r25, 0x42	; 66
    6166:	0e 94 ce 1c 	call	0x399c	; 0x399c <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE9SkipBlockEP8RowAddrsP6reis_t>
    616a:	88 23       	and	r24, r24
    616c:	91 f1       	breq	.+100    	; 0x61d2 <_Z10NAND_Checkv+0xf8>
    616e:	3d 81       	ldd	r19, Y+5	; 0x05
    6170:	43 2f       	mov	r20, r19
    6172:	42 95       	swap	r20
    6174:	46 95       	lsr	r20
    6176:	46 95       	lsr	r20
    6178:	43 70       	andi	r20, 0x03	; 3
    617a:	2e 81       	ldd	r18, Y+6	; 0x06
    617c:	52 2f       	mov	r21, r18
    617e:	55 0f       	add	r21, r21
    6180:	55 0f       	add	r21, r21
    6182:	85 2f       	mov	r24, r21
    6184:	84 2b       	or	r24, r20
    6186:	42 2f       	mov	r20, r18
    6188:	42 95       	swap	r20
    618a:	46 95       	lsr	r20
    618c:	46 95       	lsr	r20
    618e:	43 70       	andi	r20, 0x03	; 3
    6190:	2f 81       	ldd	r18, Y+7	; 0x07
    6192:	52 2f       	mov	r21, r18
    6194:	51 70       	andi	r21, 0x01	; 1
    6196:	55 0f       	add	r21, r21
    6198:	55 0f       	add	r21, r21
    619a:	95 2f       	mov	r25, r21
    619c:	94 2b       	or	r25, r20
    619e:	01 96       	adiw	r24, 0x01	; 1
    61a0:	97 70       	andi	r25, 0x07	; 7
    61a2:	48 2f       	mov	r20, r24
    61a4:	42 95       	swap	r20
    61a6:	44 0f       	add	r20, r20
    61a8:	44 0f       	add	r20, r20
    61aa:	40 7c       	andi	r20, 0xC0	; 192
    61ac:	3f 73       	andi	r19, 0x3F	; 63
    61ae:	34 2b       	or	r19, r20
    61b0:	3d 83       	std	Y+5, r19	; 0x05
    61b2:	39 2f       	mov	r19, r25
    61b4:	32 95       	swap	r19
    61b6:	33 0f       	add	r19, r19
    61b8:	33 0f       	add	r19, r19
    61ba:	30 7c       	andi	r19, 0xC0	; 192
    61bc:	86 95       	lsr	r24
    61be:	86 95       	lsr	r24
    61c0:	83 2b       	or	r24, r19
    61c2:	8e 83       	std	Y+6, r24	; 0x06
    61c4:	92 fb       	bst	r25, 2
    61c6:	88 27       	eor	r24, r24
    61c8:	80 f9       	bld	r24, 0
    61ca:	2e 7f       	andi	r18, 0xFE	; 254
    61cc:	28 2b       	or	r18, r24
    61ce:	2f 83       	std	Y+7, r18	; 0x07
    61d0:	bf cf       	rjmp	.-130    	; 0x6150 <_Z10NAND_Checkv+0x76>
			| SPI_PRESC_DIV4_gc; // System Clock / 4  // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    61d2:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    61d6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		reis_t z;
		uint8_t cnt=0;
		init();
		while (cnt++ < 40 && SkipBlock(&a,&z)) a.block++;
		deinit();
        if (cnt >= 20)
    61da:	14 31       	cpi	r17, 0x14	; 20
    61dc:	88 f0       	brcs	.+34     	; 0x6200 <_Z10NAND_Checkv+0x126>
        {
            if (Callback != NULL) Callback(NAND_NOT_FORMATED);
    61de:	e0 91 a2 42 	lds	r30, 0x42A2	; 0x8042a2 <Ram>
    61e2:	f0 91 a3 42 	lds	r31, 0x42A3	; 0x8042a3 <Ram+0x1>
    61e6:	30 97       	sbiw	r30, 0x00	; 0
    61e8:	19 f0       	breq	.+6      	; 0x61f0 <_Z10NAND_Checkv+0x116>
    61ea:	80 e1       	ldi	r24, 0x10	; 16
    61ec:	90 e0       	ldi	r25, 0x00	; 0
    61ee:	09 95       	icall
    61f0:	80 e0       	ldi	r24, 0x00	; 0
}
    61f2:	27 96       	adiw	r28, 0x07	; 7
    61f4:	cd bf       	out	0x3d, r28	; 61
    61f6:	de bf       	out	0x3e, r29	; 62
    61f8:	df 91       	pop	r29
    61fa:	cf 91       	pop	r28
    61fc:	1f 91       	pop	r17
    61fe:	08 95       	ret
    else return false;    
}
  
bool NAND_Check(void)
{
	return Ram.NAND_Reset() && !Ram.NAND_IsNotFormatted() && Ram.NAND_CheckFormat();// && Ram.initWCursor();
    6200:	82 ea       	ldi	r24, 0xA2	; 162
    6202:	92 e4       	ldi	r25, 0x42	; 66
    6204:	0e 94 04 2f 	call	0x5e08	; 0x5e08 <_ZN5ram_tILh1ELh1ELh1ELh3ELh4EE16NAND_CheckFormatEv>
    6208:	f4 cf       	rjmp	.-24     	; 0x61f2 <_Z10NAND_Checkv+0x118>

0000620a <__udivmodhi4>:
    620a:	aa 1b       	sub	r26, r26
    620c:	bb 1b       	sub	r27, r27
    620e:	51 e1       	ldi	r21, 0x11	; 17
    6210:	07 c0       	rjmp	.+14     	; 0x6220 <__udivmodhi4_ep>

00006212 <__udivmodhi4_loop>:
    6212:	aa 1f       	adc	r26, r26
    6214:	bb 1f       	adc	r27, r27
    6216:	a6 17       	cp	r26, r22
    6218:	b7 07       	cpc	r27, r23
    621a:	10 f0       	brcs	.+4      	; 0x6220 <__udivmodhi4_ep>
    621c:	a6 1b       	sub	r26, r22
    621e:	b7 0b       	sbc	r27, r23

00006220 <__udivmodhi4_ep>:
    6220:	88 1f       	adc	r24, r24
    6222:	99 1f       	adc	r25, r25
    6224:	5a 95       	dec	r21
    6226:	a9 f7       	brne	.-22     	; 0x6212 <__udivmodhi4_loop>
    6228:	80 95       	com	r24
    622a:	90 95       	com	r25
    622c:	bc 01       	movw	r22, r24
    622e:	cd 01       	movw	r24, r26
    6230:	08 95       	ret

00006232 <__tablejump2__>:
    6232:	ee 0f       	add	r30, r30
    6234:	ff 1f       	adc	r31, r31
    6236:	00 24       	eor	r0, r0
    6238:	00 1c       	adc	r0, r0
    623a:	0b be       	out	0x3b, r0	; 59
    623c:	07 90       	elpm	r0, Z+
    623e:	f6 91       	elpm	r31, Z
    6240:	e0 2d       	mov	r30, r0
    6242:	09 94       	ijmp

00006244 <__divsf3>:
    6244:	0e 94 36 31 	call	0x626c	; 0x626c <__divsf3x>
    6248:	0c 94 17 32 	jmp	0x642e	; 0x642e <__fp_round>
    624c:	0e 94 10 32 	call	0x6420	; 0x6420 <__fp_pscB>
    6250:	58 f0       	brcs	.+22     	; 0x6268 <__divsf3+0x24>
    6252:	0e 94 09 32 	call	0x6412	; 0x6412 <__fp_pscA>
    6256:	40 f0       	brcs	.+16     	; 0x6268 <__divsf3+0x24>
    6258:	29 f4       	brne	.+10     	; 0x6264 <__divsf3+0x20>
    625a:	5f 3f       	cpi	r21, 0xFF	; 255
    625c:	29 f0       	breq	.+10     	; 0x6268 <__divsf3+0x24>
    625e:	0c 94 00 32 	jmp	0x6400	; 0x6400 <__fp_inf>
    6262:	51 11       	cpse	r21, r1
    6264:	0c 94 4b 32 	jmp	0x6496	; 0x6496 <__fp_szero>
    6268:	0c 94 06 32 	jmp	0x640c	; 0x640c <__fp_nan>

0000626c <__divsf3x>:
    626c:	0e 94 28 32 	call	0x6450	; 0x6450 <__fp_split3>
    6270:	68 f3       	brcs	.-38     	; 0x624c <__divsf3+0x8>

00006272 <__divsf3_pse>:
    6272:	99 23       	and	r25, r25
    6274:	b1 f3       	breq	.-20     	; 0x6262 <__divsf3+0x1e>
    6276:	55 23       	and	r21, r21
    6278:	91 f3       	breq	.-28     	; 0x625e <__divsf3+0x1a>
    627a:	95 1b       	sub	r25, r21
    627c:	55 0b       	sbc	r21, r21
    627e:	bb 27       	eor	r27, r27
    6280:	aa 27       	eor	r26, r26
    6282:	62 17       	cp	r22, r18
    6284:	73 07       	cpc	r23, r19
    6286:	84 07       	cpc	r24, r20
    6288:	38 f0       	brcs	.+14     	; 0x6298 <__divsf3_pse+0x26>
    628a:	9f 5f       	subi	r25, 0xFF	; 255
    628c:	5f 4f       	sbci	r21, 0xFF	; 255
    628e:	22 0f       	add	r18, r18
    6290:	33 1f       	adc	r19, r19
    6292:	44 1f       	adc	r20, r20
    6294:	aa 1f       	adc	r26, r26
    6296:	a9 f3       	breq	.-22     	; 0x6282 <__divsf3_pse+0x10>
    6298:	35 d0       	rcall	.+106    	; 0x6304 <__divsf3_pse+0x92>
    629a:	0e 2e       	mov	r0, r30
    629c:	3a f0       	brmi	.+14     	; 0x62ac <__divsf3_pse+0x3a>
    629e:	e0 e8       	ldi	r30, 0x80	; 128
    62a0:	32 d0       	rcall	.+100    	; 0x6306 <__divsf3_pse+0x94>
    62a2:	91 50       	subi	r25, 0x01	; 1
    62a4:	50 40       	sbci	r21, 0x00	; 0
    62a6:	e6 95       	lsr	r30
    62a8:	00 1c       	adc	r0, r0
    62aa:	ca f7       	brpl	.-14     	; 0x629e <__divsf3_pse+0x2c>
    62ac:	2b d0       	rcall	.+86     	; 0x6304 <__divsf3_pse+0x92>
    62ae:	fe 2f       	mov	r31, r30
    62b0:	29 d0       	rcall	.+82     	; 0x6304 <__divsf3_pse+0x92>
    62b2:	66 0f       	add	r22, r22
    62b4:	77 1f       	adc	r23, r23
    62b6:	88 1f       	adc	r24, r24
    62b8:	bb 1f       	adc	r27, r27
    62ba:	26 17       	cp	r18, r22
    62bc:	37 07       	cpc	r19, r23
    62be:	48 07       	cpc	r20, r24
    62c0:	ab 07       	cpc	r26, r27
    62c2:	b0 e8       	ldi	r27, 0x80	; 128
    62c4:	09 f0       	breq	.+2      	; 0x62c8 <__divsf3_pse+0x56>
    62c6:	bb 0b       	sbc	r27, r27
    62c8:	80 2d       	mov	r24, r0
    62ca:	bf 01       	movw	r22, r30
    62cc:	ff 27       	eor	r31, r31
    62ce:	93 58       	subi	r25, 0x83	; 131
    62d0:	5f 4f       	sbci	r21, 0xFF	; 255
    62d2:	3a f0       	brmi	.+14     	; 0x62e2 <__divsf3_pse+0x70>
    62d4:	9e 3f       	cpi	r25, 0xFE	; 254
    62d6:	51 05       	cpc	r21, r1
    62d8:	78 f0       	brcs	.+30     	; 0x62f8 <__divsf3_pse+0x86>
    62da:	0c 94 00 32 	jmp	0x6400	; 0x6400 <__fp_inf>
    62de:	0c 94 4b 32 	jmp	0x6496	; 0x6496 <__fp_szero>
    62e2:	5f 3f       	cpi	r21, 0xFF	; 255
    62e4:	e4 f3       	brlt	.-8      	; 0x62de <__divsf3_pse+0x6c>
    62e6:	98 3e       	cpi	r25, 0xE8	; 232
    62e8:	d4 f3       	brlt	.-12     	; 0x62de <__divsf3_pse+0x6c>
    62ea:	86 95       	lsr	r24
    62ec:	77 95       	ror	r23
    62ee:	67 95       	ror	r22
    62f0:	b7 95       	ror	r27
    62f2:	f7 95       	ror	r31
    62f4:	9f 5f       	subi	r25, 0xFF	; 255
    62f6:	c9 f7       	brne	.-14     	; 0x62ea <__divsf3_pse+0x78>
    62f8:	88 0f       	add	r24, r24
    62fa:	91 1d       	adc	r25, r1
    62fc:	96 95       	lsr	r25
    62fe:	87 95       	ror	r24
    6300:	97 f9       	bld	r25, 7
    6302:	08 95       	ret
    6304:	e1 e0       	ldi	r30, 0x01	; 1
    6306:	66 0f       	add	r22, r22
    6308:	77 1f       	adc	r23, r23
    630a:	88 1f       	adc	r24, r24
    630c:	bb 1f       	adc	r27, r27
    630e:	62 17       	cp	r22, r18
    6310:	73 07       	cpc	r23, r19
    6312:	84 07       	cpc	r24, r20
    6314:	ba 07       	cpc	r27, r26
    6316:	20 f0       	brcs	.+8      	; 0x6320 <__divsf3_pse+0xae>
    6318:	62 1b       	sub	r22, r18
    631a:	73 0b       	sbc	r23, r19
    631c:	84 0b       	sbc	r24, r20
    631e:	ba 0b       	sbc	r27, r26
    6320:	ee 1f       	adc	r30, r30
    6322:	88 f7       	brcc	.-30     	; 0x6306 <__divsf3_pse+0x94>
    6324:	e0 95       	com	r30
    6326:	08 95       	ret

00006328 <__fixunssfsi>:
    6328:	0e 94 30 32 	call	0x6460	; 0x6460 <__fp_splitA>
    632c:	88 f0       	brcs	.+34     	; 0x6350 <__fixunssfsi+0x28>
    632e:	9f 57       	subi	r25, 0x7F	; 127
    6330:	98 f0       	brcs	.+38     	; 0x6358 <__fixunssfsi+0x30>
    6332:	b9 2f       	mov	r27, r25
    6334:	99 27       	eor	r25, r25
    6336:	b7 51       	subi	r27, 0x17	; 23
    6338:	b0 f0       	brcs	.+44     	; 0x6366 <__fixunssfsi+0x3e>
    633a:	e1 f0       	breq	.+56     	; 0x6374 <__fixunssfsi+0x4c>
    633c:	66 0f       	add	r22, r22
    633e:	77 1f       	adc	r23, r23
    6340:	88 1f       	adc	r24, r24
    6342:	99 1f       	adc	r25, r25
    6344:	1a f0       	brmi	.+6      	; 0x634c <__fixunssfsi+0x24>
    6346:	ba 95       	dec	r27
    6348:	c9 f7       	brne	.-14     	; 0x633c <__fixunssfsi+0x14>
    634a:	14 c0       	rjmp	.+40     	; 0x6374 <__fixunssfsi+0x4c>
    634c:	b1 30       	cpi	r27, 0x01	; 1
    634e:	91 f0       	breq	.+36     	; 0x6374 <__fixunssfsi+0x4c>
    6350:	0e 94 4a 32 	call	0x6494	; 0x6494 <__fp_zero>
    6354:	b1 e0       	ldi	r27, 0x01	; 1
    6356:	08 95       	ret
    6358:	0c 94 4a 32 	jmp	0x6494	; 0x6494 <__fp_zero>
    635c:	67 2f       	mov	r22, r23
    635e:	78 2f       	mov	r23, r24
    6360:	88 27       	eor	r24, r24
    6362:	b8 5f       	subi	r27, 0xF8	; 248
    6364:	39 f0       	breq	.+14     	; 0x6374 <__fixunssfsi+0x4c>
    6366:	b9 3f       	cpi	r27, 0xF9	; 249
    6368:	cc f3       	brlt	.-14     	; 0x635c <__fixunssfsi+0x34>
    636a:	86 95       	lsr	r24
    636c:	77 95       	ror	r23
    636e:	67 95       	ror	r22
    6370:	b3 95       	inc	r27
    6372:	d9 f7       	brne	.-10     	; 0x636a <__fixunssfsi+0x42>
    6374:	3e f4       	brtc	.+14     	; 0x6384 <__fixunssfsi+0x5c>
    6376:	90 95       	com	r25
    6378:	80 95       	com	r24
    637a:	70 95       	com	r23
    637c:	61 95       	neg	r22
    637e:	7f 4f       	sbci	r23, 0xFF	; 255
    6380:	8f 4f       	sbci	r24, 0xFF	; 255
    6382:	9f 4f       	sbci	r25, 0xFF	; 255
    6384:	08 95       	ret

00006386 <__floatunsisf>:
    6386:	e8 94       	clt
    6388:	09 c0       	rjmp	.+18     	; 0x639c <__floatsisf+0x12>

0000638a <__floatsisf>:
    638a:	97 fb       	bst	r25, 7
    638c:	3e f4       	brtc	.+14     	; 0x639c <__floatsisf+0x12>
    638e:	90 95       	com	r25
    6390:	80 95       	com	r24
    6392:	70 95       	com	r23
    6394:	61 95       	neg	r22
    6396:	7f 4f       	sbci	r23, 0xFF	; 255
    6398:	8f 4f       	sbci	r24, 0xFF	; 255
    639a:	9f 4f       	sbci	r25, 0xFF	; 255
    639c:	99 23       	and	r25, r25
    639e:	a9 f0       	breq	.+42     	; 0x63ca <__floatsisf+0x40>
    63a0:	f9 2f       	mov	r31, r25
    63a2:	96 e9       	ldi	r25, 0x96	; 150
    63a4:	bb 27       	eor	r27, r27
    63a6:	93 95       	inc	r25
    63a8:	f6 95       	lsr	r31
    63aa:	87 95       	ror	r24
    63ac:	77 95       	ror	r23
    63ae:	67 95       	ror	r22
    63b0:	b7 95       	ror	r27
    63b2:	f1 11       	cpse	r31, r1
    63b4:	f8 cf       	rjmp	.-16     	; 0x63a6 <__floatsisf+0x1c>
    63b6:	fa f4       	brpl	.+62     	; 0x63f6 <__floatsisf+0x6c>
    63b8:	bb 0f       	add	r27, r27
    63ba:	11 f4       	brne	.+4      	; 0x63c0 <__floatsisf+0x36>
    63bc:	60 ff       	sbrs	r22, 0
    63be:	1b c0       	rjmp	.+54     	; 0x63f6 <__floatsisf+0x6c>
    63c0:	6f 5f       	subi	r22, 0xFF	; 255
    63c2:	7f 4f       	sbci	r23, 0xFF	; 255
    63c4:	8f 4f       	sbci	r24, 0xFF	; 255
    63c6:	9f 4f       	sbci	r25, 0xFF	; 255
    63c8:	16 c0       	rjmp	.+44     	; 0x63f6 <__floatsisf+0x6c>
    63ca:	88 23       	and	r24, r24
    63cc:	11 f0       	breq	.+4      	; 0x63d2 <__floatsisf+0x48>
    63ce:	96 e9       	ldi	r25, 0x96	; 150
    63d0:	11 c0       	rjmp	.+34     	; 0x63f4 <__floatsisf+0x6a>
    63d2:	77 23       	and	r23, r23
    63d4:	21 f0       	breq	.+8      	; 0x63de <__floatsisf+0x54>
    63d6:	9e e8       	ldi	r25, 0x8E	; 142
    63d8:	87 2f       	mov	r24, r23
    63da:	76 2f       	mov	r23, r22
    63dc:	05 c0       	rjmp	.+10     	; 0x63e8 <__floatsisf+0x5e>
    63de:	66 23       	and	r22, r22
    63e0:	71 f0       	breq	.+28     	; 0x63fe <__floatsisf+0x74>
    63e2:	96 e8       	ldi	r25, 0x86	; 134
    63e4:	86 2f       	mov	r24, r22
    63e6:	70 e0       	ldi	r23, 0x00	; 0
    63e8:	60 e0       	ldi	r22, 0x00	; 0
    63ea:	2a f0       	brmi	.+10     	; 0x63f6 <__floatsisf+0x6c>
    63ec:	9a 95       	dec	r25
    63ee:	66 0f       	add	r22, r22
    63f0:	77 1f       	adc	r23, r23
    63f2:	88 1f       	adc	r24, r24
    63f4:	da f7       	brpl	.-10     	; 0x63ec <__floatsisf+0x62>
    63f6:	88 0f       	add	r24, r24
    63f8:	96 95       	lsr	r25
    63fa:	87 95       	ror	r24
    63fc:	97 f9       	bld	r25, 7
    63fe:	08 95       	ret

00006400 <__fp_inf>:
    6400:	97 f9       	bld	r25, 7
    6402:	9f 67       	ori	r25, 0x7F	; 127
    6404:	80 e8       	ldi	r24, 0x80	; 128
    6406:	70 e0       	ldi	r23, 0x00	; 0
    6408:	60 e0       	ldi	r22, 0x00	; 0
    640a:	08 95       	ret

0000640c <__fp_nan>:
    640c:	9f ef       	ldi	r25, 0xFF	; 255
    640e:	80 ec       	ldi	r24, 0xC0	; 192
    6410:	08 95       	ret

00006412 <__fp_pscA>:
    6412:	00 24       	eor	r0, r0
    6414:	0a 94       	dec	r0
    6416:	16 16       	cp	r1, r22
    6418:	17 06       	cpc	r1, r23
    641a:	18 06       	cpc	r1, r24
    641c:	09 06       	cpc	r0, r25
    641e:	08 95       	ret

00006420 <__fp_pscB>:
    6420:	00 24       	eor	r0, r0
    6422:	0a 94       	dec	r0
    6424:	12 16       	cp	r1, r18
    6426:	13 06       	cpc	r1, r19
    6428:	14 06       	cpc	r1, r20
    642a:	05 06       	cpc	r0, r21
    642c:	08 95       	ret

0000642e <__fp_round>:
    642e:	09 2e       	mov	r0, r25
    6430:	03 94       	inc	r0
    6432:	00 0c       	add	r0, r0
    6434:	11 f4       	brne	.+4      	; 0x643a <__fp_round+0xc>
    6436:	88 23       	and	r24, r24
    6438:	52 f0       	brmi	.+20     	; 0x644e <__fp_round+0x20>
    643a:	bb 0f       	add	r27, r27
    643c:	40 f4       	brcc	.+16     	; 0x644e <__fp_round+0x20>
    643e:	bf 2b       	or	r27, r31
    6440:	11 f4       	brne	.+4      	; 0x6446 <__fp_round+0x18>
    6442:	60 ff       	sbrs	r22, 0
    6444:	04 c0       	rjmp	.+8      	; 0x644e <__fp_round+0x20>
    6446:	6f 5f       	subi	r22, 0xFF	; 255
    6448:	7f 4f       	sbci	r23, 0xFF	; 255
    644a:	8f 4f       	sbci	r24, 0xFF	; 255
    644c:	9f 4f       	sbci	r25, 0xFF	; 255
    644e:	08 95       	ret

00006450 <__fp_split3>:
    6450:	57 fd       	sbrc	r21, 7
    6452:	90 58       	subi	r25, 0x80	; 128
    6454:	44 0f       	add	r20, r20
    6456:	55 1f       	adc	r21, r21
    6458:	59 f0       	breq	.+22     	; 0x6470 <__fp_splitA+0x10>
    645a:	5f 3f       	cpi	r21, 0xFF	; 255
    645c:	71 f0       	breq	.+28     	; 0x647a <__fp_splitA+0x1a>
    645e:	47 95       	ror	r20

00006460 <__fp_splitA>:
    6460:	88 0f       	add	r24, r24
    6462:	97 fb       	bst	r25, 7
    6464:	99 1f       	adc	r25, r25
    6466:	61 f0       	breq	.+24     	; 0x6480 <__fp_splitA+0x20>
    6468:	9f 3f       	cpi	r25, 0xFF	; 255
    646a:	79 f0       	breq	.+30     	; 0x648a <__fp_splitA+0x2a>
    646c:	87 95       	ror	r24
    646e:	08 95       	ret
    6470:	12 16       	cp	r1, r18
    6472:	13 06       	cpc	r1, r19
    6474:	14 06       	cpc	r1, r20
    6476:	55 1f       	adc	r21, r21
    6478:	f2 cf       	rjmp	.-28     	; 0x645e <__fp_split3+0xe>
    647a:	46 95       	lsr	r20
    647c:	f1 df       	rcall	.-30     	; 0x6460 <__fp_splitA>
    647e:	08 c0       	rjmp	.+16     	; 0x6490 <__fp_splitA+0x30>
    6480:	16 16       	cp	r1, r22
    6482:	17 06       	cpc	r1, r23
    6484:	18 06       	cpc	r1, r24
    6486:	99 1f       	adc	r25, r25
    6488:	f1 cf       	rjmp	.-30     	; 0x646c <__fp_splitA+0xc>
    648a:	86 95       	lsr	r24
    648c:	71 05       	cpc	r23, r1
    648e:	61 05       	cpc	r22, r1
    6490:	08 94       	sec
    6492:	08 95       	ret

00006494 <__fp_zero>:
    6494:	e8 94       	clt

00006496 <__fp_szero>:
    6496:	bb 27       	eor	r27, r27
    6498:	66 27       	eor	r22, r22
    649a:	77 27       	eor	r23, r23
    649c:	cb 01       	movw	r24, r22
    649e:	97 f9       	bld	r25, 7
    64a0:	08 95       	ret

000064a2 <memcpy_P>:
    64a2:	fb 01       	movw	r30, r22
    64a4:	dc 01       	movw	r26, r24
    64a6:	02 c0       	rjmp	.+4      	; 0x64ac <memcpy_P+0xa>
    64a8:	05 90       	lpm	r0, Z+
    64aa:	0d 92       	st	X+, r0
    64ac:	41 50       	subi	r20, 0x01	; 1
    64ae:	50 40       	sbci	r21, 0x00	; 0
    64b0:	d8 f7       	brcc	.-10     	; 0x64a8 <memcpy_P+0x6>
    64b2:	08 95       	ret

000064b4 <memcpy>:
    64b4:	fb 01       	movw	r30, r22
    64b6:	dc 01       	movw	r26, r24
    64b8:	02 c0       	rjmp	.+4      	; 0x64be <memcpy+0xa>
    64ba:	01 90       	ld	r0, Z+
    64bc:	0d 92       	st	X+, r0
    64be:	41 50       	subi	r20, 0x01	; 1
    64c0:	50 40       	sbci	r21, 0x00	; 0
    64c2:	d8 f7       	brcc	.-10     	; 0x64ba <memcpy+0x6>
    64c4:	08 95       	ret

000064c6 <memset>:
    64c6:	dc 01       	movw	r26, r24
    64c8:	01 c0       	rjmp	.+2      	; 0x64cc <memset+0x6>
    64ca:	6d 93       	st	X+, r22
    64cc:	41 50       	subi	r20, 0x01	; 1
    64ce:	50 40       	sbci	r21, 0x00	; 0
    64d0:	e0 f7       	brcc	.-8      	; 0x64ca <memset+0x4>
    64d2:	08 95       	ret

000064d4 <strncpy>:
    64d4:	fb 01       	movw	r30, r22
    64d6:	dc 01       	movw	r26, r24
    64d8:	41 50       	subi	r20, 0x01	; 1
    64da:	50 40       	sbci	r21, 0x00	; 0
    64dc:	48 f0       	brcs	.+18     	; 0x64f0 <strncpy+0x1c>
    64de:	01 90       	ld	r0, Z+
    64e0:	0d 92       	st	X+, r0
    64e2:	00 20       	and	r0, r0
    64e4:	c9 f7       	brne	.-14     	; 0x64d8 <strncpy+0x4>
    64e6:	01 c0       	rjmp	.+2      	; 0x64ea <strncpy+0x16>
    64e8:	1d 92       	st	X+, r1
    64ea:	41 50       	subi	r20, 0x01	; 1
    64ec:	50 40       	sbci	r21, 0x00	; 0
    64ee:	e0 f7       	brcc	.-8      	; 0x64e8 <strncpy+0x14>
    64f0:	08 95       	ret

000064f2 <_exit>:
    64f2:	f8 94       	cli

000064f4 <__stop_program>:
    64f4:	ff cf       	rjmp	.-2      	; 0x64f4 <__stop_program>
