Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 14 16:09:23 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  78          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (78)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (667)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (78)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (667)
--------------------------------------------------
 There are 667 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.515        0.000                      0                   22        0.324        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.515        0.000                      0                   22        0.324        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 2.016ns (44.912%)  route 2.473ns (55.087%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.753     6.294    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.390 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=109, routed)         1.720     8.110    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.784 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.574 r  clk_wiz_0_inst/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.574    clk_wiz_0_inst/num_reg[20]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.905ns (43.516%)  route 2.473ns (56.484%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.753     6.294    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.390 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=109, routed)         1.720     8.110    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.784 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.463 r  clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.463    clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.902ns (43.477%)  route 2.473ns (56.523%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.753     6.294    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.390 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=109, routed)         1.720     8.110    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.784 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.460 r  clk_wiz_0_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.460    clk_wiz_0_inst/num_reg[16]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_wiz_0_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.881ns (43.204%)  route 2.473ns (56.796%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.753     6.294    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.390 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=109, routed)         1.720     8.110    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.784 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.439 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.439    clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.807ns (42.222%)  route 2.473ns (57.778%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.753     6.294    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.390 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=109, routed)         1.720     8.110    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.784 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.365 r  clk_wiz_0_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.365    clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_wiz_0_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.791ns (42.005%)  route 2.473ns (57.995%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.753     6.294    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.390 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=109, routed)         1.720     8.110    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.784 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.349 r  clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.349    clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.788ns (41.965%)  route 2.473ns (58.035%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.753     6.294    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.390 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=109, routed)         1.720     8.110    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.784 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.346 r  clk_wiz_0_inst/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.346    clk_wiz_0_inst/num_reg[12]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_wiz_0_inst/num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.767ns (41.677%)  route 2.473ns (58.323%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.753     6.294    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.390 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=109, routed)         1.720     8.110    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.784 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.325 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.325    clk_wiz_0_inst/num_reg[12]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.693ns (40.641%)  route 2.473ns (59.359%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.753     6.294    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.390 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=109, routed)         1.720     8.110    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.784 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.251 r  clk_wiz_0_inst/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.251    clk_wiz_0_inst/num_reg[12]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_wiz_0_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.677ns (40.412%)  route 2.473ns (59.588%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.753     6.294    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.390 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=109, routed)         1.720     8.110    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.784 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.235 r  clk_wiz_0_inst/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.235    clk_wiz_0_inst/num_reg[12]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_wiz_0_inst/num_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk_wiz_0_inst/num_reg[0]/Q
                         net (fo=1, routed)           0.173     1.759    clk_wiz_0_inst/num_reg_n_0_[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  clk_wiz_0_inst/num[0]_i_2/O
                         net (fo=1, routed)           0.000     1.804    clk_wiz_0_inst/num[0]_i_2_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  clk_wiz_0_inst/num_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    clk_wiz_0_inst/num_reg[0]_i_1_n_7
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_wiz_0_inst/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[11]/Q
                         net (fo=1, routed)           0.183     1.770    clk_wiz_0_inst/num_reg_n_0_[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  clk_wiz_0_inst/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_wiz_0_inst/num_reg[8]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_wiz_0_inst/num_reg[3]/Q
                         net (fo=1, routed)           0.183     1.769    clk_wiz_0_inst/num_reg_n_0_[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  clk_wiz_0_inst/num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clk_wiz_0_inst/num_reg[0]_i_1_n_4
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_wiz_0_inst/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[12]/Q
                         net (fo=1, routed)           0.176     1.764    clk_wiz_0_inst/num_reg_n_0_[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  clk_wiz_0_inst/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    clk_wiz_0_inst/num_reg[12]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[16]/Q
                         net (fo=1, routed)           0.176     1.764    clk_wiz_0_inst/num_reg_n_0_[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[20]/Q
                         net (fo=1, routed)           0.176     1.765    clk_wiz_0_inst/num_reg_n_0_[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    clk_wiz_0_inst/clk
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X36Y43         FDRE                                         r  clk_wiz_0_inst/num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[4]/Q
                         net (fo=1, routed)           0.176     1.764    clk_wiz_0_inst/num_reg_n_0_[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  clk_wiz_0_inst/num_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    clk_wiz_0_inst/num_reg[4]_i_1_n_7
    SLICE_X36Y43         FDRE                                         r  clk_wiz_0_inst/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X36Y43         FDRE                                         r  clk_wiz_0_inst/num_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk_wiz_0_inst/num_reg[0]/Q
                         net (fo=1, routed)           0.173     1.759    clk_wiz_0_inst/num_reg_n_0_[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  clk_wiz_0_inst/num[0]_i_2/O
                         net (fo=1, routed)           0.000     1.804    clk_wiz_0_inst/num[0]_i_2_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.910 r  clk_wiz_0_inst/num_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    clk_wiz_0_inst/num_reg[0]_i_1_n_6
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clk_wiz_0_inst/clk
    SLICE_X36Y42         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_wiz_0_inst/num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[12]/Q
                         net (fo=1, routed)           0.176     1.764    clk_wiz_0_inst/num_reg_n_0_[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.915 r  clk_wiz_0_inst/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    clk_wiz_0_inst/num_reg[12]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X36Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[16]/Q
                         net (fo=1, routed)           0.176     1.764    clk_wiz_0_inst/num_reg_n_0_[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.915 r  clk_wiz_0_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    clk_wiz_0_inst/num_reg[16]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X36Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_wiz_0_inst/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_wiz_0_inst/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk_wiz_0_inst/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk_wiz_0_inst/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk_wiz_0_inst/num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk_wiz_0_inst/num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_wiz_0_inst/num_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_wiz_0_inst/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           681 Endpoints
Min Delay           681 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.315ns  (logic 7.476ns (36.800%)  route 12.839ns (63.200%))
  Logic Levels:           21  (CARRY4=11 FDRE=1 LUT1=1 LUT2=3 LUT3=3 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=19, routed)          1.057     1.513    vga_inst/line_cnt_reg[9]_0[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124     1.637 f  vga_inst/pixel_addr_carry__1_i_23/O
                         net (fo=3, routed)           0.662     2.299    mem_addr_gen_inst/pixel_addr_carry__1_i_6_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  mem_addr_gen_inst/pixel_addr_carry__1_i_20/O
                         net (fo=1, routed)           0.000     2.423    vga_inst/pixel_addr_carry__1_i_13[0]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.956 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.956    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.800     3.975    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.295     4.270 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.270    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.910 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.497     5.408    vga_inst/pixel_addr__55_carry__1_i_2[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.115 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.115    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.449 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[1]
                         net (fo=5, routed)           1.099     7.548    mem_addr_gen_inst/pixel_addr0[15]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.303     7.851 r  mem_addr_gen_inst/pixel_addr_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.851    mem_addr_gen_inst/pixel_addr_carry__2_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.252 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.252    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.565 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.994     9.559    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.865 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000     9.865    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.445 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.825    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.105 r  mem_addr_gen_inst/pixel_addr__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.105    mem_addr_gen_inst/pixel_addr__55_carry__2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.428 f  mem_addr_gen_inst/pixel_addr__55_carry__3/O[1]
                         net (fo=1, routed)           1.117    13.545    mem_addr_gen_inst/pixel_addr__55_carry__3_n_6
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.306    13.851 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.851    mem_addr_gen_inst/pixel_addr__97_carry__0_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.252 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           0.998    15.250    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124    15.374 f  mem_addr_gen_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=36, routed)          3.857    19.231    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.152    19.383 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__6/O
                         net (fo=1, routed)           0.932    20.315    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y14         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.281ns  (logic 7.352ns (36.251%)  route 12.929ns (63.749%))
  Logic Levels:           20  (CARRY4=11 FDRE=1 LUT1=1 LUT2=3 LUT3=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=19, routed)          1.057     1.513    vga_inst/line_cnt_reg[9]_0[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124     1.637 f  vga_inst/pixel_addr_carry__1_i_23/O
                         net (fo=3, routed)           0.662     2.299    mem_addr_gen_inst/pixel_addr_carry__1_i_6_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  mem_addr_gen_inst/pixel_addr_carry__1_i_20/O
                         net (fo=1, routed)           0.000     2.423    vga_inst/pixel_addr_carry__1_i_13[0]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.956 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.956    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.800     3.975    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.295     4.270 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.270    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.910 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.497     5.408    vga_inst/pixel_addr__55_carry__1_i_2[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.115 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.115    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.449 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[1]
                         net (fo=5, routed)           1.099     7.548    mem_addr_gen_inst/pixel_addr0[15]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.303     7.851 r  mem_addr_gen_inst/pixel_addr_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.851    mem_addr_gen_inst/pixel_addr_carry__2_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.252 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.252    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.565 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.994     9.559    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.865 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000     9.865    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.445 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.825    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.105 r  mem_addr_gen_inst/pixel_addr__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.105    mem_addr_gen_inst/pixel_addr__55_carry__2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.428 f  mem_addr_gen_inst/pixel_addr__55_carry__3/O[1]
                         net (fo=1, routed)           1.117    13.545    mem_addr_gen_inst/pixel_addr__55_carry__3_n_6
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.306    13.851 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.851    mem_addr_gen_inst/pixel_addr__97_carry__0_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.252 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           0.998    15.250    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.152    15.402 r  mem_addr_gen_inst/blk_mem_gen_0_inst_i_2/O
                         net (fo=36, routed)          4.879    20.281    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[15]
    RAMB36_X2Y1          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.997ns  (logic 7.678ns (38.397%)  route 12.319ns (61.603%))
  Logic Levels:           21  (CARRY4=11 FDRE=1 LUT1=1 LUT2=3 LUT3=4 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=19, routed)          1.057     1.513    vga_inst/line_cnt_reg[9]_0[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124     1.637 f  vga_inst/pixel_addr_carry__1_i_23/O
                         net (fo=3, routed)           0.662     2.299    mem_addr_gen_inst/pixel_addr_carry__1_i_6_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  mem_addr_gen_inst/pixel_addr_carry__1_i_20/O
                         net (fo=1, routed)           0.000     2.423    vga_inst/pixel_addr_carry__1_i_13[0]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.956 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.956    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.800     3.975    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.295     4.270 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.270    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.910 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.497     5.408    vga_inst/pixel_addr__55_carry__1_i_2[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.115 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.115    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.449 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[1]
                         net (fo=5, routed)           1.099     7.548    mem_addr_gen_inst/pixel_addr0[15]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.303     7.851 r  mem_addr_gen_inst/pixel_addr_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.851    mem_addr_gen_inst/pixel_addr_carry__2_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.252 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.252    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.565 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.994     9.559    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.865 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000     9.865    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.445 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.825    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.105 r  mem_addr_gen_inst/pixel_addr__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.105    mem_addr_gen_inst/pixel_addr__55_carry__2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.428 f  mem_addr_gen_inst/pixel_addr__55_carry__3/O[1]
                         net (fo=1, routed)           1.117    13.545    mem_addr_gen_inst/pixel_addr__55_carry__3_n_6
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.306    13.851 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.851    mem_addr_gen_inst/pixel_addr__97_carry__0_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.252 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           0.998    15.250    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.152    15.402 f  mem_addr_gen_inst/blk_mem_gen_0_inst_i_2/O
                         net (fo=36, routed)          3.543    18.945    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[15]
    SLICE_X58Y39         LUT3 (Prop_lut3_I0_O)        0.326    19.271 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena/O
                         net (fo=2, routed)           0.726    19.997    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB18_X2Y16         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.939ns  (logic 7.352ns (36.873%)  route 12.587ns (63.127%))
  Logic Levels:           20  (CARRY4=11 FDRE=1 LUT1=1 LUT2=3 LUT3=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=19, routed)          1.057     1.513    vga_inst/line_cnt_reg[9]_0[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124     1.637 f  vga_inst/pixel_addr_carry__1_i_23/O
                         net (fo=3, routed)           0.662     2.299    mem_addr_gen_inst/pixel_addr_carry__1_i_6_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  mem_addr_gen_inst/pixel_addr_carry__1_i_20/O
                         net (fo=1, routed)           0.000     2.423    vga_inst/pixel_addr_carry__1_i_13[0]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.956 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.956    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.800     3.975    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.295     4.270 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.270    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.910 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.497     5.408    vga_inst/pixel_addr__55_carry__1_i_2[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.115 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.115    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.449 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[1]
                         net (fo=5, routed)           1.099     7.548    mem_addr_gen_inst/pixel_addr0[15]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.303     7.851 r  mem_addr_gen_inst/pixel_addr_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.851    mem_addr_gen_inst/pixel_addr_carry__2_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.252 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.252    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.565 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.994     9.559    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.865 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000     9.865    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.445 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.825    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.105 r  mem_addr_gen_inst/pixel_addr__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.105    mem_addr_gen_inst/pixel_addr__55_carry__2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.428 f  mem_addr_gen_inst/pixel_addr__55_carry__3/O[1]
                         net (fo=1, routed)           1.117    13.545    mem_addr_gen_inst/pixel_addr__55_carry__3_n_6
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.306    13.851 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.851    mem_addr_gen_inst/pixel_addr__97_carry__0_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.252 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           0.998    15.250    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.152    15.402 r  mem_addr_gen_inst/blk_mem_gen_0_inst_i_2/O
                         net (fo=36, routed)          4.536    19.938    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[15]
    RAMB36_X2Y2          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.930ns  (logic 7.448ns (37.371%)  route 12.482ns (62.629%))
  Logic Levels:           21  (CARRY4=11 FDRE=1 LUT1=1 LUT2=3 LUT3=3 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=19, routed)          1.057     1.513    vga_inst/line_cnt_reg[9]_0[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124     1.637 f  vga_inst/pixel_addr_carry__1_i_23/O
                         net (fo=3, routed)           0.662     2.299    mem_addr_gen_inst/pixel_addr_carry__1_i_6_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  mem_addr_gen_inst/pixel_addr_carry__1_i_20/O
                         net (fo=1, routed)           0.000     2.423    vga_inst/pixel_addr_carry__1_i_13[0]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.956 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.956    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.800     3.975    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.295     4.270 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.270    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.910 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.497     5.408    vga_inst/pixel_addr__55_carry__1_i_2[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.115 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.115    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.449 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[1]
                         net (fo=5, routed)           1.099     7.548    mem_addr_gen_inst/pixel_addr0[15]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.303     7.851 r  mem_addr_gen_inst/pixel_addr_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.851    mem_addr_gen_inst/pixel_addr_carry__2_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.252 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.252    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.565 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.994     9.559    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.865 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000     9.865    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.445 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.825    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.105 r  mem_addr_gen_inst/pixel_addr__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.105    mem_addr_gen_inst/pixel_addr__55_carry__2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.428 f  mem_addr_gen_inst/pixel_addr__55_carry__3/O[1]
                         net (fo=1, routed)           1.117    13.545    mem_addr_gen_inst/pixel_addr__55_carry__3_n_6
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.306    13.851 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.851    mem_addr_gen_inst/pixel_addr__97_carry__0_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.252 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           1.156    15.408    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.124    15.532 f  mem_addr_gen_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=36, routed)          3.390    18.922    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    19.046 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.884    19.930    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.919ns  (logic 7.678ns (38.546%)  route 12.241ns (61.454%))
  Logic Levels:           21  (CARRY4=11 FDRE=1 LUT1=1 LUT2=3 LUT3=3 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=19, routed)          1.057     1.513    vga_inst/line_cnt_reg[9]_0[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124     1.637 f  vga_inst/pixel_addr_carry__1_i_23/O
                         net (fo=3, routed)           0.662     2.299    mem_addr_gen_inst/pixel_addr_carry__1_i_6_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  mem_addr_gen_inst/pixel_addr_carry__1_i_20/O
                         net (fo=1, routed)           0.000     2.423    vga_inst/pixel_addr_carry__1_i_13[0]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.956 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.956    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.800     3.975    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.295     4.270 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.270    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.910 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.497     5.408    vga_inst/pixel_addr__55_carry__1_i_2[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.115 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.115    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.449 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[1]
                         net (fo=5, routed)           1.099     7.548    mem_addr_gen_inst/pixel_addr0[15]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.303     7.851 r  mem_addr_gen_inst/pixel_addr_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.851    mem_addr_gen_inst/pixel_addr_carry__2_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.252 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.252    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.565 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.994     9.559    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.865 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000     9.865    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.445 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.825    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.105 r  mem_addr_gen_inst/pixel_addr__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.105    mem_addr_gen_inst/pixel_addr__55_carry__2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.428 f  mem_addr_gen_inst/pixel_addr__55_carry__3/O[1]
                         net (fo=1, routed)           1.117    13.545    mem_addr_gen_inst/pixel_addr__55_carry__3_n_6
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.306    13.851 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.851    mem_addr_gen_inst/pixel_addr__97_carry__0_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.252 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           1.156    15.408    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.152    15.560 r  mem_addr_gen_inst/blk_mem_gen_0_inst_i_4/O
                         net (fo=37, routed)          3.691    19.251    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y47          LUT5 (Prop_lut5_I4_O)        0.326    19.577 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.343    19.919    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/ena_array[7]
    RAMB36_X0Y9          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.881ns  (logic 7.448ns (37.463%)  route 12.433ns (62.537%))
  Logic Levels:           21  (CARRY4=11 FDRE=1 LUT1=1 LUT2=3 LUT3=3 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=19, routed)          1.057     1.513    vga_inst/line_cnt_reg[9]_0[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124     1.637 f  vga_inst/pixel_addr_carry__1_i_23/O
                         net (fo=3, routed)           0.662     2.299    mem_addr_gen_inst/pixel_addr_carry__1_i_6_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  mem_addr_gen_inst/pixel_addr_carry__1_i_20/O
                         net (fo=1, routed)           0.000     2.423    vga_inst/pixel_addr_carry__1_i_13[0]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.956 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.956    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.800     3.975    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.295     4.270 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.270    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.910 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.497     5.408    vga_inst/pixel_addr__55_carry__1_i_2[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.115 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.115    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.449 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[1]
                         net (fo=5, routed)           1.099     7.548    mem_addr_gen_inst/pixel_addr0[15]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.303     7.851 r  mem_addr_gen_inst/pixel_addr_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.851    mem_addr_gen_inst/pixel_addr_carry__2_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.252 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.252    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.565 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.994     9.559    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.865 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000     9.865    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.445 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.825    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.105 r  mem_addr_gen_inst/pixel_addr__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.105    mem_addr_gen_inst/pixel_addr__55_carry__2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.428 f  mem_addr_gen_inst/pixel_addr__55_carry__3/O[1]
                         net (fo=1, routed)           1.117    13.545    mem_addr_gen_inst/pixel_addr__55_carry__3_n_6
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.306    13.851 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.851    mem_addr_gen_inst/pixel_addr__97_carry__0_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.252 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           0.998    15.250    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124    15.374 f  mem_addr_gen_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=36, routed)          3.317    18.691    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X48Y67         LUT5 (Prop_lut5_I0_O)        0.124    18.815 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__9/O
                         net (fo=1, routed)           1.066    19.881    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.874ns  (logic 7.678ns (38.633%)  route 12.196ns (61.367%))
  Logic Levels:           21  (CARRY4=11 FDRE=1 LUT1=1 LUT2=3 LUT3=4 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=19, routed)          1.057     1.513    vga_inst/line_cnt_reg[9]_0[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124     1.637 f  vga_inst/pixel_addr_carry__1_i_23/O
                         net (fo=3, routed)           0.662     2.299    mem_addr_gen_inst/pixel_addr_carry__1_i_6_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  mem_addr_gen_inst/pixel_addr_carry__1_i_20/O
                         net (fo=1, routed)           0.000     2.423    vga_inst/pixel_addr_carry__1_i_13[0]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.956 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.956    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.800     3.975    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.295     4.270 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.270    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.910 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.497     5.408    vga_inst/pixel_addr__55_carry__1_i_2[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.115 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.115    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.449 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[1]
                         net (fo=5, routed)           1.099     7.548    mem_addr_gen_inst/pixel_addr0[15]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.303     7.851 r  mem_addr_gen_inst/pixel_addr_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.851    mem_addr_gen_inst/pixel_addr_carry__2_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.252 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.252    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.565 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.994     9.559    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.865 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000     9.865    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.445 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.825    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.105 r  mem_addr_gen_inst/pixel_addr__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.105    mem_addr_gen_inst/pixel_addr__55_carry__2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.428 f  mem_addr_gen_inst/pixel_addr__55_carry__3/O[1]
                         net (fo=1, routed)           1.117    13.545    mem_addr_gen_inst/pixel_addr__55_carry__3_n_6
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.306    13.851 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.851    mem_addr_gen_inst/pixel_addr__97_carry__0_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.252 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           0.998    15.250    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.152    15.402 f  mem_addr_gen_inst/blk_mem_gen_0_inst_i_2/O
                         net (fo=36, routed)          3.543    18.945    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[15]
    SLICE_X58Y39         LUT3 (Prop_lut3_I0_O)        0.326    19.271 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena/O
                         net (fo=2, routed)           0.603    19.874    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X2Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.829ns  (logic 7.678ns (38.721%)  route 12.151ns (61.279%))
  Logic Levels:           21  (CARRY4=11 FDRE=1 LUT1=1 LUT2=3 LUT3=3 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=19, routed)          1.057     1.513    vga_inst/line_cnt_reg[9]_0[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124     1.637 f  vga_inst/pixel_addr_carry__1_i_23/O
                         net (fo=3, routed)           0.662     2.299    mem_addr_gen_inst/pixel_addr_carry__1_i_6_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  mem_addr_gen_inst/pixel_addr_carry__1_i_20/O
                         net (fo=1, routed)           0.000     2.423    vga_inst/pixel_addr_carry__1_i_13[0]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.956 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.956    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.800     3.975    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.295     4.270 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.270    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.910 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.497     5.408    vga_inst/pixel_addr__55_carry__1_i_2[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.115 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.115    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.449 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[1]
                         net (fo=5, routed)           1.099     7.548    mem_addr_gen_inst/pixel_addr0[15]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.303     7.851 r  mem_addr_gen_inst/pixel_addr_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.851    mem_addr_gen_inst/pixel_addr_carry__2_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.252 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.252    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.565 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.994     9.559    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.865 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000     9.865    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.445 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.825    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.105 r  mem_addr_gen_inst/pixel_addr__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.105    mem_addr_gen_inst/pixel_addr__55_carry__2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.428 f  mem_addr_gen_inst/pixel_addr__55_carry__3/O[1]
                         net (fo=1, routed)           1.117    13.545    mem_addr_gen_inst/pixel_addr__55_carry__3_n_6
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.306    13.851 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.851    mem_addr_gen_inst/pixel_addr__97_carry__0_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.252 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           1.156    15.408    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.152    15.560 r  mem_addr_gen_inst/blk_mem_gen_0_inst_i_4/O
                         net (fo=37, routed)          3.198    18.758    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.326    19.084 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=1, routed)           0.745    19.829    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.785ns  (logic 7.352ns (37.159%)  route 12.433ns (62.841%))
  Logic Levels:           20  (CARRY4=11 FDRE=1 LUT1=1 LUT2=3 LUT3=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=19, routed)          1.057     1.513    vga_inst/line_cnt_reg[9]_0[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124     1.637 f  vga_inst/pixel_addr_carry__1_i_23/O
                         net (fo=3, routed)           0.662     2.299    mem_addr_gen_inst/pixel_addr_carry__1_i_6_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  mem_addr_gen_inst/pixel_addr_carry__1_i_20/O
                         net (fo=1, routed)           0.000     2.423    vga_inst/pixel_addr_carry__1_i_13[0]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.956 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.956    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.175 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.800     3.975    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.295     4.270 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.270    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.910 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.497     5.408    vga_inst/pixel_addr__55_carry__1_i_2[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.115 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.115    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.449 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[1]
                         net (fo=5, routed)           1.099     7.548    mem_addr_gen_inst/pixel_addr0[15]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.303     7.851 r  mem_addr_gen_inst/pixel_addr_carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.851    mem_addr_gen_inst/pixel_addr_carry__2_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.252 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.252    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.565 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.994     9.559    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.865 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000     9.865    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.445 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.825    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.105 r  mem_addr_gen_inst/pixel_addr__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.105    mem_addr_gen_inst/pixel_addr__55_carry__2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.428 f  mem_addr_gen_inst/pixel_addr__55_carry__3/O[1]
                         net (fo=1, routed)           1.117    13.545    mem_addr_gen_inst/pixel_addr__55_carry__3_n_6
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.306    13.851 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.851    mem_addr_gen_inst/pixel_addr__97_carry__0_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.252 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           0.998    15.250    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.152    15.402 r  mem_addr_gen_inst/blk_mem_gen_0_inst_i_2/O
                         net (fo=36, routed)          4.383    19.785    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[15]
    RAMB36_X2Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_addr_gen_inst/position_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_addr_gen_inst/position_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE                         0.000     0.000 r  mem_addr_gen_inst/position_reg[1]/C
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mem_addr_gen_inst/position_reg[1]/Q
                         net (fo=7, routed)           0.119     0.260    mem_addr_gen_inst/position_reg[1]
    SLICE_X36Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.305 r  mem_addr_gen_inst/position[2]_i_1/O
                         net (fo=1, routed)           0.000     0.305    mem_addr_gen_inst/p_0_in__2[2]
    SLICE_X36Y39         FDCE                                         r  mem_addr_gen_inst/position_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_gen_inst/position_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_addr_gen_inst/position_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.390%)  route 0.119ns (38.610%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE                         0.000     0.000 r  mem_addr_gen_inst/position_reg[1]/C
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mem_addr_gen_inst/position_reg[1]/Q
                         net (fo=7, routed)           0.119     0.260    mem_addr_gen_inst/position_reg[1]
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.048     0.308 r  mem_addr_gen_inst/position[3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    mem_addr_gen_inst/p_0_in__2[3]
    SLICE_X36Y39         FDCE                                         r  mem_addr_gen_inst/position_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[0]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_inst/line_cnt_reg[0]/Q
                         net (fo=8, routed)           0.117     0.281    vga_inst/line_cnt_reg[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.326 r  vga_inst/line_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.326    vga_inst/p_0_in__1[2]
    SLICE_X43Y37         FDRE                                         r  vga_inst/line_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[0]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_inst/line_cnt_reg[0]/Q
                         net (fo=8, routed)           0.117     0.281    vga_inst/line_cnt_reg[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.048     0.329 r  vga_inst/line_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.329    vga_inst/p_0_in__1[3]
    SLICE_X43Y37         FDRE                                         r  vga_inst/line_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE                         0.000     0.000 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.195     0.336    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y31         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_gen_inst/position_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_addr_gen_inst/position_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.154%)  route 0.151ns (44.846%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE                         0.000     0.000 r  mem_addr_gen_inst/position_reg[1]/C
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mem_addr_gen_inst/position_reg[1]/Q
                         net (fo=7, routed)           0.151     0.292    mem_addr_gen_inst/position_reg[1]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.337 r  mem_addr_gen_inst/position[4]_i_1/O
                         net (fo=1, routed)           0.000     0.337    mem_addr_gen_inst/p_0_in__2[4]
    SLICE_X36Y38         FDCE                                         r  mem_addr_gen_inst/position_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_gen_inst/position_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_addr_gen_inst/position_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.760%)  route 0.160ns (46.240%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE                         0.000     0.000 r  mem_addr_gen_inst/position_reg[7]/C
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  mem_addr_gen_inst/position_reg[7]/Q
                         net (fo=7, routed)           0.160     0.301    mem_addr_gen_inst/position_reg[7]
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.045     0.346 r  mem_addr_gen_inst/position[5]_i_1/O
                         net (fo=1, routed)           0.000     0.346    mem_addr_gen_inst/p_0_in__2[5]
    SLICE_X36Y39         FDCE                                         r  mem_addr_gen_inst/position_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_gen_inst/position_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_addr_gen_inst/position_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.760%)  route 0.160ns (46.240%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE                         0.000     0.000 r  mem_addr_gen_inst/position_reg[7]/C
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  mem_addr_gen_inst/position_reg[7]/Q
                         net (fo=7, routed)           0.160     0.301    mem_addr_gen_inst/position_reg[7]
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.045     0.346 r  mem_addr_gen_inst/position[6]_i_1/O
                         net (fo=1, routed)           0.000     0.346    mem_addr_gen_inst/p_0_in__2[6]
    SLICE_X36Y39         FDCE                                         r  mem_addr_gen_inst/position_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.506%)  route 0.175ns (48.494%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[4]/C
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/pixel_cnt_reg[4]/Q
                         net (fo=9, routed)           0.175     0.316    vga_inst/pixel_cnt_reg[4]
    SLICE_X41Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.361 r  vga_inst/pixel_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.361    vga_inst/p_0_in__0[5]
    SLICE_X41Y35         FDRE                                         r  vga_inst/pixel_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[5]/C
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/line_cnt_reg[5]/Q
                         net (fo=21, routed)          0.176     0.317    vga_inst/line_cnt_reg[9]_0[4]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.362 r  vga_inst/line_cnt[9]_i_3/O
                         net (fo=1, routed)           0.000     0.362    vga_inst/p_0_in__1[9]
    SLICE_X43Y37         FDRE                                         r  vga_inst/line_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------





