Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_yuv_filter_top glbl -Oenable_linking_all_libraries -prj yuv_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s yuv_filter 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_in_channels_ch1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_channels_ch1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_in_channels_ch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_channels_ch2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_in_channels_ch3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_channels_ch3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_out_channels_ch1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_channels_ch1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_out_channels_ch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_channels_ch2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_out_channels_ch3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_channels_ch3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_yuv_filter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_8ns_7ns_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_7ns_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_8ns_7s_16s_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_7s_16s_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_8s_8s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8s_8s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8s_8s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_9ns_8s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9ns_8s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9ns_8s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_9s_8s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9s_8s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9s_8s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mul_16ns_16ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mul_16ns_16ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mul_8ns_8ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mul_8ns_8ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mul_8ns_8s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mul_8ns_8s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.yuv_filter_p_yuv_channels_ch1_RA...
Compiling module xil_defaultlib.yuv_filter_mul_8ns_8s_16_1_1(NUM...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_5ns_8n...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_5ns_8n...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_7s_16s...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_7s_16s...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_7ns_16...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_7ns_16...
Compiling module xil_defaultlib.yuv_filter_flow_control_loop_pip...
Compiling module xil_defaultlib.yuv_filter_yuv_filter_Pipeline_R...
Compiling module xil_defaultlib.yuv_filter_mul_8ns_8ns_15_1_1(NU...
Compiling module xil_defaultlib.yuv_filter_yuv_filter_Pipeline_Y...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9s_9ns_8ns...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9s_9ns_8ns...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9ns_8s_18s...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9ns_8s_18s...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9s_8s_18s_...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9s_8s_18s_...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8s_8s_18s_...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8s_8s_18s_...
Compiling module xil_defaultlib.yuv_filter_yuv_filter_Pipeline_Y...
Compiling module xil_defaultlib.yuv_filter_mul_16ns_16ns_32_1_1(...
Compiling module xil_defaultlib.yuv_filter
Compiling module xil_defaultlib.AESL_automem_in_channels_ch1
Compiling module xil_defaultlib.AESL_automem_in_channels_ch2
Compiling module xil_defaultlib.AESL_automem_in_channels_ch3
Compiling module xil_defaultlib.AESL_automem_out_channels_ch1
Compiling module xil_defaultlib.AESL_automem_out_channels_ch2
Compiling module xil_defaultlib.AESL_automem_out_channels_ch3
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_yuv_filter_top
Compiling module work.glbl
Built simulation snapshot yuv_filter
