Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9431a1c5329448e4bdd5f448d09b2959 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divider_behav xil_defaultlib.divider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture divider_rtl of entity xil_defaultlib.divider
Built simulation snapshot divider_behav
