

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
<<<<<<< HEAD
* Date:           Sun Sep 28 13:51:37 2025
=======
* Date:           Sun Oct 12 22:06:29 2025
>>>>>>> b41ed44 (Initial commit)

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
<<<<<<< HEAD
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
=======
    |ap_clk  |  10.00 ns|  7.183 ns|     2.70 ns|
>>>>>>> b41ed44 (Initial commit)
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
<<<<<<< HEAD
    |  4831846568|  4831846568|  48.318 sec|  48.318 sec|  4831846569|  4831846569|       no|
=======
    |  1627901240|  1627901240|  16.279 sec|  16.279 sec|  1627901241|  1627901241|       no|
>>>>>>> b41ed44 (Initial commit)
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
<<<<<<< HEAD
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |                  |       |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |     Instance     | Module|     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |grp_conv1_fu_194  |conv1  |  3117071233|  3117071233|  31.171 sec|  31.171 sec|  3117071233|  3117071233|       no|
        |grp_conv2_fu_206  |conv2  |  1202718817|  1202718817|  12.027 sec|  12.027 sec|  1202718817|  1202718817|       no|
        |grp_conv3_fu_218  |conv3  |   493280161|   493280161|   4.933 sec|   4.933 sec|   493280161|   493280161|       no|
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                      |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1     |  12517568|  12517568|    195587|          -|          -|    64|        no|
        | + VITIS_LOOP_19_2    |    195585|    195585|       767|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_20_3  |       765|       765|         3|          -|          -|   255|        no|
        |- VITIS_LOOP_30_4     |   6258784|   6258784|    195587|          -|          -|    32|        no|
        | + VITIS_LOOP_31_5    |    195585|    195585|       767|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_32_6  |       765|       765|         3|          -|          -|   255|        no|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
=======
        +---------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+------------+------------+------------+------------+---------+
        |                                                                           |                                                                |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |                                  Instance                                 |                             Module                             |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+------------+------------+------------+------------+---------+
        |grp_conv1_fu_146                                                           |conv1                                                           |  1065369601|  1065369601|  10.654 sec|  10.654 sec|  1065369601|  1065369601|       no|
        |grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158  |srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3  |     4161603|     4161603|   41.616 ms|   41.616 ms|     4161603|     4161603|       no|
        |grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164  |srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6  |     2080803|     2080803|   20.808 ms|   20.808 ms|     2080803|     2080803|       no|
        |grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170  |srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4  |    12484808|    12484808|   0.125 sec|   0.125 sec|    12484808|    12484808|       no|
        |grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183  |srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6  |        2407|        2407|   24.070 us|   24.070 us|        2407|        2407|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                                   |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_10_1                  |  399513952|  399513952|  12484811|          -|          -|     32|        no|
        |- VITIS_LOOP_14_2_VITIS_LOOP_15_3  |  156775275|  156775275|      2411|          -|          -|  65025|        no|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
>>>>>>> b41ed44 (Initial commit)



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
<<<<<<< HEAD
|Expression       |        -|     -|       0|     480|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|    1418|    2022|    -|
|Memory           |    11064|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     401|    -|
|Register         |        -|     -|     262|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |    11064|     5|    1680|    2903|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |     3841|    ~0|      ~0|       2|    0|
=======
|Expression       |        -|     -|       0|     188|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|    1677|    4271|    -|
|Memory           |    11064|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     431|    -|
|Register         |        -|     -|     166|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |    11064|     5|    1843|    4890|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |     3841|    ~0|      ~0|       4|    0|
>>>>>>> b41ed44 (Initial commit)
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
<<<<<<< HEAD
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_conv1_fu_194                    |conv1                           |        0|   0|  386|  632|    0|
    |grp_conv2_fu_206                    |conv2                           |        0|   0|  311|  436|    0|
    |grp_conv3_fu_218                    |conv3                           |        0|   0|  366|  605|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U20  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U19     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U21   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5| 1418| 2022|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
=======
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_conv1_fu_146                                                           |conv1                                                           |        0|   0|  413|  1560|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U37                                         |fadd_32ns_32ns_32_4_full_dsp_1                                  |        0|   2|  227|   214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U39                                            |fcmp_32ns_32ns_1_2_no_dsp_1                                     |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U38                                          |fmul_32ns_32ns_32_3_max_dsp_1                                   |        0|   3|  128|   135|    0|
    |grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170  |srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4  |        0|   0|  461|   701|    0|
    |grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158  |srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3  |        0|   0|  143|   462|    0|
    |grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183  |srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6  |        0|   0|  166|   745|    0|
    |grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164  |srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6  |        0|   0|  139|   454|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                      |                                                                |        0|   5| 1677|  4271|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
>>>>>>> b41ed44 (Initial commit)

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+
    |feat1_U  |feat1_RAM_AUTO_1R1W  |     7374|  0|   0|    0|  4161600|   32|     1|    133171200|
    |feat2_U  |feat2_RAM_AUTO_1R1W  |     3690|  0|   0|    0|  2080800|   32|     1|     66585600|
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+
    |Total    |                     |    11064|  0|   0|    0|  6242400|   64|     2|    199756800|
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
<<<<<<< HEAD
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_276_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln19_fu_324_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln20_fu_354_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln21_1_fu_338_p2   |         +|   0|  0|  29|          22|          22|
    |add_ln21_fu_291_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln30_fu_435_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln31_fu_483_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln32_fu_513_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln33_1_fu_497_p2   |         +|   0|  0|  28|          21|          21|
    |add_ln33_fu_450_p2     |         +|   0|  0|  23|          16|          16|
    |sub_ln21_1_fu_312_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln21_fu_260_p2     |         -|   0|  0|  23|          16|          16|
    |sub_ln33_1_fu_471_p2   |         -|   0|  0|  28|          21|          21|
    |sub_ln33_fu_419_p2     |         -|   0|  0|  22|          15|          15|
    |and_ln21_fu_394_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln33_fu_553_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_270_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln19_fu_318_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln20_fu_348_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln21_1_fu_384_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln21_fu_378_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln30_fu_429_p2    |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln31_fu_477_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln32_fu_507_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln33_1_fu_543_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln33_fu_537_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln21_fu_390_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_549_p2      |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 480|         306|         189|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  65|         15|    1|         15|
    |c_1_fu_112      |   9|          2|    6|         12|
    |c_fu_108        |   9|          2|    7|         14|
    |feat1_address0  |  26|          5|   22|        110|
    |feat1_ce0       |  20|          4|    1|          4|
    |feat1_d0        |  14|          3|   32|         96|
    |feat1_we0       |  14|          3|    1|          3|
    |feat2_address0  |  26|          5|   21|        105|
    |feat2_ce0       |  20|          4|    1|          4|
    |feat2_d0        |  14|          3|   32|         96|
    |feat2_we0       |  14|          3|    1|          3|
    |grp_fu_229_p0   |  14|          3|   32|         96|
    |grp_fu_692_ce   |  20|          4|    1|          4|
    |grp_fu_692_p0   |  20|          4|   32|        128|
    |grp_fu_692_p1   |  20|          4|   32|        128|
    |grp_fu_696_ce   |  20|          4|    1|          4|
    |grp_fu_696_p0   |  20|          4|   32|        128|
    |grp_fu_696_p1   |  20|          4|   32|        128|
    |x_1_reg_183     |   9|          2|    8|         16|
    |x_reg_161       |   9|          2|    8|         16|
    |y_1_reg_172     |   9|          2|    8|         16|
    |y_reg_150       |   9|          2|    8|         16|
    +----------------+----+-----------+-----+-----------+
    |Total           | 401|         84|  319|       1142|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln18_reg_574               |   7|   0|    7|          0|
    |add_ln19_reg_594               |   8|   0|    8|          0|
    |add_ln20_reg_607               |   8|   0|    8|          0|
    |add_ln30_reg_638               |   6|   0|    6|          0|
    |add_ln31_reg_656               |   8|   0|    8|          0|
    |add_ln32_reg_669               |   8|   0|    8|          0|
    |ap_CS_fsm                      |  14|   0|   14|          0|
    |c_1_fu_112                     |   6|   0|    6|          0|
    |c_fu_108                       |   7|   0|    7|          0|
    |empty_reg_643                  |  32|   0|   32|          0|
    |feat1_addr_reg_599             |  22|   0|   22|          0|
    |feat2_addr_reg_661             |  21|   0|   21|          0|
    |grp_conv1_fu_194_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_fu_206_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv3_fu_218_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln21_1_reg_622            |   1|   0|    1|          0|
    |icmp_ln21_reg_617              |   1|   0|    1|          0|
    |icmp_ln33_1_reg_684            |   1|   0|    1|          0|
    |icmp_ln33_reg_679              |   1|   0|    1|          0|
    |sext_ln18_reg_566              |  17|   0|   17|          0|
    |sext_ln30_reg_630              |  16|   0|   16|          0|
    |sub_ln21_1_reg_586             |  22|   0|   22|          0|
    |sub_ln33_1_reg_648             |  21|   0|   21|          0|
    |x_1_reg_183                    |   8|   0|    8|          0|
    |x_reg_161                      |   8|   0|    8|          0|
    |y_1_reg_172                    |   8|   0|    8|          0|
    |y_reg_150                      |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 262|   0|  262|          0|
    +-------------------------------+----+----+-----+-----------+
=======
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_213_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln14_1_fu_291_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln14_fu_303_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln15_fu_331_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln33_fu_371_p2       |         +|   0|  0|  16|          16|          16|
    |sub_ln21_fu_258_p2       |         -|   0|  0|  22|          15|          15|
    |sub_ln33_fu_362_p2       |         -|   0|  0|  16|          16|          16|
    |icmp_ln10_fu_207_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln14_fu_285_p2      |      icmp|   0|  0|  23|          16|          10|
    |icmp_ln15_fu_309_p2      |      icmp|   0|  0|  15|           8|           2|
    |select_ln14_1_fu_323_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln14_fu_315_p3    |    select|   0|  0|   8|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 188|         117|          79|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         13|    1|         13|
    |feat1_address0            |  20|          4|   22|         88|
    |feat1_ce0                 |  20|          4|    1|          4|
    |feat1_ce1                 |   9|          2|    1|          2|
    |feat1_d0                  |  14|          3|   32|         96|
    |feat1_we0                 |  14|          3|    1|          3|
    |feat2_address0            |  20|          4|   21|         84|
    |feat2_ce0                 |  20|          4|    1|          4|
    |feat2_ce1                 |   9|          2|    1|          2|
    |feat2_d0                  |  14|          3|   32|         96|
    |feat2_we0                 |  14|          3|    1|          3|
    |grp_fu_479_ce             |  20|          4|    1|          4|
    |grp_fu_479_p0             |  20|          4|   32|        128|
    |grp_fu_479_p1             |  20|          4|   32|        128|
    |grp_fu_483_ce             |  20|          4|    1|          4|
    |grp_fu_483_p0             |  20|          4|   32|        128|
    |grp_fu_483_p1             |  20|          4|   32|        128|
    |grp_fu_487_ce             |  14|          3|    1|          3|
    |grp_fu_487_opcode         |  14|          3|    5|         15|
    |grp_fu_487_p0             |  14|          3|   32|         96|
    |grp_fu_487_p1             |  14|          3|   32|         96|
    |indvar_flatten106_fu_110  |   9|          2|   16|         32|
    |oc_fu_94                  |   9|          2|    6|         12|
    |x_fu_102                  |   9|          2|    8|         16|
    |y_fu_106                  |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 431|         89|  352|       1201|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_1_reg_458                                                                           |  32|   0|   32|          0|
    |acc_reg_453                                                                             |  32|   0|   32|          0|
    |ap_CS_fsm                                                                               |  12|   0|   12|          0|
    |grp_conv1_fu_146_ap_start_reg                                                           |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten106_fu_110                                                                |  16|   0|   16|          0|
    |oc_1_reg_403                                                                            |   6|   0|    6|          0|
    |oc_fu_94                                                                                |   6|   0|    6|          0|
    |select_ln14_1_reg_472                                                                   |   8|   0|    8|          0|
    |select_ln14_reg_466                                                                     |   8|   0|    8|          0|
    |sub_ln21_reg_443                                                                        |  15|   0|   15|          0|
    |tmp_7_reg_448                                                                           |   5|   0|   11|          6|
    |trunc_ln10_reg_409                                                                      |   5|   0|    5|          0|
    |x_fu_102                                                                                |   8|   0|    8|          0|
    |y_fu_106                                                                                |   8|   0|    8|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 166|   0|  172|          6|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
>>>>>>> b41ed44 (Initial commit)



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
<<<<<<< HEAD
=======
|conv1_biases_address1   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce1        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q1         |   in|   32|   ap_memory|   conv1_biases|         array|
>>>>>>> b41ed44 (Initial commit)
|conv2_weights_address0  |  out|   11|   ap_memory|  conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|  conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|  conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|   conv2_biases|         array|
|conv3_weights_address0  |  out|   10|   ap_memory|  conv3_weights|         array|
|conv3_weights_ce0       |  out|    1|   ap_memory|  conv3_weights|         array|
|conv3_weights_q0        |   in|   32|   ap_memory|  conv3_weights|         array|
|conv3_biases            |   in|   32|     ap_none|   conv3_biases|       pointer|
|output_ftmap_address0   |  out|   16|   ap_memory|   output_ftmap|         array|
|output_ftmap_ce0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_we0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_d0         |  out|   32|   ap_memory|   output_ftmap|         array|
+------------------------+-----+-----+------------+---------------+--------------+

