OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/iot/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/viterbi/runs/RUN_2026.01.21_02.17.41/tmp/routing/29-fill.odb'…
Reading design constraints file at '/openlane/designs/viterbi/constraints.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   system_top
Die area:                 ( 0 0 ) ( 400000 400000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     17961
Number of terminals:      31
Number of snets:          2
Number of nets:           2462

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 288.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 151705.
[INFO DRT-0033] mcon shape region query size = 144336.
[INFO DRT-0033] met1 shape region query size = 40819.
[INFO DRT-0033] via shape region query size = 2100.
[INFO DRT-0033] met2 shape region query size = 1270.
[INFO DRT-0033] via2 shape region query size = 1680.
[INFO DRT-0033] met3 shape region query size = 1279.
[INFO DRT-0033] via3 shape region query size = 1680.
[INFO DRT-0033] met4 shape region query size = 450.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 962 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 270 unique inst patterns.
[INFO DRT-0084]   Complete 2501 groups.
#scanned instances     = 17961
#unique  instances     = 288
#stdCellGenAp          = 7272
#stdCellValidPlanarAp  = 83
#stdCellValidViaAp     = 5570
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 7825
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:55, elapsed time = 00:00:19, memory = 163.71 (MB), peak = 163.23 (MB)

Number of guides:     18056

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 57 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 57 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 6558.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4817.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2408.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 124.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 54.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 9020 vertical wires in 2 frboxes and 4941 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 593 vertical wires in 2 frboxes and 1376 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 217.34 (MB), peak = 216.91 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 217.34 (MB), peak = 216.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 267.98 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 311.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:03, memory = 310.36 (MB).
    Completing 40% with 74 violations.
    elapsed time = 00:00:04, memory = 330.75 (MB).
    Completing 50% with 74 violations.
    elapsed time = 00:00:07, memory = 373.20 (MB).
    Completing 60% with 192 violations.
    elapsed time = 00:00:11, memory = 365.86 (MB).
    Completing 70% with 192 violations.
    elapsed time = 00:00:12, memory = 365.86 (MB).
    Completing 80% with 192 violations.
    elapsed time = 00:00:17, memory = 379.64 (MB).
    Completing 90% with 370 violations.
    elapsed time = 00:00:17, memory = 409.12 (MB).
    Completing 100% with 534 violations.
    elapsed time = 00:00:23, memory = 409.67 (MB).
[INFO DRT-0199]   Number of violations = 1091.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing       17    134     41      5      1
Min Hole             0      3      0      0      0
NS Metal             1      0      0      0      0
Recheck              0    350    163     28     16
Short                0    306     26      0      0
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:24, memory = 693.14 (MB), peak = 692.60 (MB)
Total wire length = 66025 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 33045 um.
Total wire length on LAYER met2 = 29758 um.
Total wire length on LAYER met3 = 2236 um.
Total wire length on LAYER met4 = 985 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17471.
Up-via summary (total 17471):

------------------------
 FR_MASTERSLICE        0
            li1     8749
           met1     8503
           met2      156
           met3       63
           met4        0
------------------------
                   17471


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1091 violations.
    elapsed time = 00:00:00, memory = 693.96 (MB).
    Completing 20% with 1091 violations.
    elapsed time = 00:00:01, memory = 693.96 (MB).
    Completing 30% with 1091 violations.
    elapsed time = 00:00:03, memory = 703.16 (MB).
    Completing 40% with 935 violations.
    elapsed time = 00:00:03, memory = 703.16 (MB).
    Completing 50% with 935 violations.
    elapsed time = 00:00:05, memory = 705.61 (MB).
    Completing 60% with 704 violations.
    elapsed time = 00:00:07, memory = 705.61 (MB).
    Completing 70% with 704 violations.
    elapsed time = 00:00:08, memory = 705.61 (MB).
    Completing 80% with 704 violations.
    elapsed time = 00:00:10, memory = 705.61 (MB).
    Completing 90% with 487 violations.
    elapsed time = 00:00:11, memory = 705.61 (MB).
    Completing 100% with 215 violations.
    elapsed time = 00:00:15, memory = 708.22 (MB).
[INFO DRT-0199]   Number of violations = 215.
Viol/Layer        met1   met2
Metal Spacing       45     25
Min Hole             2      0
Short              131     12
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:15, memory = 711.22 (MB), peak = 710.72 (MB)
Total wire length = 65444 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 32905 um.
Total wire length on LAYER met2 = 29475 um.
Total wire length on LAYER met3 = 2135 um.
Total wire length on LAYER met4 = 928 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17347.
Up-via summary (total 17347):

------------------------
 FR_MASTERSLICE        0
            li1     8749
           met1     8393
           met2      153
           met3       52
           met4        0
------------------------
                   17347


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 215 violations.
    elapsed time = 00:00:00, memory = 711.22 (MB).
    Completing 20% with 215 violations.
    elapsed time = 00:00:01, memory = 711.32 (MB).
    Completing 30% with 215 violations.
    elapsed time = 00:00:04, memory = 711.32 (MB).
    Completing 40% with 190 violations.
    elapsed time = 00:00:05, memory = 711.32 (MB).
    Completing 50% with 190 violations.
    elapsed time = 00:00:07, memory = 711.32 (MB).
    Completing 60% with 205 violations.
    elapsed time = 00:00:08, memory = 716.70 (MB).
    Completing 70% with 205 violations.
    elapsed time = 00:00:09, memory = 717.00 (MB).
    Completing 80% with 205 violations.
    elapsed time = 00:00:12, memory = 717.00 (MB).
    Completing 90% with 199 violations.
    elapsed time = 00:00:12, memory = 717.00 (MB).
    Completing 100% with 187 violations.
    elapsed time = 00:00:16, memory = 718.97 (MB).
[INFO DRT-0199]   Number of violations = 191.
Viol/Layer        met1   met2
Metal Spacing       39     17
Min Hole             1      0
Recheck              4      0
Short              126      4
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:16, memory = 718.97 (MB), peak = 718.47 (MB)
Total wire length = 65301 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 32876 um.
Total wire length on LAYER met2 = 29272 um.
Total wire length on LAYER met3 = 2214 um.
Total wire length on LAYER met4 = 937 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17299.
Up-via summary (total 17299):

------------------------
 FR_MASTERSLICE        0
            li1     8749
           met1     8345
           met2      153
           met3       52
           met4        0
------------------------
                   17299


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 191 violations.
    elapsed time = 00:00:00, memory = 718.97 (MB).
    Completing 20% with 191 violations.
    elapsed time = 00:00:00, memory = 718.97 (MB).
    Completing 30% with 191 violations.
    elapsed time = 00:00:02, memory = 719.18 (MB).
    Completing 40% with 163 violations.
    elapsed time = 00:00:02, memory = 719.18 (MB).
    Completing 50% with 163 violations.
    elapsed time = 00:00:03, memory = 719.27 (MB).
    Completing 60% with 121 violations.
    elapsed time = 00:00:04, memory = 719.27 (MB).
    Completing 70% with 121 violations.
    elapsed time = 00:00:04, memory = 719.27 (MB).
    Completing 80% with 121 violations.
    elapsed time = 00:00:05, memory = 719.27 (MB).
    Completing 90% with 73 violations.
    elapsed time = 00:00:05, memory = 719.27 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:07, memory = 719.27 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:07, memory = 719.27 (MB), peak = 718.72 (MB)
Total wire length = 65249 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 32474 um.
Total wire length on LAYER met2 = 29339 um.
Total wire length on LAYER met3 = 2500 um.
Total wire length on LAYER met4 = 935 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17418.
Up-via summary (total 17418):

------------------------
 FR_MASTERSLICE        0
            li1     8749
           met1     8413
           met2      202
           met3       54
           met4        0
------------------------
                   17418


[INFO DRT-0198] Complete detail routing.
Total wire length = 65249 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 32474 um.
Total wire length on LAYER met2 = 29339 um.
Total wire length on LAYER met3 = 2500 um.
Total wire length on LAYER met4 = 935 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17418.
Up-via summary (total 17418):

------------------------
 FR_MASTERSLICE        0
            li1     8749
           met1     8413
           met2      202
           met3       54
           met4        0
------------------------
                   17418


[INFO DRT-0267] cpu time = 00:02:45, elapsed time = 00:01:04, memory = 719.27 (MB), peak = 718.72 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/viterbi/runs/RUN_2026.01.21_02.17.41/results/routing/system_top.odb'…
Writing netlist to '/openlane/designs/viterbi/runs/RUN_2026.01.21_02.17.41/results/routing/system_top.nl.v'…
Writing powered netlist to '/openlane/designs/viterbi/runs/RUN_2026.01.21_02.17.41/results/routing/system_top.pnl.v'…
Writing layout to '/openlane/designs/viterbi/runs/RUN_2026.01.21_02.17.41/results/routing/system_top.def'…
