Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 23 14:37:13 2023
| Host         : caplab07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rvfpganexys_control_sets_placed.rpt
| Design       : rvfpganexys
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   678 |
|    Minimum number of control sets                        |   678 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1796 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   678 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |   180 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    92 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |     2 |
| >= 16              |   316 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             593 |          265 |
| No           | No                    | Yes                    |            3229 |         1473 |
| No           | Yes                   | No                     |             655 |          259 |
| Yes          | No                    | No                     |            1072 |          397 |
| Yes          | No                    | Yes                    |           12575 |         6135 |
| Yes          | Yes                   | No                     |            1592 |          494 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                                Enable Signal                                                                |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/sdram_bankmachine7_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  swervolf/vga/winner_reg_i_1_n_0             |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienC4_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienC3_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienC1_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienB5_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienC2_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/rf_ram_if/rtrig1                                                                                                       |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienA5_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/deadline/alienC5_deactivate__0 |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/late/sprite_row_ff_reg[9]_0    |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienB3_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  ddr2/ldc/iodelay_clk                        |                                                                                                                                             |                                                            |                1 |              1 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/sdram_twtrcon_ready_i_1_n_0                       |                1 |              1 |
|  tap/idcode_tck                              |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienB4_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/sdram_bankmachine2_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/sdram_bankmachine1_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/sdram_bankmachine5_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1_n_0          |                1 |              1 |
|  swervolf/vga/dtg/alienB2_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienA4_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienA3_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienA2_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienA1_deactivate0        |                                                                                                                                             |                                                            |                1 |              1 |
|  swervolf/vga/dtg/alienB1_deactivate__0      |                                                                                                                                             |                                                            |                1 |              1 |
|  ddr2/ldc/iodelay_clk                        |                                                                                                                                             | ddr2/ldc/xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |
|  dtmcs_tck                                   |                                                                                                                                             |                                                            |                1 |              2 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                         | clk_gen/rst_core                                           |                2 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                               | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/write_pointer_q0                                        | clk_gen/rst_core                                           |                2 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/write_w_buffer_rdport_re                                                                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/write_resp_buffer_do_read                                                                                                          | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  dmi_tck                                     | tap/dmi_0                                                                                                                                   | tap/dmi[6]_i_1_n_0                                         |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/read_r_buffer_wrport_we                                                                                                            | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                               | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_phy_rx_bitcount                                                                                                               | ddr2/ldc/uart_phy_rx_bitcount[3]_i_1_n_0                   |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read                                                                                    | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                  | clk_gen/rst_core                                           |                2 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/write_id_buffer_wrport_we                                                                                                          | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                          | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/read_r_buffer_syncfifo_re                                                                                                          | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_phy_sink_ready1301_out                                                                                                        | ddr2/ldc/uart_phy_sink_ready1                              |                1 |              4 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/win/sprite_row_ff[11]_i_2__0_n_0                                                                                               | swervolf/vga/win/sprite_row_ff[8]_i_1__0_n_0               |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                               | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_do_read                                                                                    | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[26]_0                                                                   | clk_gen/o_rst_core_reg_1                                   |                2 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_3                                                                   | clk_gen/o_rst_core_reg_1                                   |                1 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_4                                                                   | clk_gen/o_rst_core_reg_1                                   |                2 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_do_read                                                                                    | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_do_read                                                                                    | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_reg[3]_1[0]                                                                                            |                                                            |                1 |              4 |
|  ddr2/ldc/iodelay_clk                        | ddr2/ldc/reset_counter[3]_i_1_n_0                                                                                                           | ddr2/ldc/iodelay_rst                                       |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                               | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read                                                                                    | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_demux.lock_aw_valid_q_reg[0]                  | clk_gen/rst_core                                           |                2 |              4 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/lose/sprite_row_ff[11]_i_2_n_0                                                                                                 | swervolf/vga/lose/sprite_row_ff[8]_i_1_n_0                 |                2 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                               | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                  | clk_gen/rst_core                                           |                2 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_time1[3]_i_1_n_0                                                                                                             | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/write_id_buffer_consume[2]_i_1_n_0                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/read_id_buffer_do_read                                                                                                             | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                         | clk_gen/rst_core                                           |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/grant_reg_1                                                                                                                        | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/subfragments_multiplexer_next_state                                                                                                | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read                                                                                    | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                               | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                               | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read                                                                                    | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                             | ddr2/ldc/FDPE_3_0                                          |                1 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                               | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read                                                                                    | ddr2/ldc/FDPE_3_0                                          |                2 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_3                                                                   | clk_gen/o_rst_core_reg_2                                   |                1 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/dicgo_ff/dout_reg[1]_0                                                                                     | clk_gen/o_rst_core_reg_2                                   |                2 |              4 |
|  clk_core_BUFG                               | swervolf/uart16550_0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                                                                             | clk_gen/rst_core                                           |                1 |              4 |
|  clk_core_BUFG                               | swervolf/uart16550_0/wb_interface/lcr_reg[7]_0[0]                                                                                           | clk_gen/rst_core                                           |                1 |              4 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                                                                          | clk_gen/rst_core                                           |                1 |              4 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                | clk_gen/rst_core                                           |                1 |              4 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                                                                                | clk_gen/rst_core                                           |                2 |              4 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                                                                | clk_gen/rst_core                                           |                2 |              4 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                                                                         | clk_gen/rst_core                                           |                1 |              4 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/receiver/rcounter16[3]_i_1_n_0                                                                                    | clk_gen/rst_core                                           |                2 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_8                                                                   | clk_gen/o_rst_core_reg_2                                   |                1 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_5                                                                   | clk_gen/o_rst_core_reg_2                                   |                1 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_6                                                                   | clk_gen/o_rst_core_reg_2                                   |                1 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_4                                                                   | clk_gen/o_rst_core_reg_2                                   |                1 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_2                                                                   | clk_gen/o_rst_core_reg_2                                   |                1 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_1                                                                   | clk_gen/o_rst_core_reg_2                                   |                1 |              4 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_7                                                                   | clk_gen/o_rst_core_reg_2                                   |                1 |              4 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][4]_1[0] | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/o_rid_reg[0][0]                                   | clk_gen/rst_core                                           |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/write_w_buffer_level0[4]_i_1_n_0                                                                                                   | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_3[0]                                                                                            |                                                            |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/status_cnt_n     | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_0[0]                                               | clk_gen/rst_core                                           |                1 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/state/E[0]                                                                                                         | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |                4 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_3[0]                                               | clk_gen/rst_core                                           |                1 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector1_address_storage[12]_i_1_n_0                                                                                   |                                                            |                1 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_sequencer_counter[4]_i_1_n_0                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/o_rid_reg[0]_0[0]                                 | clk_gen/rst_core                                           |                3 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_2[0]                                               | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/o_rid_reg[2]_1[0]                                               | clk_gen/rst_core                                           |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_time0[4]_i_1_n_0                                                                                                             | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/litedramcore_csrbank2_half_sys8x_taps0_re                                                                                          | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2]_0[0]                                  | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/o_rid_reg[0]_1[0]                                 | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2][0]                                    | clk_gen/rst_core                                           |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/read_id_buffer_level[4]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/write_resp_buffer_level[4]_i_1_n_0                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2]_2[0]                                  | clk_gen/rst_core                                           |                1 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                           | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/o_rid_reg[2]_1[0]                                  | clk_gen/rst_core                                           |                1 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/read_r_buffer_level2[4]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/read_r_buffer_level0[4]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                3 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/write_id_buffer_level[4]_i_1_n_0                                                                                                   | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                           | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  clk_core_BUFG                               | swervolf/btn/E[0]                                                                                                                           | clk_gen/rst_core                                           |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_4[0]   | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_5[0]   | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_2[0]                                                                    | clk_gen/rst_core                                           |                1 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_3[0]   | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_7[0]   | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_1[0]                                                                    | clk_gen/rst_core                                           |                1 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                           | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_4[0]   | clk_gen/rst_core                                           |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1]_1[0]   | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_7[0] | clk_gen/rst_core                                           |                3 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_tx_fifo_level0[4]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_3[0]                                                                    | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_0[0]                                                                    | clk_gen/rst_core                                           |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                           | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_6[0]   | clk_gen/rst_core                                           |                3 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg[0]                                                                      | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                              | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/status_cnt_q_reg[0]_1[0]                                                                                                    | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/o_bid_reg[0]_2[0]                                 | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_4[0]                                                                    | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_5[0]                                                                    | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/E[0]                                                                                 | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_3[0]                                                  | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_2[0]                                                  | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_1[0]                                                  | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_4[0]                                                  | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_1[0]                                                  | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_2[0]                                                  | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_3[0]                                                  | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_4[0]                                                  | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_2[0]                                                   | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_1[0]                                                                    | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]_1[0]                                                   | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_2[0]                                                                    | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_5[0]                                                                    | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]_4[0]                                                   | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/status_cnt_q_reg[0]_2[0]                                                                                                    | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg[0]                                                                      | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_4[0]                                                                    | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_1[0]                                                   | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_3[0]                                                   | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_0[0]                                                                    | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_3[0]                                                                    | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_4[0]                                                   | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]_2[0]                                                   | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]_3[0]                                                   | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel[3]_i_1_n_0                                                                                                         | clk_gen/rst_core                                           |                4 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/E[0]                                                                                                                        | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_bid_reg[0]_13[0]                                                                                                          | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_bid_reg[0]_14[0]                                                                                                          | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_bid_reg[0]_7[0]                                                                                                           | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_bid_reg[0]_9[0]                                                                                                           | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_bid_reg[0]_6[0]                                                                                                           | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_bid_reg[0]_11[0]                                                                                                          | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_bid_reg[0]_12[0]                                                                                                          | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_bid_reg[0]_10[0]                                                                                                          | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_rid_reg[2]_2[0]                                                                                                           | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_rid_reg[2]_3[0]                                                                                                           | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_rvalid_reg_6[0]                                                                                                           | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_rvalid_reg_8[0]                                                                                                           | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_rvalid_reg_9[0]                                                                                                           | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_rid_reg[2]_1[0]                                                                                                           | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_rid_reg[2]_4[0]                                                                                                           | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bid_reg[2][0]                                                                      | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/status_cnt_q_reg[0]_0[0]                                                                                                    | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/status_cnt_q_reg[0]_3[0]                                                                                                    | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/uart16550_0/wb_interface/wb_adr_is_reg[2]_0[0]                                                                                     | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n                                            | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                              | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                                                                           | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][4]_2[0] | clk_gen/rst_core                                           |                3 |              5 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/transmitter/counter[4]_i_1_n_0                                                                                    | clk_gen/rst_core                                           |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_rx_fifo_level0[4]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              5 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/receiver/fifo_rx/count[4]_i_1_n_0                                                                                 | clk_gen/rst_core                                           |                2 |              5 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/serv_rf_top/cpu/state/o_lsb_reg[1][0]             |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_demux.lock_aw_valid_q_reg_3[0]                | clk_gen/rst_core                                           |                2 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                           | ddr2/ldc/FDPE_3_0                                          |                1 |              5 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/receiver/rshift[4]_i_1_n_0                                                                                        | clk_gen/rst_core                                           |                1 |              5 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/litedramcore_interface2_bank_bus_dat_r[4]_i_1_n_0 |                3 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_demux.lock_aw_valid_q_reg_2[0]                | clk_gen/rst_core                                           |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][3]_1[0] | clk_gen/rst_core                                           |                4 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                         | clk_gen/rst_core                                           |                1 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector0_address_storage[12]_i_1_n_0                                                                                   |                                                            |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                         | clk_gen/rst_core                                           |                1 |              5 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/rf_ram_if/wgo                                                                                                          | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |                2 |              5 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_rvalid_reg_7[0]                                                                                                           | clk_gen/rst_core                                           |                1 |              5 |
|  clk_core_BUFG                               |                                                                                                                                             | swervolf/axi2wb/o_wb_adr_reg[5]_0                          |                4 |              6 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_0                                                                                | clk_gen/o_rst_core_reg_4                                   |                2 |              6 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/serv_rf_top/cpu/state/init                        |                2 |              6 |
|  clk_core_BUFG                               | swervolf/axi2wb/sw_irq4_edge                                                                                                                |                                                            |                2 |              6 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/litedramcore_csrbank3_dfii_control0_re                                                                                             | ddr2/ldc/FDPE_3_0                                          |                2 |              6 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector1_command_storage[5]_i_1_n_0                                                                                    | ddr2/ldc/FDPE_3_0                                          |                2 |              6 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |                4 |              6 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[24]_2                                                                   | clk_gen/o_rst_core_reg_1                                   |                1 |              6 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_6                                                                   | clk_gen/o_rst_core_reg_1                                   |                2 |              6 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_5                                                                   | clk_gen/o_rst_core_reg_1                                   |                2 |              6 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_3                                                                   | clk_gen/o_rst_core_reg_1                                   |                1 |              6 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_2                                                                       | clk_gen/o_rst_core_reg_2                                   |                3 |              6 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/litedramcore_csrbank3_dfii_pi0_command0_re                                                                                         | ddr2/ldc/FDPE_3_0                                          |                1 |              6 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_reg[3]_0[0]                                                                                            |                                                            |                4 |              6 |
|  clk_core_BUFG                               |                                                                                                                                             | clk_gen/SR[0]                                              |                4 |              7 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_cyc_reg_2[0]                                                                                                           | clk_gen/rst_core                                           |                2 |              7 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_cyc_reg_7[0]                                                                                                           | clk_gen/rst_core                                           |                4 |              7 |
|  clk_core_BUFG                               |                                                                                                                                             | clk_gen/o_rst_core_reg_0[0]                                |                4 |              7 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[2]_0                                                                       | clk_gen/o_rst_core_reg_2                                   |                2 |              7 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/read_beat_count[7]_i_2_n_0                                                                                                         | ddr2/ldc/read_beat_count[7]_i_1_n_0                        |                3 |              8 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/E[0]                                                            | clk_gen/rst_core                                           |                3 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[23]_i_1_n_0                                                                                    |                                                            |                7 |              8 |
|  clk_core_BUFG                               | swervolf/syscon/irq_timer_cnt[23]_i_1_n_0                                                                                                   |                                                            |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[15]_i_1_n_0                                                                                    |                                                            |                4 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                                                    |                                                            |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[7]_i_1_n_0                                                                                     |                                                            |                8 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_we_reg_2[0]                                                                                                            | clk_gen/rst_core                                           |                5 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_3[2]                                                                                                        |                                                            |                1 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_3[3]                                                                                                        |                                                            |                2 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_4[1]                                                                                                        |                                                            |                2 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_1[2]                                                                                                        | clk_gen/rst_core                                           |                2 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_1[7]                                                                                                        | clk_gen/rst_core                                           |                3 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_1[4]                                                                                                        | clk_gen/rst_core                                           |                2 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_3[0]                                                                                                        |                                                            |                5 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/soccontroller_scratch_storage[31]_i_1_n_0                                                                                          | ddr2/ldc/FDPE_3_0                                          |                5 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/soccontroller_scratch_storage[23]_i_1_n_0                                                                                          | ddr2/ldc/FDPE_3_0                                          |                5 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/soccontroller_scratch_storage[7]_i_1_n_0                                                                                           | ddr2/ldc/FDPE_3_0                                          |                5 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[0]_1[0]                                                                                                        |                                                            |                2 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/btn_ack_ff_reg[0]                                                                                                           |                                                            |                6 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                    |                                                            |                1 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/soccontroller_scratch_storage[15]_i_1_n_0                                                                                          | ddr2/ldc/FDPE_3_0                                          |                4 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/timer_reload_storage[23]_i_1_n_0                                                                                                   | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/timer_load_storage[31]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/timer_load_storage[15]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/timer_reload_storage[15]_i_1_n_0                                                                                                   | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/timer_load_storage[7]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                          |                3 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/timer_reload_storage[7]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                          |                3 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/timer_load_storage[23]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/timer_reload_storage[31]_i_1_n_0                                                                                                   | ddr2/ldc/FDPE_3_0                                          |                1 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_phy_storage[31]_i_1_n_0                                                                                                       | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_phy_storage[7]_i_1_n_0                                                                                                        | ddr2/ldc/FDPE_3_0                                          |                1 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_phy_rx_reg                                                                                                                    |                                                            |                3 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_phy_source_payload_data[7]_i_1_n_0                                                                                            | ddr2/ldc/FDPE_3_0                                          |                5 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_phy_storage[15]_i_1_n_0                                                                                                       | ddr2/ldc/FDPE_3_0                                          |                3 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_phy_storage[23]_i_1_n_0                                                                                                       | ddr2/ldc/FDPE_3_0                                          |                2 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_cyc_reg_6[0]                                                                                                           | clk_gen/rst_core                                           |                4 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_1[1]                                                                                                        | clk_gen/rst_core                                           |                2 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_1[0]                                                                                                        | clk_gen/rst_core                                           |                3 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_1[3]                                                                                                        | clk_gen/rst_core                                           |                2 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_1[6]                                                                                                        | clk_gen/rst_core                                           |                4 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_1[5]                                                                                                        | clk_gen/rst_core                                           |                1 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                             |                                                            |                2 |              8 |
|  clk_IBUF                                    |                                                                                                                                             |                                                            |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector0_address_storage[7]_i_1_n_0                                                                                    |                                                            |                2 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_cyc_reg_1[0]                                                                                                           | clk_gen/rst_core                                           |                4 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_3[1]                                                                                                        |                                                            |                4 |              8 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/dcsr_ff/genblock.dff/dffs/en032_out                                                                        | clk_gen/o_rst_core_reg_1                                   |                4 |              8 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/lose/sprite_row_ff[11]_i_2_n_0                                                                                                 | swervolf/vga/lose/sprite_row_ff[11]_i_1_n_0                |                3 |              8 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/win/sprite_row_ff[11]_i_2__0_n_0                                                                                               | swervolf/vga/win/sprite_row_ff[11]_i_1__0_n_0              |                3 |              8 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/a7ddrphy_bitslip0_r1[11]_i_1_n_0                  |                2 |              8 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/litedramcore_interface0_bank_bus_dat_r[7]_i_1_n_0 |                5 |              8 |
|  clk_core_BUFG                               | swervolf/uart16550_0/wb_interface/wre_reg_0[0]                                                                                              | clk_gen/rst_core                                           |                2 |              8 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/litedramcore_interface3_bank_bus_dat_r[7]_i_1_n_0 |                7 |              8 |
|  clk_core_BUFG                               | swervolf/uart16550_0/wb_interface/wre_reg_1[0]                                                                                              | clk_gen/rst_core                                           |                5 |              8 |
|  clk_core_BUFG                               | swervolf/uart16550_0/wb_interface/lcr_reg[7]_1[0]                                                                                           | clk_gen/rst_core                                           |                3 |              8 |
|  clk_core_BUFG                               | swervolf/uart16550_0/wb_interface/E[0]                                                                                                      | clk_gen/rst_core                                           |                3 |              8 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/block_cnt[7]_i_1_n_0                                                                                              | clk_gen/rst_core                                           |                4 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_4[2]                                                                                                        |                                                            |                3 |              8 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/litedramcore_interface4_bank_bus_dat_r[7]_i_1_n_0 |                5 |              8 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/litedramcore_interface6_bank_bus_dat_r[7]_i_1_n_0 |                4 |              8 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/litedramcore_interface5_bank_bus_dat_r[7]_i_1_n_0 |                4 |              8 |
|  ddr2/ldc/clk_0                              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/E[0]                                                                               |                                                            |                1 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_4[0]                                                                                                        |                                                            |                3 |              8 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_sel_reg[3]_4[3]                                                                                                        |                                                            |                2 |              8 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                 | clk_gen/rst_core                                           |                3 |              8 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/receiver/counter_b[7]_i_1_n_0                                                                                     | clk_gen/rst_core                                           |                4 |              8 |
|  ddr2/ldc/clk_0                              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                  |                                                            |                1 |              8 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/E[0]                                                            | clk_gen/rst_core                                           |                3 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[7]_i_1_n_0                                                                                     |                                                            |                6 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                                                    |                                                            |                1 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector1_address_storage[7]_i_1_n_0                                                                                    |                                                            |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[15]_i_1_n_0                                                                                    |                                                            |                2 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[23]_i_1_n_0                                                                                    |                                                            |                5 |              8 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/E[0]                                                            | clk_gen/rst_core                                           |                3 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/grant_reg_1                                                                                                                        | ddr2/ldc/write_beat_count[7]_i_1_n_0                       |                3 |              8 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/litedramcore_litedramcore_dat_w_next_value_ce0                                                                                     |                                                            |                4 |              8 |
|  clk_core_BUFG                               | swervolf/syscon/irq_timer_cnt[15]_i_1_n_0                                                                                                   |                                                            |                4 |              8 |
|  clk_core_BUFG                               | swervolf/syscon/irq_timer_cnt[7]_i_1_n_0                                                                                                    |                                                            |                3 |              8 |
|  clk_core_BUFG                               | swervolf/syscon/irq_timer_cnt[31]_i_1_n_0                                                                                                   |                                                            |                3 |              8 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/deadline/sprite_row_ff                                                                                                         |                                                            |                3 |              9 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[27]_1                                                                   | clk_gen/o_rst_core_reg_1                                   |                7 |              9 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/five/sprite_row_ff                                                                                                             |                                                            |                3 |              9 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/transmitter/E[0]                                                                                                  | clk_gen/rst_core                                           |                2 |              9 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/late/sprite_row_ff                                                                                                             |                                                            |                3 |              9 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]                                                                                       | clk_gen/o_rst_core_reg_1                                   |                4 |              9 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_0                                                                                     | clk_gen/o_rst_core_reg_1                                   |                5 |              9 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_1                                                                                     | clk_gen/o_rst_core_reg_1                                   |                3 |              9 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_3                                                                                     | clk_gen/o_rst_core_reg_1                                   |                5 |              9 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[0]_0                                                                                   | clk_gen/o_rst_core_reg_1                                   |                6 |              9 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_2                                                           | clk_gen/o_rst_core_reg_1                                   |                6 |              9 |
|  dtmcs_tck                                   | tap/dtmcs_1                                                                                                                                 | tap/dtmcs[40]_i_1_n_0                                      |                3 |              9 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/receiver/fifo_rx/E[0]                                                                                             | clk_gen/rst_core                                           |                3 |             10 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/sdram_timer_count1[9]_i_1_n_0                     |                2 |             10 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/E[0]                                                                                 | clk_gen/rst_core                                           |                3 |             10 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/state/litedramcore_litedramcore_adr_next_value_ce1                                                                 | ddr2/ldc/FSM_onehot_litedramcore_state_reg_n_0_[1]         |                7 |             11 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/receiver/rf_data_in[10]_i_1_n_0                                                                                   | clk_gen/rst_core                                           |                2 |             11 |
|  clk_core_BUFG                               | swervolf/spi2/treg[7]_i_1__0_n_0                                                                                                            | clk_gen/o_rst_core_reg_0[0]                                |                4 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/missle6_column_reg                                                                                                     | swervolf/vga/allmiss/missle6_row_reg                       |                3 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/five/sprite_column_ff                                                                                                          |                                                            |                4 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/motion_counter[0]_i_1__2_n_0                                                                                           | swervolf/vga/allmiss/missle4_row_reg                       |                3 |             12 |
|  clock_divider/inst/clk_31_5                 |                                                                                                                                             | swervolf/vga/dtg/video_on_reg_4                            |                5 |             12 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/write_beat_offset                                                                                                                  | ddr2/ldc/FDPE_3_0                                          |                3 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/motion_counter[0]_i_1__2_n_0                                                                                           | swervolf/vga/allmiss/missle8_row_reg                       |                3 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/motion_counter[0]_i_1__2_n_0                                                                                           | swervolf/vga/allmiss/missle6_row_reg                       |                3 |             12 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/read_beat_offset                                                                                                                   | ddr2/ldc/FDPE_3_0                                          |                3 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/motion_counter[0]_i_1__2_n_0                                                                                           | swervolf/vga/allmiss/missle7_row_reg                       |                3 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/missle3_column_reg                                                                                                     | swervolf/vga/allmiss/missle3_row_reg                       |                3 |             12 |
|  clk_core_BUFG                               | swervolf/axi2wb/btn_ack_ff_reg_0[0]                                                                                                         |                                                            |                4 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/missle7_column_reg                                                                                                     | swervolf/vga/allmiss/missle7_row_reg                       |                3 |             12 |
|  clk_core_BUFG                               | swervolf/spi/treg[7]_i_1_n_0                                                                                                                | clk_gen/SR[0]                                              |                3 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/missle2_column_reg                                                                                                     | swervolf/vga/allmiss/missle2_row_reg                       |                2 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/missle1_column_reg                                                                                                     | swervolf/vga/allmiss/missle1_row_reg                       |                4 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/motion_counter[0]_i_1__2_n_0                                                                                           | swervolf/vga/allmiss/missle5_row_reg                       |                3 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/motion_counter[0]_i_1__2_n_0                                                                                           | swervolf/vga/allmiss/missle2_row_reg                       |                3 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/motion_counter[0]_i_1__2_n_0                                                                                           | swervolf/vga/allmiss/missle1_row_reg                       |                3 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/missle4_column_reg                                                                                                     | swervolf/vga/allmiss/missle4_row_reg                       |                4 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/motion_counter[0]_i_1__2_n_0                                                                                           | swervolf/vga/allmiss/missle3_row_reg                       |                3 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/missle8_column_reg                                                                                                     | swervolf/vga/allmiss/missle8_row_reg                       |                2 |             12 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/allmiss/missle5_column_reg                                                                                                     | swervolf/vga/allmiss/missle5_row_reg                       |                3 |             12 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine7_row[12]_i_1_n_0                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/late/sprite_column_ff                                                                                                          |                                                            |                5 |             13 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine0_row[12]_i_1_n_0                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                4 |             13 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine1_row[12]_i_1_n_0                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine4_row[12]_i_1_n_0                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine3_row_open                                                                                                        | ddr2/ldc/FDPE_3_0                                          |                4 |             13 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine5_row[12]_i_1_n_0                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine2_row[12]_i_1_n_0                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                3 |             13 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine6_row[12]_i_1_n_0                                                                                                 | ddr2/ldc/FDPE_3_0                                          |                4 |             13 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mfdc_wb                                                                       | clk_gen/o_rst_core_reg_1                                   |                6 |             14 |
|  clk_core_BUFG                               | tap/command_wren                                                                                                                            | clk_gen/o_rst_core_reg_4                                   |                7 |             15 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout_reg[6]_0                                                                    | clk_gen/o_rst_core_reg_1                                   |                8 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_0                                                                                              |                                                            |                2 |             16 |
|  clk_core_BUFG                               | swervolf/spi/rfwe_reg_n_0                                                                                                                   |                                                            |                2 |             16 |
|  clk_core_BUFG                               | swervolf/spi2/rfwe_reg_n_0                                                                                                                  |                                                            |                2 |             16 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/illegal_inst_en                                                                                    | clk_gen/o_rst_core_reg_2                                   |                9 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                    |                                                            |                2 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                          |                                                            |                2 |             16 |
|  clk_core_BUFG                               | swervolf/axi2wb/wfwe                                                                                                                        |                                                            |                2 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/bufreg/p_0_in                                                                                                      |                                                            |                2 |             16 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                              |                                                            |                2 |             16 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/bp/coll_ff/dout_reg[1]_0                                                                                       | clk_gen/o_rst_core_reg_2                                   |                8 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4                                                                                               |                                                            |                2 |             16 |
|  clk_core_BUFG                               | swervolf/uart16550_0/regs/tf_push_reg_n_0                                                                                                   |                                                            |                2 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_3                                                                                               |                                                            |                2 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2                                                                                               |                                                            |                2 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_1                                                                                               |                                                            |                2 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_0                                                                                               |                                                            |                2 |             16 |
|  clk_core_BUFG                               | swervolf/axi2wb/wfwe_1                                                                                                                      |                                                            |                2 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_5                                                                                               |                                                            |                2 |             16 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                    |                                                            |                2 |             16 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_dicawics_wb                                                                   | clk_gen/o_rst_core_reg_1                                   |               12 |             17 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                    | clk_gen/rst_core                                           |                8 |             18 |
|  clock_divider/inst/clk_31_5                 |                                                                                                                                             | swervolf/vga/allmiss/motion_counter[0]_i_1__2_n_0          |                5 |             18 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                    | clk_gen/rst_core                                           |                4 |             18 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                    | clk_gen/rst_core                                           |                6 |             19 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/E[0]                                                    | clk_gen/rst_core                                           |                5 |             19 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/dtg/pix_num0                                                                                                                   | swervolf/vga/dtg/pix_num[0]_i_1_n_0                        |                5 |             19 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/dtg/pixel_row_0                                                                                                                | swervolf/vga/dtg/pixel_row[0]_i_1_n_0                      |                5 |             19 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_adr[15]_i_1_n_0                                                                                                        | clk_gen/rst_core                                           |                5 |             19 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/mem_if/litedramcore_count_reg_14_sn_1                                                                              | ddr2/ldc/serv_rf_top/cpu/state/FDPE_3                      |                5 |             20 |
|  clock_divider/inst/clk_31_5                 |                                                                                                                                             | swervolf/vga/win/sprite_row_ff[11]_i_2__0_n_0              |                6 |             21 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/state/en_pc_r0                                                                                                     | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_0              |               10 |             21 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/dout_reg[0]_4                                                                                         | clk_gen/o_rst_core_reg_1                                   |               14 |             21 |
|  clock_divider/inst/clk_31_5                 |                                                                                                                                             | swervolf/vga/lose/sprite_row_ff[11]_i_2_n_0                |                6 |             21 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_meivt_wb                                                                      | clk_gen/o_rst_core_reg_1                                   |               13 |             22 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_ready                                                                                           | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_ready                                                                                           | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine2_cmd_buffer_sink_ready                                                                                           | ddr2/ldc/FDPE_3_0                                          |                6 |             23 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_ready                                                                                           | ddr2/ldc/FDPE_3_0                                          |                6 |             23 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine1_cmd_buffer_sink_ready                                                                                           | ddr2/ldc/FDPE_3_0                                          |                7 |             23 |
|  clock_divider/inst/clk_31_5                 | swervolf/vga/deadline/sprite_column_ff                                                                                                      |                                                            |                6 |             23 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine0_cmd_buffer_sink_ready                                                                                           | ddr2/ldc/FDPE_3_0                                          |                6 |             23 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine6_cmd_buffer_sink_ready                                                                                           | ddr2/ldc/FDPE_3_0                                          |                8 |             23 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine3_cmd_buffer_sink_ready                                                                                           | ddr2/ldc/FDPE_3_0                                          |                6 |             23 |
|  clock_divider/inst/clk_31_5                 |                                                                                                                                             | swervolf/vga/late/motion_counter_reg[19]_0                 |                6 |             24 |
|  clock_divider/inst/clk_31_5                 |                                                                                                                                             | swervolf/vga/five/motion_counter_reg[19]_0                 |                6 |             24 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/a7ddrphy_bitslip8_value10                                                                                                          | ddr2/ldc/a7ddrphy_bitslip15_value1                         |                8 |             24 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/a7ddrphy_bitslip0_value30                                                                                                          | ddr2/ldc/a7ddrphy_bitslip7_value1                          |                6 |             24 |
|  clock_divider/inst/clk_31_5                 |                                                                                                                                             | swervolf/vga/deadline/motion_counter[0]_i_1_n_0            |                6 |             24 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en047_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               13 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en067_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               17 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en053_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               16 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en068_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               17 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en079_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               18 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en074_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               22 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en078_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               21 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en048_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               14 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0                                                                                               | clk_gen/o_rst_core_reg_2                                   |               14 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en059_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               20 |             26 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_1[0]                                                                                            |                                                            |                9 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en046_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               13 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en058_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               19 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en062_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               16 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en051_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               16 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en076_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               20 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en040_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               15 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en042_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               14 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en073_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               21 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en063_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               12 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en057_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               20 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en052_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               16 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en044_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               17 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en066_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               17 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en071_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               20 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en077_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               20 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en056_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               20 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en049_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               12 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en061_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               14 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en064_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               14 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en072_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               21 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en069_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               16 |             26 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en054_out                                                                                         | clk_gen/o_rst_core_reg_2                                   |               14 |             26 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                              | clk_gen/rst_core                                           |                9 |             27 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                              | clk_gen/rst_core                                           |                8 |             27 |
|  dmi_tck                                     | tap/dmi_0                                                                                                                                   | tap/dmi[31]_i_1_n_0                                        |                5 |             28 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/en0171_out                                                                          | clk_gen/o_rst_core_reg_2                                   |               12 |             28 |
|  clock_divider/inst/clk_31_5                 |                                                                                                                                             |                                                            |               24 |             29 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/a7ddrphy_bitslip1_value00                                                                                                          | ddr2/ldc/a7ddrphy_bitslip1_value1[2]_i_1_n_0               |               15 |             30 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/a7ddrphy_bitslip0_value00                                                                                                          | ddr2/ldc/a7ddrphy_bitslip0_value1[2]_i_1_n_0               |               13 |             30 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/en064_out                                                                                       | clk_gen/o_rst_core_reg_1                                   |               13 |             30 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f1_shift_wr_en                                                                                     | clk_gen/o_rst_core_reg_2                                   |               21 |             31 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout[30]_i_2__59_0                                                | clk_gen/o_rst_core_reg_2                                   |               17 |             31 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f0_shift_wr_en                                                                                     | clk_gen/o_rst_core_reg_2                                   |               26 |             31 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f2_wr_en                                                                                           | clk_gen/o_rst_core_reg_2                                   |               17 |             31 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/ifc/iccrit_ff/dout_reg[0]_2[0]                                                                                 | clk_gen/o_rst_core_reg_2                                   |               25 |             31 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/exu/div_e1/e1val_ff/dout_reg[0]_0                                                                                  | clk_gen/o_rst_core_reg_1                                   |               16 |             31 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/freeff/en014_out                                                                                           | clk_gen/o_rst_core_reg_1                                   |               16 |             31 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/en011_out                                                                                  | clk_gen/o_rst_core_reg_1                                   |               12 |             31 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mtvec_wb                                                                      | clk_gen/o_rst_core_reg_1                                   |                9 |             31 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/en012_out                                                                                          | clk_gen/o_rst_core_reg_1                                   |               17 |             31 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                               |                                                            |                4 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                               |                                                            |                4 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                               |                                                            |                4 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                               |                                                            |                4 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/en023_out                                                                           | clk_gen/o_rst_core_reg_1                                   |               13 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[0]                                                            | clk_gen/o_rst_core_reg_1                                   |               25 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/state/o_lsb_reg[1]_0[0]                                                                                            |                                                            |               17 |             32 |
|  dtmcs_tck                                   | tap/dtmcs_1                                                                                                                                 |                                                            |                6 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_4[0]                                                                                            | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                        |               15 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/decode/o_cnt_en_reg[0]                                                                                             |                                                            |               15 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/timer_update_value_re                                                                                                              | ddr2/ldc/FDPE_3_0                                          |                9 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/soccontroller_bus_errors                                                                                                           | ddr2/ldc/FDPE_3_0                                          |                8 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_state_ff/dffs/dout_reg[1]_0                                                 | clk_gen/o_rst_core_reg_1                                   |               26 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_state_ff/dffs/buf_data_en[0]                                                | clk_gen/o_rst_core_reg_1                                   |               17 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_data_en[0]                                                | clk_gen/o_rst_core_reg_1                                   |               18 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_data_en[0]                                                | clk_gen/o_rst_core_reg_1                                   |               23 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_data_en[0]                                                | clk_gen/o_rst_core_reg_1                                   |               26 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/buf_data_en[0]                                                | clk_gen/o_rst_core_reg_1                                   |               21 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_state_ff/dffs/buf_data_en[0]                                                | clk_gen/o_rst_core_reg_1                                   |               26 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/buf_data_en[0]                                                | clk_gen/o_rst_core_reg_1                                   |               23 |             32 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/uart_phy_rx_clkphase[31]_i_1_n_0                  |                8 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                               |                                                            |                4 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                               |                                                            |                4 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                               |                                                            |                4 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_adr_reg[3]_rep_1[0]                                                                                                    | clk_gen/rst_core                                           |               20 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_adr_reg[3]_rep_3[0]                                                                                                    | clk_gen/rst_core                                           |               17 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_adr_reg[4]_rep__0_1[0]                                                                                                 |                                                            |               18 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_adr_reg[3]_rep_4[0]                                                                                                    | clk_gen/rst_core                                           |               21 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_adr_reg[3]_rep_2[0]                                                                                                    | clk_gen/rst_core                                           |               15 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/en092_out                                                                        | clk_gen/o_rst_core_reg_1                                   |               13 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_adr_reg[5]_1[0]                                                                                                        | clk_gen/rst_core                                           |               17 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb1_wb                                                                      | clk_gen/o_rst_core_reg_1                                   |               12 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_adr_reg[4]_1[0]                                                                                                        | clk_gen/rst_core                                           |               16 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mrac_wb                                                                       | clk_gen/o_rst_core_reg_1                                   |               18 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mscratch_wb                                                                   | clk_gen/o_rst_core_reg_1                                   |               19 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb0_wb                                                                      | clk_gen/o_rst_core_reg_1                                   |                8 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[1]                                                         | clk_gen/o_rst_core_reg_1                                   |               18 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[6]                                                         | clk_gen/o_rst_core_reg_1                                   |               22 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[2]                                                         | clk_gen/o_rst_core_reg_1                                   |               22 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[7]                                                         | clk_gen/o_rst_core_reg_1                                   |               27 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[10]                                                        | clk_gen/o_rst_core_reg_1                                   |               25 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[8]                                                         | clk_gen/o_rst_core_reg_1                                   |               25 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[4]                                                         | clk_gen/o_rst_core_reg_1                                   |               22 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[9]                                                         | clk_gen/o_rst_core_reg_1                                   |               27 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[11]                                                        | clk_gen/o_rst_core_reg_1                                   |               28 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[5]                                                         | clk_gen/o_rst_core_reg_1                                   |               26 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[3]                                                         | clk_gen/o_rst_core_reg_1                                   |               28 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[12]                                                        | clk_gen/o_rst_core_reg_1                                   |               23 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[15]                                                        | clk_gen/o_rst_core_reg_1                                   |               26 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[27]                                                        | clk_gen/o_rst_core_reg_1                                   |               24 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[29]                                                        | clk_gen/o_rst_core_reg_1                                   |               25 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[26]                                                        | clk_gen/o_rst_core_reg_1                                   |               21 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[23]                                                        | clk_gen/o_rst_core_reg_1                                   |               26 |             32 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                               |                                                            |                4 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[20]                                                        | clk_gen/o_rst_core_reg_1                                   |               25 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[24]                                                        | clk_gen/o_rst_core_reg_1                                   |               29 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[16]                                                        | clk_gen/o_rst_core_reg_1                                   |               24 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[17]                                                        | clk_gen/o_rst_core_reg_1                                   |               25 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[31]                                                        | clk_gen/o_rst_core_reg_1                                   |               23 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[25]                                                        | clk_gen/o_rst_core_reg_1                                   |               26 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[18]                                                        | clk_gen/o_rst_core_reg_1                                   |               24 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[19]                                                        | clk_gen/o_rst_core_reg_1                                   |               29 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[21]                                                        | clk_gen/o_rst_core_reg_1                                   |               28 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[30]                                                        | clk_gen/o_rst_core_reg_1                                   |               22 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[14]                                                        | clk_gen/o_rst_core_reg_1                                   |               21 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[28]                                                        | clk_gen/o_rst_core_reg_1                                   |               24 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[13]                                                        | clk_gen/o_rst_core_reg_1                                   |               24 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/csrmiscff/dffs/csr_data_wen                                                                             | clk_gen/o_rst_core_reg_1                                   |               17 |             32 |
|  swervolfn_0_46301_BUFG                      | swervolf/timer_ptc/rptc_hrc[31]_i_1_n_0                                                                                                     | clk_gen/rst_core                                           |               15 |             32 |
|  timer_ptc/lrc_clk                           | swervolf/timer_ptc/rptc_lrc[31]_i_1_n_0                                                                                                     | clk_gen/rst_core                                           |               11 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/illegal_inst_en                                                               | clk_gen/o_rst_core_reg_1                                   |               12 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcyclef_cout_ff/en020_out                                                                                  | clk_gen/o_rst_core_reg_1                                   |               12 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/en091_out                                                                                    | clk_gen/o_rst_core_reg_1                                   |               13 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/dout_reg[7]_3                                                                                | clk_gen/o_rst_core_reg_1                                   |               18 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/en022_out                                                                                          | clk_gen/o_rst_core_reg_1                                   |               13 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_101[22]                                                        | clk_gen/o_rst_core_reg_1                                   |               28 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t2_wb                                                                                  | clk_gen/o_rst_core_reg_1                                   |               10 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t3_wb                                                                                  | clk_gen/o_rst_core_reg_1                                   |               12 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t0_wb                                                                                  | clk_gen/o_rst_core_reg_1                                   |               12 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t1_wb                                                                                  | clk_gen/o_rst_core_reg_1                                   |               12 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/wb_rdt_low_0                                                                                                                | clk_gen/rst_core                                           |                7 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/lsu_dccm_errorff/en094_out                                                                                 | clk_gen/o_rst_core_reg_1                                   |               13 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/minstretf_cout_ff/en016_out                                                                                | clk_gen/o_rst_core_reg_1                                   |               11 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_dat[31]_i_1_n_0                                                                                                        |                                                            |               29 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_wb_adr_reg[2]_0                                                                                                           | clk_gen/rst_core                                           |               16 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/data0_reg_wren                                                                                                              | clk_gen/o_rst_core_reg_4                                   |               14 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/pmu0inc_ff/mhpmc3_wr_en                                                                                    | clk_gen/o_rst_core_reg_1                                   |               14 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/pmu1inc_ff/mhpmc4_wr_en                                                                                    | clk_gen/o_rst_core_reg_1                                   |               14 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/pmu1inc_ff/mhpmc4h_wr_en                                                                                   | clk_gen/o_rst_core_reg_1                                   |               15 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/pmu0inc_ff/mhpmc3h_wr_en                                                                                   | clk_gen/o_rst_core_reg_1                                   |               15 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/pmu2inc_ff/mhpmc5_wr_en                                                                                    | clk_gen/o_rst_core_reg_1                                   |               14 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/pmu2inc_ff/mhpmc5h_wr_en                                                                                   | clk_gen/o_rst_core_reg_1                                   |               16 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/pmu3inc_ff/mhpmc6_wr_en                                                                                    | clk_gen/o_rst_core_reg_1                                   |               12 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/pmu3inc_ff/mhpmc6h_wr_en                                                                                   | clk_gen/o_rst_core_reg_1                                   |               16 |             32 |
|  clk_core_BUFG                               | tap/dmi_reg_en                                                                                                                              | clk_gen/o_rst_core_reg_4                                   |               22 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_wb_data_en                                                                    | clk_gen/o_rst_core_reg_1                                   |               12 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i1_wb_data_en                                                                    | clk_gen/o_rst_core_reg_1                                   |               10 |             32 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_store_c1_dc1_clken                                                           | clk_gen/o_rst_core_reg_1                                   |               14 |             32 |
|  clk_core_BUFG                               | swervolf/axi2wb/rgpio_ctrl_reg[0][0]                                                                                                        | clk_gen/rst_core                                           |               13 |             32 |
|  timer_ptc/cntr_clk                          | swervolf/timer_ptc/rptc_cntr[31]_i_1_n_0                                                                                                    | clk_gen/rst_core                                           |               11 |             32 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                              | clk_gen/rst_core                                           |               10 |             33 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/exu/i___51_n_0                                                                                                     | clk_gen/o_rst_core_reg_1                                   |               24 |             33 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                              | clk_gen/rst_core                                           |                9 |             33 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                              | clk_gen/rst_core                                           |                8 |             33 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/exu/i___52_n_0                                                                                                     | clk_gen/o_rst_core_reg_1                                   |               11 |             33 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                              | clk_gen/rst_core                                           |               10 |             33 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[14]_1                                                                | clk_gen/o_rst_core_reg_1                                   |               16 |             34 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_rd_en_ff/ic_debug_rd_en_ff                                                                   | clk_gen/o_rst_core_reg_2                                   |               16 |             34 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                              | clk_gen/rst_core                                           |                8 |             35 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                              | clk_gen/rst_core                                           |               11 |             35 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_cmd_done_ff/dffs/dffs/E[0]                                                            | clk_gen/rst_core                                           |               11 |             35 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                              | clk_gen/rst_core                                           |               10 |             35 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/gen_spill_reg.a_full_q_reg[0]                                                     |                                                            |                5 |             36 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/read_ar_buffer_source_valid_reg_1[0]                                                                                               | ddr2/ldc/FDPE_3_0                                          |                7 |             36 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/E[0]                                                                              |                                                            |                6 |             36 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/write_aw_buffer_source_valid_reg_1[0]                                                                                              | ddr2/ldc/FDPE_3_0                                          |                8 |             36 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/gen_spill_reg.a_full_q_reg[0]                                                     |                                                            |                8 |             36 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/E[0]                                                    | clk_gen/rst_core                                           |               12 |             36 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/wptr_q_reg[0]_0[0]                                                                | clk_gen/rst_core                                           |                9 |             36 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/E[0]                                                                              |                                                            |                6 |             36 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                    | clk_gen/rst_core                                           |               11 |             36 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/wptr_q_reg[0]_0[0]                                                                | clk_gen/rst_core                                           |               10 |             36 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/mem\\.aw_ready                                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                7 |             37 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/mem\\.ar_ready                                                                                                                     | ddr2/ldc/FDPE_3_0                                          |                8 |             37 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_1                                                                              | clk_gen/o_rst_core_reg_2                                   |               22 |             37 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_0                                                                              | clk_gen/o_rst_core_reg_2                                   |               22 |             37 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_3                                                                              | clk_gen/o_rst_core_reg_2                                   |               18 |             37 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_2                                                                              | clk_gen/o_rst_core_reg_2                                   |               19 |             37 |
|  ddr2/ldc/clk_0                              | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/E[0]                                                                                | ddr2/ldc/FDPE_3_0                                          |               10 |             38 |
|  ddr2/ldc/clk_0                              | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/E[0]                                                                                | ddr2/ldc/FDPE_3_0                                          |               10 |             38 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/fetch_f1_f2_c1_clken                                                                | clk_gen/o_rst_core_reg_2                                   |               23 |             38 |
|  dtmcs_tck                                   | tap/dtmcs_r1                                                                                                                                |                                                            |               12 |             39 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/exu/en0                                                                                                            | clk_gen/o_rst_core_reg_1                                   |               12 |             40 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i0_div_decode_d                                                               | clk_gen/o_rst_core_reg_1                                   |               12 |             40 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/serv_rf_top/cpu/decode/tag_port_we                                                                                                 |                                                            |                6 |             48 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_state_ff/dffs/buf_wr_en[0]                                                  | clk_gen/o_rst_core_reg_1                                   |               22 |             49 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/buf_wr_en[0]                                                  | clk_gen/o_rst_core_reg_1                                   |               25 |             49 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/dout_reg[2]_4                                                 | clk_gen/o_rst_core_reg_1                                   |               24 |             49 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_wr_en[0]                                                  | clk_gen/o_rst_core_reg_1                                   |               27 |             49 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_state_ff/dffs/buf_wr_en[0]                                                  | clk_gen/o_rst_core_reg_1                                   |               23 |             49 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/buf_wr_en[0]                                                  | clk_gen/o_rst_core_reg_1                                   |               25 |             49 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[0]                                                              | clk_gen/o_rst_core_reg_1                                   |               25 |             49 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/dout_reg[1]_9                                                 | clk_gen/o_rst_core_reg_1                                   |               28 |             49 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_0                                                                             | clk_gen/o_rst_core_reg_1                                   |               40 |             54 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/p_305_in                                                                                    | clk_gen/o_rst_core_reg_1                                   |               42 |             54 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_6                                                                             | clk_gen/o_rst_core_reg_1                                   |               34 |             54 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_1                                                                             | clk_gen/o_rst_core_reg_1                                   |               40 |             54 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_3                                                                             | clk_gen/o_rst_core_reg_1                                   |               38 |             54 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_2                                                                             | clk_gen/o_rst_core_reg_1                                   |               35 |             54 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_4                                                                             | clk_gen/o_rst_core_reg_1                                   |               42 |             54 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_5                                                                             | clk_gen/o_rst_core_reg_1                                   |               44 |             54 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken                                                          | clk_gen/o_rst_core_reg_1                                   |               22 |             62 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_e4_data_en                                                                    | clk_gen/o_rst_core_reg_1                                   |               33 |             63 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/i1_e4_data_en                                                                              | clk_gen/o_rst_core_reg_1                                   |               33 |             63 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_3                                                                             | clk_gen/o_rst_core_reg_2                                   |               29 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_2                                                                             | clk_gen/o_rst_core_reg_2                                   |               23 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/p_427_in                                                                     | clk_gen/o_rst_core_reg_2                                   |               25 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/p_426_in                                                                     | clk_gen/o_rst_core_reg_2                                   |               28 |             64 |
|  clk_core_BUFG                               | swervolf/axi2wb/o_rdata[63]_i_1_n_0                                                                                                         |                                                            |               16 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/exu/i___194_n_0                                                                                                    | clk_gen/o_rst_core_reg_1                                   |               25 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/exu/i___196_n_0                                                                                                    | clk_gen/o_rst_core_reg_1                                   |               24 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/exu/i___198_n_0                                                                                                    | clk_gen/o_rst_core_reg_1                                   |               35 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/exu/i___192_n_0                                                                                                    | clk_gen/o_rst_core_reg_1                                   |               29 |             64 |
|  ddr2/ldc/clk_0                              | ddr2/ldc/sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                                                                     | ddr2/ldc/FDPE_3_0                                          |               25 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dffs/dffs/lsu_store_c1_dc2_clken                                                  | clk_gen/o_rst_core_reg_1                                   |               23 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[2]                                                             | clk_gen/o_rst_core_reg_1                                   |               33 |             64 |
|  clk_core_BUFG                               | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/lsu_axi_rvalid                                                           | clk_gen/o_rst_core_reg_1                                   |               33 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_0                                                                             | clk_gen/o_rst_core_reg_2                                   |               23 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_1                                                                             | clk_gen/o_rst_core_reg_2                                   |               23 |             64 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/exu/i__n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                   |               55 |             69 |
|  clk_core_BUFG                               |                                                                                                                                             |                                                            |               43 |             70 |
|  ddr2/ldc/clk_0                              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/E[0]                                                                               |                                                            |               42 |             71 |
|  ddr2/ldc/clk_0                              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                  |                                                            |               41 |             71 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                 | clk_gen/rst_core                                           |               17 |             71 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/E[0]                                                                               |                                                            |               18 |             73 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                  |                                                            |               16 |             73 |
|  ddr2/ldc/clk_0                              | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                 | ddr2/ldc/FDPE_3_0                                          |               27 |             73 |
|  clk_core_BUFG                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg_0[0]                                                      | clk_gen/rst_core                                           |               37 |             73 |
|  ddr2/ldc/clk_0                              | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/E[0]                                                                                 | ddr2/ldc/FDPE_3_0                                          |               24 |             75 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout_reg[0]_20                                                            | clk_gen/o_rst_core_reg_1                                   |               38 |             76 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i1_data_en[0]                                                                                   | clk_gen/o_rst_core_reg_1                                   |               18 |             76 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/mem/en0                                                                                                                  | clk_gen/o_rst_core_reg_1                                   |               26 |             78 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_3                                                           | clk_gen/o_rst_core_reg_1                                   |               42 |             78 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc2_clken                                                          | clk_gen/o_rst_core_reg_1                                   |               41 |             81 |
|  clock_divider/inst/clk_31_5                 |                                                                                                                                             | swervolf/vga/dtg/pixel_row_0                               |               29 |             85 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/rsenable_0                                                        | clk_gen/o_rst_core_reg_2                                   |               31 |             93 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout[31]_i_3__80_0                                                        | clk_gen/o_rst_core_reg_1                                   |               47 |            105 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[0]                                                                           | clk_gen/o_rst_core_reg_1                                   |               43 |            121 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[1]                                                                           | clk_gen/o_rst_core_reg_1                                   |               55 |            122 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i1_ctl_en[0]                                                                                    | clk_gen/o_rst_core_reg_1                                   |               48 |            129 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/ibwrite[0]                                                                                    | clk_gen/o_rst_core_reg_1                                   |               42 |            135 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[0]                                                                    | clk_gen/o_rst_core_reg_1                                   |               49 |            135 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[1]                                                                    | clk_gen/o_rst_core_reg_1                                   |               53 |            135 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_5                                                                 | clk_gen/o_rst_core_reg_1                                   |               54 |            135 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/freeff/freeze_after_unfreeze1                                                                              | clk_gen/o_rst_core_reg_1                                   |               61 |            137 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[1]                                                                | clk_gen/o_rst_core_reg_1                                   |               60 |            139 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[0]                                                                | clk_gen/o_rst_core_reg_1                                   |               67 |            139 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[2]                                                                                   | clk_gen/o_rst_core_reg_1                                   |               58 |            139 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[4]                                                                                   | clk_gen/o_rst_core_reg_1                                   |               51 |            145 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[3]                                                                                   | clk_gen/o_rst_core_reg_1                                   |               58 |            151 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken                                                          | clk_gen/o_rst_core_reg_1                                   |              111 |            159 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/i1cg1ff/dec_i1_ctl_en[0]                                                                                | clk_gen/o_rst_core_reg_1                                   |               56 |            164 |
|  clk_core_BUFG                               |                                                                                                                                             | clk_gen/o_rst_core_reg_4                                   |               78 |            173 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_ctl_en[0]                                                                 | clk_gen/o_rst_core_reg_1                                   |               94 |            215 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                                                                              | clk_gen/o_rst_core_reg_1                                   |               92 |            216 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_4                                                                       | clk_gen/o_rst_core_reg_2                                   |              119 |            224 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             | ddr2/ldc/FDPE_3_0                                          |              104 |            231 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/wrptr_in4163_out                                                                                     | clk_gen/o_rst_core_reg_2                                   |              174 |            236 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/p_0_in                                                                                               | clk_gen/o_rst_core_reg_2                                   |               92 |            236 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/wrptr_in4                                                                                            | clk_gen/o_rst_core_reg_2                                   |              100 |            236 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_1                                                                              | clk_gen/o_rst_core_reg_1                                   |               89 |            238 |
|  clk_core_BUFG                               | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                                                                   | clk_gen/o_rst_core_reg_1                                   |               93 |            258 |
|  ddr2/ldc/clk_0                              |                                                                                                                                             |                                                            |              176 |            468 |
|  clk_core_BUFG                               |                                                                                                                                             | clk_gen/rst_core                                           |              301 |            748 |
|  clk_core_BUFG                               |                                                                                                                                             | clk_gen/o_rst_core_reg_2                                   |              506 |           1105 |
|  clk_core_BUFG                               |                                                                                                                                             | clk_gen/o_rst_core_reg_1                                   |              603 |           1253 |
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


