(kicad_pcb (version 4) (host pcbnew 4.0.6-e0-6349~53~ubuntu16.04.1)

  (general
    (links 0)
    (no_connects 0)
    (area 0 0 0 0)
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 2)
    (nets 1)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.6)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x00030_80000001)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.150000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
  )

  (module Connectors:IDC_Header_Straight_20pins (layer F.Cu) (tedit 5942A62C) (tstamp 5952F7EF)
    (at 0 0)
    (descr "20 pins through hole IDC header")
    (tags "IDC header socket VASCH")
    (fp_text reference REF** (at -0.635 -9.525) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value ATX_Wire_On_Board (at 0.635 1.413) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -15.875 -7.62) (end 15.875 -7.62) (layer F.SilkS) (width 0.15))
    (fp_line (start 15.875 -7.62) (end 15.875 -1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start 15.875 -1.27) (end -15.875 -1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start -15.875 -1.27) (end -15.875 -7.62) (layer F.SilkS) (width 0.15))
    (fp_text user 1 (at -13.95 -1.455) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.12)))
    )
    (pad 24 thru_hole rect (at 13.97 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 23 thru_hole rect (at 11.43 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 22 thru_hole rect (at 8.89 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 21 thru_hole rect (at 6.35 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 17 thru_hole rect (at -3.81 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 19 thru_hole rect (at 1.27 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 20 thru_hole rect (at 3.81 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 18 thru_hole rect (at -1.27 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 16 thru_hole rect (at -6.35 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 14 thru_hole rect (at -11.43 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 12 thru_hole rect (at 13.97 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 15 thru_hole rect (at -8.89 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 13 thru_hole rect (at -13.97 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 11 thru_hole rect (at 11.43 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 9 thru_hole rect (at 6.35 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 7 thru_hole rect (at 1.27 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 5 thru_hole rect (at -3.81 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 3 thru_hole rect (at -8.89 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 6 thru_hole rect (at -1.27 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 10 thru_hole rect (at 8.89 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 8 thru_hole rect (at 3.81 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 4 thru_hole rect (at -6.35 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 2 thru_hole rect (at -11.43 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 1 thru_hole rect (at -13.97 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 1 thru_hole rect (at -13.97 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 1 thru_hole rect (at -13.97 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 1 thru_hole rect (at -13.97 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
  )

  (module Connectors:IDC_Header_Straight_20pins (layer F.Cu) (tedit 5942A62C) (tstamp 5952F7CB)
    (at 0 0)
    (descr "20 pins through hole IDC header")
    (tags "IDC header socket VASCH")
    (fp_text reference REF** (at -0.635 -9.525) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value ATX_Wire_On_Board (at 0.635 1.413) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -15.875 -7.62) (end 15.875 -7.62) (layer F.SilkS) (width 0.15))
    (fp_line (start 15.875 -7.62) (end 15.875 -1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start 15.875 -1.27) (end -15.875 -1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start -15.875 -1.27) (end -15.875 -7.62) (layer F.SilkS) (width 0.15))
    (fp_text user 1 (at -13.95 -1.455) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.12)))
    )
    (pad 24 thru_hole rect (at 13.97 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 23 thru_hole rect (at 11.43 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 22 thru_hole rect (at 8.89 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 21 thru_hole rect (at 6.35 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 17 thru_hole rect (at -3.81 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 19 thru_hole rect (at 1.27 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 20 thru_hole rect (at 3.81 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 18 thru_hole rect (at -1.27 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 16 thru_hole rect (at -6.35 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 14 thru_hole rect (at -11.43 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 12 thru_hole rect (at 13.97 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 15 thru_hole rect (at -8.89 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 13 thru_hole rect (at -13.97 -5.715) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 11 thru_hole rect (at 11.43 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 9 thru_hole rect (at 6.35 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 7 thru_hole rect (at 1.27 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 5 thru_hole rect (at -3.81 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 3 thru_hole rect (at -8.89 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 6 thru_hole rect (at -1.27 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 10 thru_hole rect (at 8.89 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 8 thru_hole rect (at 3.81 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 4 thru_hole rect (at -6.35 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 2 thru_hole rect (at -11.43 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 1 thru_hole rect (at -13.97 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 1 thru_hole rect (at -13.97 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 1 thru_hole rect (at -13.97 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
    (pad 1 thru_hole rect (at -13.97 -3.175) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask))
  )

)
