David A. Berson , Rajiv Gupta , Mary Lou Soffa, URSA: A Unified ReSource Allocator for Registers and Functional Units in VLIW Architectures, Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, p.243-254, January 20-22, 1993
Berson, D. A., Gupta, R., and Soffa, M. L. 1998. Integrated instruction scheduling and register allocation techniques. In Proceedings of the International Workshop on Languages and Compilers for Parallel Computing. Springer, Berlin, 247--262.
Florent Bouchez , Alain Darte , Fabrice Rastello, On the complexity of spill everywhere under SSA form, Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 13-15, 2007, San Diego, California, USA[doi>10.1145/1254766.1254782]
Preston Briggs, Register allocation via graph coloring, Rice University, Houston, TX, 1992
P. Briggs , K. D. Cooper , K. Kennedy , L. Torczon, Coloring  heuristics for register allocation, Proceedings of the ACM SIGPLAN 1989 Conference on Programming language design and implementation, p.275-284, June 19-23, 1989, Portland, Oregon, USA[doi>10.1145/73141.74843]
G. J. Chaitin, Register allocation & spilling via graph coloring, Proceedings of the 1982 SIGPLAN symposium on Compiler construction, p.98-105, June 23-25, 1982, Boston, Massachusetts, USA[doi>10.1145/800230.806984]
Lakshmi N. Chakrapani , John Gyllenhaal , Wen-mei W. Hwu , Scott A. Mahlke , Krishna V. Palem , Rodric M. Rabbah, Trimaran: an infrastructure for research in instruction-level parallelism, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.32-41, September 22-24, 2004, West Lafayette, IN[doi>10.1007/11532378_4]
Cilio, A. and Corporaal, H. 1999. Global program optimization: Register allocation of static scalar objects. In Proceedings of the Conference of the Advanced School for Computing and Imaging. 52--57.
Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill, Inc., New York, NY, 1990
Dilworth, R. P. 1950. A decomposition theorem for partially ordered sets. Ann. Math. 51, 1, 161--166.
Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339682]
Freescale Semiconductor, Inc. 2005. MSC8101 Reference Manual. Freescale Semiconductor, Inc. http://www.datasheetcatalog.org/datasheets2/17/1767447_1.pdf
Freudenberger, S. M. and Ruttenberg, J. C. 1991. Phase ordering of register allocation and instruction scheduling. In Proceedings of the International Workshop on Code Generation. ACM, New York, 146--172.
J. R. Goodman , W.-C. Hsu, Code scheduling and register allocation in large basic blocks, Proceedings of the 2nd international conference on Supercomputing, p.442-452, June 1988, St. Malo, France[doi>10.1145/55364.55407]
Goossens, G., Praet, J. V., Lanneer, D., and Geurts, W. 1997. Embedded software in real-time signal processing systems: Design technologies. Proc. IEEE 85, 3, 436--454.
R. Govindarajan , Hongbo Yang , JosÃ© Nelson Amaral , Chihong Zhang , Guang R. Gao, Minimum Register Instruction Sequencing to Reduce Register Spills in Out-of-Order Issue Superscalar Architectures, IEEE Transactions on Computers, v.52 n.1, p.4-20, January 2003[doi>10.1109/TC.2003.1159750]
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
Hansoo Kim , Krishna Palem, Region-based register allocation for epic architectures, New York University, New York, NY, 2000
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Alexander Marquardt , Vaughn Betz , Jonathan Rose, Timing-driven placement for FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.203-213, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329208]
C. Norris , L. L. Pollock, A schedular-sensitive global register allocator, Proceedings of the 1993 ACM/IEEE conference on Supercomputing, p.804-813, November 15-19, 1993, Portland, Oregon, USA[doi>10.1145/169627.169839]
Shlomit S. Pinter, Register allocation with instruction scheduling, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.248-257, June 21-25, 1993, Albuquerque, New Mexico, USA[doi>10.1145/155090.155114]
Texas Instruments, Inc. 2000. TMS320C6000 CPU and Instruction Set Reference Guide. Texas Instruments, Inc. http://focus.ti.com/lit/ug/spru189g/spru189g.pdf
Touati, S.-A.-A. 2001. Register saturation in super-scalar and VLIW codes. In Proceedings of the International Conference on Compiler Construction. ACM, New York, 213--228.
Sid-Ahmed-Ali Touati, Register saturation in instruction level parallelism, International Journal of Parallel Programming, v.33 n.4, p.393-449, August 2005[doi>10.1007/s10766-005-6466-x]
Transmeta, Inc. 2005. Transmeta Efficeon TM8820 Processor. Transmeta, Inc. http://datasheets.chipdb.org/Transmeta/pdfs/brochures/tmta_efficeon_tm8820.pdf
Weifeng Xu , Russell Tessier, Tetris: a new register pressure control technique for VLIW processors, Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 13-15, 2007, San Diego, California, USA[doi>10.1145/1254766.1254783]
Thomas Zeitlhofer , Bernhard Wess, List-coloring of interval graphs with application to register assignment for heterogeneous register-set architectures, Signal Processing, v.83 n.7, p.1411-1425, July 2003[doi>10.1016/S0165-1684(03)00089-6]
