

================================================================
== Vivado HLS Report for 'pool_op_ap_fixed_16_6_5_3_0_4_0_s'
================================================================
* Date:           Tue Apr 13 22:10:56 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.085 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.08>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %x_V_read)" [firmware/nnet_utils/nnet_pooling.h:63]   --->   Operation 4 'read' 'x_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y_V = trunc i64 %x_V_read_1 to i16" [firmware/nnet_utils/nnet_pooling.h:13]   --->   Operation 5 'trunc' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %x_V_read_1, i32 16, i32 31)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 6 'partselect' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.67ns)   --->   "%icmp_ln1494 = icmp sgt i16 %tmp_i, %y_V" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 7 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %icmp_ln1494, i4 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 8 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = or i5 %tmp, 15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 9 'or' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.63ns)   --->   "%icmp_ln15 = icmp ugt i5 %tmp, %empty" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 10 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i5 %tmp to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 11 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i5 %empty to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 12 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15)   --->   "%tmp_28 = call i64 @llvm.part.select.i64(i64 %x_V_read_1, i32 63, i32 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 13 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.34ns)   --->   "%sub_ln15 = sub i7 %zext_ln15_1, %zext_ln15_2" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 14 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15)   --->   "%xor_ln15 = xor i7 %zext_ln15_1, 63" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 15 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.34ns)   --->   "%sub_ln15_1 = sub i7 %zext_ln15_2, %zext_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 16 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_2)   --->   "%select_ln15_1 = select i1 %icmp_ln15, i7 %sub_ln15, i7 %sub_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 17 'select' 'select_ln15_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15)   --->   "%select_ln15_2 = select i1 %icmp_ln15, i64 %tmp_28, i64 %x_V_read_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 18 'select' 'select_ln15_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15)   --->   "%select_ln15_3 = select i1 %icmp_ln15, i7 %xor_ln15, i7 %zext_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 19 'select' 'select_ln15_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.40ns) (out node of the LUT)   --->   "%sub_ln15_2 = sub i7 63, %select_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 20 'sub' 'sub_ln15_2' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15)   --->   "%zext_ln15_3 = zext i7 %select_ln15_3 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 21 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_1)   --->   "%zext_ln15_4 = zext i7 %sub_ln15_2 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 22 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.09ns) (out node of the LUT)   --->   "%lshr_ln15 = lshr i64 %select_ln15_2, %zext_ln15_3" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 23 'lshr' 'lshr_ln15' <Predicate = true> <Delay = 1.09> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_1)   --->   "%lshr_ln15_1 = lshr i64 -1, %zext_ln15_4" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 24 'lshr' 'lshr_ln15_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_1)   --->   "%and_ln15 = and i64 %lshr_ln15, %lshr_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 25 'and' 'and_ln15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_1)   --->   "%trunc_ln15 = trunc i64 %and_ln15 to i16" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 26 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_1)   --->   "%tmp_7878_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %x_V_read_1, i32 32, i32 47)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 27 'partselect' 'tmp_7878_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln1494_1 = icmp sgt i16 %tmp_7878_i, %trunc_ln15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 28 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i1 %icmp_ln1494 to i2" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 29 'zext' 'zext_ln15' <Predicate = (!icmp_ln1494_1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln15 = select i1 %icmp_ln1494_1, i2 -2, i2 %zext_ln15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 30 'select' 'select_ln15' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln15, i4 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_69 = or i6 %tmp_1, 15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 32 'or' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln15_1 = icmp ugt i6 %tmp_1, %empty_69" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 33 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i6 %tmp_1 to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 34 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i6 %empty_69 to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 35 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_2)   --->   "%tmp_29 = call i64 @llvm.part.select.i64(i64 %x_V_read_1, i32 63, i32 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 36 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.43ns)   --->   "%sub_ln15_3 = sub i7 %zext_ln15_5, %zext_ln15_6" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 37 'sub' 'sub_ln15_3' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_2)   --->   "%xor_ln15_1 = xor i7 %zext_ln15_5, 63" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 38 'xor' 'xor_ln15_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.43ns)   --->   "%sub_ln15_4 = sub i7 %zext_ln15_6, %zext_ln15_5" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 39 'sub' 'sub_ln15_4' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_5)   --->   "%select_ln15_4 = select i1 %icmp_ln15_1, i7 %sub_ln15_3, i7 %sub_ln15_4" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 40 'select' 'select_ln15_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_2)   --->   "%select_ln15_5 = select i1 %icmp_ln15_1, i64 %tmp_29, i64 %x_V_read_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 41 'select' 'select_ln15_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_2)   --->   "%select_ln15_6 = select i1 %icmp_ln15_1, i7 %xor_ln15_1, i7 %zext_ln15_5" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 42 'select' 'select_ln15_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.40ns) (out node of the LUT)   --->   "%sub_ln15_5 = sub i7 63, %select_ln15_4" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 43 'sub' 'sub_ln15_5' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_2)   --->   "%zext_ln15_7 = zext i7 %select_ln15_6 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 44 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%zext_ln15_8 = zext i7 %sub_ln15_5 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 45 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.09ns) (out node of the LUT)   --->   "%lshr_ln15_2 = lshr i64 %select_ln15_5, %zext_ln15_7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 46 'lshr' 'lshr_ln15_2' <Predicate = true> <Delay = 1.09> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%lshr_ln15_3 = lshr i64 -1, %zext_ln15_8" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 47 'lshr' 'lshr_ln15_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%and_ln15_1 = and i64 %lshr_ln15_2, %lshr_ln15_3" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 48 'and' 'and_ln15_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%trunc_ln15_1 = trunc i64 %and_ln15_1 to i16" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 49 'trunc' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%tmp_7880_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %x_V_read_1, i32 48, i32 63)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 50 'partselect' 'tmp_7880_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln1494_2 = icmp sgt i16 %tmp_7880_i, %trunc_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 51 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.27ns)   --->   "%select_ln1494 = select i1 %icmp_ln1494_2, i2 -1, i2 %select_ln15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 52 'select' 'select_ln1494' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln1494, i4 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_70 = or i6 %tmp_2, 15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 54 'or' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.61ns)   --->   "%icmp_ln15_2 = icmp ugt i6 %tmp_2, %empty_70" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 55 'icmp' 'icmp_ln15_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i6 %tmp_2 to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 56 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln15_10 = zext i6 %empty_70 to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 57 'zext' 'zext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_4)   --->   "%tmp_30 = call i64 @llvm.part.select.i64(i64 %x_V_read_1, i32 63, i32 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 58 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.43ns)   --->   "%sub_ln15_6 = sub i7 %zext_ln15_9, %zext_ln15_10" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 59 'sub' 'sub_ln15_6' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_4)   --->   "%xor_ln15_2 = xor i7 %zext_ln15_9, 63" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 60 'xor' 'xor_ln15_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.43ns)   --->   "%sub_ln15_7 = sub i7 %zext_ln15_10, %zext_ln15_9" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 61 'sub' 'sub_ln15_7' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_8)   --->   "%select_ln15_7 = select i1 %icmp_ln15_2, i7 %sub_ln15_6, i7 %sub_ln15_7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 62 'select' 'select_ln15_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_4)   --->   "%select_ln15_8 = select i1 %icmp_ln15_2, i64 %tmp_30, i64 %x_V_read_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 63 'select' 'select_ln15_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_4)   --->   "%select_ln15_9 = select i1 %icmp_ln15_2, i7 %xor_ln15_2, i7 %zext_ln15_9" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 64 'select' 'select_ln15_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.40ns) (out node of the LUT)   --->   "%sub_ln15_8 = sub i7 63, %select_ln15_7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 65 'sub' 'sub_ln15_8' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_4)   --->   "%zext_ln15_11 = zext i7 %select_ln15_9 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 66 'zext' 'zext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln15_2)   --->   "%zext_ln15_12 = zext i7 %sub_ln15_8 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 67 'zext' 'zext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.09ns) (out node of the LUT)   --->   "%lshr_ln15_4 = lshr i64 %select_ln15_8, %zext_ln15_11" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 68 'lshr' 'lshr_ln15_4' <Predicate = true> <Delay = 1.09> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln15_2)   --->   "%lshr_ln15_5 = lshr i64 -1, %zext_ln15_12" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 69 'lshr' 'lshr_ln15_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.66ns) (out node of the LUT)   --->   "%and_ln15_2 = and i64 %lshr_ln15_4, %lshr_ln15_5" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 70 'and' 'and_ln15_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln15_2 = trunc i64 %and_ln15_2 to i16" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 71 'trunc' 'trunc_ln15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "ret i16 %trunc_ln15_2" [firmware/nnet_utils/nnet_pooling.h:66]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read_1    (read          ) [ 0111]
y_V           (trunc         ) [ 0000]
tmp_i         (partselect    ) [ 0000]
icmp_ln1494   (icmp          ) [ 0110]
tmp           (bitconcatenate) [ 0000]
empty         (or            ) [ 0000]
icmp_ln15     (icmp          ) [ 0000]
zext_ln15_1   (zext          ) [ 0000]
zext_ln15_2   (zext          ) [ 0000]
tmp_28        (partselect    ) [ 0000]
sub_ln15      (sub           ) [ 0000]
xor_ln15      (xor           ) [ 0000]
sub_ln15_1    (sub           ) [ 0000]
select_ln15_1 (select        ) [ 0000]
select_ln15_2 (select        ) [ 0000]
select_ln15_3 (select        ) [ 0000]
sub_ln15_2    (sub           ) [ 0000]
zext_ln15_3   (zext          ) [ 0000]
zext_ln15_4   (zext          ) [ 0000]
lshr_ln15     (lshr          ) [ 0000]
lshr_ln15_1   (lshr          ) [ 0000]
and_ln15      (and           ) [ 0000]
trunc_ln15    (trunc         ) [ 0000]
tmp_7878_i    (partselect    ) [ 0000]
icmp_ln1494_1 (icmp          ) [ 0110]
zext_ln15     (zext          ) [ 0000]
select_ln15   (select        ) [ 0000]
tmp_1         (bitconcatenate) [ 0000]
empty_69      (or            ) [ 0000]
icmp_ln15_1   (icmp          ) [ 0000]
zext_ln15_5   (zext          ) [ 0000]
zext_ln15_6   (zext          ) [ 0000]
tmp_29        (partselect    ) [ 0000]
sub_ln15_3    (sub           ) [ 0000]
xor_ln15_1    (xor           ) [ 0000]
sub_ln15_4    (sub           ) [ 0000]
select_ln15_4 (select        ) [ 0000]
select_ln15_5 (select        ) [ 0000]
select_ln15_6 (select        ) [ 0000]
sub_ln15_5    (sub           ) [ 0000]
zext_ln15_7   (zext          ) [ 0000]
zext_ln15_8   (zext          ) [ 0000]
lshr_ln15_2   (lshr          ) [ 0000]
lshr_ln15_3   (lshr          ) [ 0000]
and_ln15_1    (and           ) [ 0000]
trunc_ln15_1  (trunc         ) [ 0000]
tmp_7880_i    (partselect    ) [ 0000]
icmp_ln1494_2 (icmp          ) [ 0000]
select_ln1494 (select        ) [ 0101]
tmp_2         (bitconcatenate) [ 0000]
empty_70      (or            ) [ 0000]
icmp_ln15_2   (icmp          ) [ 0000]
zext_ln15_9   (zext          ) [ 0000]
zext_ln15_10  (zext          ) [ 0000]
tmp_30        (partselect    ) [ 0000]
sub_ln15_6    (sub           ) [ 0000]
xor_ln15_2    (xor           ) [ 0000]
sub_ln15_7    (sub           ) [ 0000]
select_ln15_7 (select        ) [ 0000]
select_ln15_8 (select        ) [ 0000]
select_ln15_9 (select        ) [ 0000]
sub_ln15_8    (sub           ) [ 0000]
zext_ln15_11  (zext          ) [ 0000]
zext_ln15_12  (zext          ) [ 0000]
lshr_ln15_4   (lshr          ) [ 0000]
lshr_ln15_5   (lshr          ) [ 0000]
and_ln15_2    (and           ) [ 0000]
trunc_ln15_2  (trunc         ) [ 0000]
ret_ln66      (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="x_V_read_1_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="64" slack="0"/>
<pin id="43" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="y_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="0" index="2" bw="6" slack="0"/>
<pin id="54" dir="0" index="3" bw="6" slack="0"/>
<pin id="55" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="icmp_ln1494_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="empty_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln15_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln15_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln15_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_28_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub_ln15_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="5" slack="0"/>
<pin id="107" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="xor_ln15_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sub_ln15_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="0"/>
<pin id="119" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="select_ln15_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="select_ln15_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="64" slack="0"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln15_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sub_ln15_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln15_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln15_4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lshr_ln15_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln15/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="lshr_ln15_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln15_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="and_ln15_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln15_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_7878_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="7" slack="0"/>
<pin id="186" dir="0" index="3" bw="7" slack="0"/>
<pin id="187" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7878_i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln1494_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln15_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln15_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_69_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="5" slack="0"/>
<pin id="219" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_69/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln15_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln15_5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_5/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln15_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_6/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_29_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="1"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="0" index="3" bw="1" slack="0"/>
<pin id="241" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln15_3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15_3/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln15_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="0"/>
<pin id="254" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sub_ln15_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15_4/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln15_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_4/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln15_5_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="64" slack="1"/>
<pin id="275" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_5/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln15_6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_6/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sub_ln15_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15_5/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln15_7_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_7/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln15_8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_8/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="lshr_ln15_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="7" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln15_2/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lshr_ln15_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln15_3/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="and_ln15_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln15_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_7880_i_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="1"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7880_i/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln1494_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln1494_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="2" slack="0"/>
<pin id="341" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="1"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_70_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_70/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln15_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="6" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_2/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln15_9_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_9/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln15_10_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_10/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_30_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="2"/>
<pin id="375" dir="0" index="2" bw="7" slack="0"/>
<pin id="376" dir="0" index="3" bw="1" slack="0"/>
<pin id="377" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sub_ln15_6_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="0"/>
<pin id="384" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15_6/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="xor_ln15_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="7" slack="0"/>
<pin id="390" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_2/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sub_ln15_7_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15_7/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln15_7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="0" index="2" bw="7" slack="0"/>
<pin id="403" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_7/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln15_8_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="0" index="2" bw="64" slack="2"/>
<pin id="411" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_8/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln15_9_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="7" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_9/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sub_ln15_8_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="7" slack="0"/>
<pin id="425" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15_8/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln15_11_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_11/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln15_12_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_12/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="lshr_ln15_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="0" index="1" bw="7" slack="0"/>
<pin id="439" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln15_4/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="lshr_ln15_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="7" slack="0"/>
<pin id="445" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln15_5/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="and_ln15_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15_2/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln15_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15_2/3 "/>
</bind>
</comp>

<comp id="458" class="1005" name="x_V_read_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="1"/>
<pin id="460" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_V_read_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="icmp_ln1494_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

<comp id="472" class="1005" name="icmp_ln1494_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="select_ln1494_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="1"/>
<pin id="479" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1494 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="40" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="40" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="64"><net_src comp="50" pin="4"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="46" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="60" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="66" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="74" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="66" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="74" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="40" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="86" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="90" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="86" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="90" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="86" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="80" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="104" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="116" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="80" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="94" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="40" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="80" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="110" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="86" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="122" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="138" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="146" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="130" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="156" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="160" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="40" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="178" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="201" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="208" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="208" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="216" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="228" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="232" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="228" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="232" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="228" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="222" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="245" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="257" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="222" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="236" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="222" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="251" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="228" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="263" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="278" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="286" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="271" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="292" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="296" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="300" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="4" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="318" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="201" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="345" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="345" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="352" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="16" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="18" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="364" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="368" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="364" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="22" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="368" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="364" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="358" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="381" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="393" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="358" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="372" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="358" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="387" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="364" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="22" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="399" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="414" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="407" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="428" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="432" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="436" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="40" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="470"><net_src comp="60" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="475"><net_src comp="192" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="480"><net_src comp="337" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="345" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0> : x_V_read | {1 }
  - Chain level:
	State 1
		icmp_ln1494 : 1
		tmp : 2
		empty : 3
		icmp_ln15 : 3
		zext_ln15_1 : 3
		zext_ln15_2 : 3
		sub_ln15 : 4
		xor_ln15 : 4
		sub_ln15_1 : 4
		select_ln15_1 : 5
		select_ln15_2 : 4
		select_ln15_3 : 4
		sub_ln15_2 : 6
		zext_ln15_3 : 5
		zext_ln15_4 : 7
		lshr_ln15 : 6
		lshr_ln15_1 : 8
		and_ln15 : 9
		trunc_ln15 : 9
		icmp_ln1494_1 : 10
	State 2
		select_ln15 : 1
		tmp_1 : 2
		empty_69 : 3
		icmp_ln15_1 : 3
		zext_ln15_5 : 3
		zext_ln15_6 : 3
		sub_ln15_3 : 4
		xor_ln15_1 : 4
		sub_ln15_4 : 4
		select_ln15_4 : 5
		select_ln15_5 : 4
		select_ln15_6 : 4
		sub_ln15_5 : 6
		zext_ln15_7 : 5
		zext_ln15_8 : 7
		lshr_ln15_2 : 6
		lshr_ln15_3 : 8
		and_ln15_1 : 9
		trunc_ln15_1 : 9
		icmp_ln1494_2 : 10
		select_ln1494 : 11
	State 3
		empty_70 : 1
		icmp_ln15_2 : 1
		zext_ln15_9 : 1
		zext_ln15_10 : 1
		sub_ln15_6 : 2
		xor_ln15_2 : 2
		sub_ln15_7 : 2
		select_ln15_7 : 3
		select_ln15_8 : 2
		select_ln15_9 : 2
		sub_ln15_8 : 4
		zext_ln15_11 : 3
		zext_ln15_12 : 5
		lshr_ln15_4 : 4
		lshr_ln15_5 : 6
		and_ln15_2 : 7
		trunc_ln15_2 : 7
		ret_ln66 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    lshr_ln15_fu_160   |    0    |   182   |
|          |   lshr_ln15_1_fu_166  |    0    |    15   |
|   lshr   |   lshr_ln15_2_fu_300  |    0    |   182   |
|          |   lshr_ln15_3_fu_306  |    0    |    15   |
|          |   lshr_ln15_4_fu_436  |    0    |   182   |
|          |   lshr_ln15_5_fu_442  |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |  select_ln15_1_fu_122 |    0    |    6    |
|          |  select_ln15_2_fu_130 |    0    |    63   |
|          |  select_ln15_3_fu_138 |    0    |    7    |
|          |   select_ln15_fu_201  |    0    |    2    |
|          |  select_ln15_4_fu_263 |    0    |    7    |
|  select  |  select_ln15_5_fu_271 |    0    |    63   |
|          |  select_ln15_6_fu_278 |    0    |    7    |
|          |  select_ln1494_fu_337 |    0    |    2    |
|          |  select_ln15_7_fu_399 |    0    |    7    |
|          |  select_ln15_8_fu_407 |    0    |    63   |
|          |  select_ln15_9_fu_414 |    0    |    7    |
|----------|-----------------------|---------|---------|
|          |    and_ln15_fu_172    |    0    |    64   |
|    and   |   and_ln15_1_fu_312   |    0    |    64   |
|          |   and_ln15_2_fu_448   |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln1494_fu_60   |    0    |    13   |
|          |    icmp_ln15_fu_80    |    0    |    11   |
|   icmp   |  icmp_ln1494_1_fu_192 |    0    |    13   |
|          |   icmp_ln15_1_fu_222  |    0    |    11   |
|          |  icmp_ln1494_2_fu_331 |    0    |    13   |
|          |   icmp_ln15_2_fu_358  |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |    sub_ln15_fu_104    |    0    |    6    |
|          |   sub_ln15_1_fu_116   |    0    |    6    |
|          |   sub_ln15_2_fu_146   |    0    |    7    |
|          |   sub_ln15_3_fu_245   |    0    |    6    |
|    sub   |   sub_ln15_4_fu_257   |    0    |    6    |
|          |   sub_ln15_5_fu_286   |    0    |    7    |
|          |   sub_ln15_6_fu_381   |    0    |    6    |
|          |   sub_ln15_7_fu_393   |    0    |    6    |
|          |   sub_ln15_8_fu_422   |    0    |    7    |
|----------|-----------------------|---------|---------|
|          |    xor_ln15_fu_110    |    0    |    7    |
|    xor   |   xor_ln15_1_fu_251   |    0    |    7    |
|          |   xor_ln15_2_fu_387   |    0    |    7    |
|----------|-----------------------|---------|---------|
|   read   | x_V_read_1_read_fu_40 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       y_V_fu_46       |    0    |    0    |
|   trunc  |   trunc_ln15_fu_178   |    0    |    0    |
|          |  trunc_ln15_1_fu_318  |    0    |    0    |
|          |  trunc_ln15_2_fu_454  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_i_fu_50      |    0    |    0    |
|          |      tmp_28_fu_94     |    0    |    0    |
|partselect|   tmp_7878_i_fu_182   |    0    |    0    |
|          |     tmp_29_fu_236     |    0    |    0    |
|          |   tmp_7880_i_fu_322   |    0    |    0    |
|          |     tmp_30_fu_372     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_66       |    0    |    0    |
|bitconcatenate|      tmp_1_fu_208     |    0    |    0    |
|          |      tmp_2_fu_345     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      empty_fu_74      |    0    |    0    |
|    or    |    empty_69_fu_216    |    0    |    0    |
|          |    empty_70_fu_352    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln15_1_fu_86   |    0    |    0    |
|          |   zext_ln15_2_fu_90   |    0    |    0    |
|          |   zext_ln15_3_fu_152  |    0    |    0    |
|          |   zext_ln15_4_fu_156  |    0    |    0    |
|          |    zext_ln15_fu_198   |    0    |    0    |
|          |   zext_ln15_5_fu_228  |    0    |    0    |
|   zext   |   zext_ln15_6_fu_232  |    0    |    0    |
|          |   zext_ln15_7_fu_292  |    0    |    0    |
|          |   zext_ln15_8_fu_296  |    0    |    0    |
|          |   zext_ln15_9_fu_364  |    0    |    0    |
|          |  zext_ln15_10_fu_368  |    0    |    0    |
|          |  zext_ln15_11_fu_428  |    0    |    0    |
|          |  zext_ln15_12_fu_432  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   1167  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|icmp_ln1494_1_reg_472|    1   |
| icmp_ln1494_reg_467 |    1   |
|select_ln1494_reg_477|    2   |
|  x_V_read_1_reg_458 |   64   |
+---------------------+--------+
|        Total        |   68   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1167  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   68   |    -   |
+-----------+--------+--------+
|   Total   |   68   |  1167  |
+-----------+--------+--------+
