Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/tb_encoder_isim_beh.exe -prj D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/tb_encoder_beh.prj work.tb_encoder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/shift_reg.vhd" into library work
Parsing VHDL file "D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/RSC.vhd" into library work
Parsing VHDL file "D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/mux8t1.vhd" into library work
Parsing VHDL file "D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/mux3t1.vhd" into library work
Parsing VHDL file "D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/interleaver.vhd" into library work
Parsing VHDL file "D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/freq_divider3t1.vhd" into library work
Parsing VHDL file "D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/encoder.vhd" into library work
Parsing VHDL file "D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/tb_encoder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity freq_divider3t1 [freq_divider3t1_default]
Compiling architecture behavioral of entity mux8t1 [mux8t1_default]
Compiling architecture behavioral of entity interleaver [interleaver_default]
Compiling architecture behavioral of entity shift_reg [shift_reg_default]
Compiling architecture behavioral of entity RSC [\RSC(2)\]
Compiling architecture behavioral of entity mux3t1 [mux3t1_default]
Compiling architecture behavioral of entity encoder [encoder_default]
Compiling architecture behavior of entity tb_encoder
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable D:/PhD/Semester/Term 1/VHDL/Project/Turbo Code/Encoder/tb_encoder_isim_beh.exe
Fuse Memory Usage: 36164 KB
Fuse CPU Usage: 499 ms
