/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [18:0] _02_;
  wire [18:0] _03_;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  reg [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_4z | celloutsig_1_1z);
  assign celloutsig_0_11z = ~((celloutsig_0_2z[4] | celloutsig_0_7z) & celloutsig_0_3z[0]);
  assign celloutsig_1_0z = ~((in_data[148] | in_data[178]) & in_data[167]);
  assign celloutsig_0_17z = celloutsig_0_4z ^ celloutsig_0_10z[2];
  assign celloutsig_0_1z = _00_ ^ _01_;
  assign celloutsig_0_5z = ~(celloutsig_0_1z ^ celloutsig_0_2z[2]);
  assign celloutsig_0_15z = ~(celloutsig_0_6z ^ celloutsig_0_10z[1]);
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z } + { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z };
  reg [18:0] _12_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 19'h00000;
    else _12_ <= in_data[53:35];
  assign { _03_[18:11], _01_, _03_[9:5], _00_, _03_[3:0] } = _12_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 19'h00000;
    else _02_ <= in_data[140:122];
  assign celloutsig_1_7z = { in_data[124], _02_, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z } / { 1'h1, in_data[180:160], celloutsig_1_1z };
  assign celloutsig_1_14z = _02_[15:0] === in_data[174:159];
  assign celloutsig_1_16z = { celloutsig_1_15z[2:1], celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_12z } === celloutsig_1_5z[5:1];
  assign celloutsig_0_12z = in_data[49:38] === celloutsig_0_3z[13:2];
  assign celloutsig_1_3z = { in_data[168:151], celloutsig_1_1z } < _02_;
  assign celloutsig_1_4z = { in_data[123:121], celloutsig_1_1z, celloutsig_1_3z } < in_data[120:116];
  assign celloutsig_1_11z = { celloutsig_1_5z[5:3], celloutsig_1_3z, _02_, celloutsig_1_3z } < { celloutsig_1_5z[0], celloutsig_1_7z };
  assign celloutsig_0_4z = { _03_[13:11], _01_, _03_[9:6] } < { _03_[7:5], _00_, _03_[3:1], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z } < celloutsig_0_9z;
  assign celloutsig_0_21z = { celloutsig_0_9z[0], celloutsig_0_15z, celloutsig_0_12z } < { in_data[87], celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_29z = { celloutsig_0_9z[2:1], celloutsig_0_4z } < { celloutsig_0_2z[4:3], celloutsig_0_24z };
  assign celloutsig_1_1z = in_data[126:123] < { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_7z[18:15], celloutsig_1_16z } | { celloutsig_1_5z[4:1], celloutsig_1_3z };
  assign celloutsig_1_17z = | { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_7z[16], celloutsig_1_4z };
  assign celloutsig_1_12z = ~^ celloutsig_1_5z[7:2];
  assign celloutsig_0_6z = ~^ { _01_, _03_[9:5], _00_, _03_[3:2] };
  assign celloutsig_0_7z = ~^ { _03_[13:11], _01_, _03_[9:7] };
  assign celloutsig_0_22z = ~^ { _03_[14:11], _01_, _03_[9:5], _00_, _03_[3:0], celloutsig_0_17z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_30z = ~^ { in_data[17:15], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_1_10z = { _02_[4:1], celloutsig_1_7z } >>> { in_data[173:148], celloutsig_1_6z };
  assign celloutsig_0_8z = { celloutsig_0_3z[11:4], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z } >>> { _03_[14:11], _01_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[39:35], celloutsig_0_1z } >>> in_data[91:86];
  assign celloutsig_1_5z = { in_data[161:156], celloutsig_1_0z, celloutsig_1_1z } ~^ { in_data[160:156], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_3z = { _03_[17:11], _01_, _03_[9:5], _00_, _03_[3:0] } ~^ { in_data[80:64], celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_10z[1:0], celloutsig_1_17z } ^ celloutsig_1_5z[7:5];
  assign celloutsig_0_10z = _03_[9:7] ^ _03_[13:11];
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 8'h00;
    else if (clkin_data[96]) celloutsig_1_15z = { celloutsig_1_10z[11:5], celloutsig_1_4z };
  assign { _03_[10], _03_[4] } = { _01_, _00_ };
  assign { out_data[132:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
