{
  "Top": "present",
  "RtlTop": "present",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "65",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "present",
    "Version": "1.0",
    "DisplayName": "Present",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/src\/present_rounds.cpp",
      "..\/src\/present.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/present_rounds.vhd",
      "impl\/vhdl\/present_rounds_sbbkb.vhd",
      "impl\/vhdl\/present_rounds_sbcud.vhd",
      "impl\/vhdl\/present_rounds_sbdEe.vhd",
      "impl\/vhdl\/present_rounds_sbeOg.vhd",
      "impl\/vhdl\/present_rounds_sbfYi.vhd",
      "impl\/vhdl\/present.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/present_rounds.v",
      "impl\/verilog\/present_rounds_sbbkb.v",
      "impl\/verilog\/present_rounds_sbbkb_rom.dat",
      "impl\/verilog\/present_rounds_sbcud.v",
      "impl\/verilog\/present_rounds_sbcud_rom.dat",
      "impl\/verilog\/present_rounds_sbdEe.v",
      "impl\/verilog\/present_rounds_sbdEe_rom.dat",
      "impl\/verilog\/present_rounds_sbeOg.v",
      "impl\/verilog\/present_rounds_sbeOg_rom.dat",
      "impl\/verilog\/present_rounds_sbfYi.v",
      "impl\/verilog\/present_rounds_sbfYi_rom.dat",
      "impl\/verilog\/present.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "stateIn stateOut",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "stateIn": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "stateIn",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "144"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "144",
        "TLAST": "1"
      }
    },
    "stateOut": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "stateOut",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "stateIn_TDATA": {
      "dir": "in",
      "width": "144"
    },
    "stateIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stateIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stateIn_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stateOut_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "stateOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stateOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stateOut_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "stateIn_data_V": {
      "interfaceRef": "stateIn",
      "dir": "in"
    },
    "stateIn_last_V": {
      "interfaceRef": "stateIn",
      "dir": "in"
    },
    "stateOut_data_V": {
      "interfaceRef": "stateOut",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "stateOut_last_V": {
      "interfaceRef": "stateOut",
      "dir": "out",
      "firstOutLatency": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "present",
      "Instances": [{
          "ModuleName": "present_rounds",
          "InstanceName": "grp_present_rounds_fu_80"
        }]
    },
    "Metrics": {
      "present_rounds": {
        "Latency": {
          "LatencyBest": "62",
          "LatencyAvg": "62",
          "LatencyWorst": "62",
          "PipelineII": "62",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.244"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "30",
            "Latency": "60",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "16",
          "FF": "392",
          "LUT": "747",
          "DSP48E": "0"
        }
      },
      "present": {
        "Latency": {
          "LatencyBest": "65",
          "LatencyAvg": "65",
          "LatencyWorst": "65",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.244"
        },
        "Area": {
          "BRAM_18K": "16",
          "FF": "978",
          "LUT": "938",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-10-04 15:11:57 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
