$date
	Sat Oct 31 01:11:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 ' A1 $end
$var wire 1 ( A2 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 ) N1 $end
$var wire 1 * N2 $end
$var wire 1 + O1 $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var wire 1 ! Y $end
$scope module U1 $end
$var wire 1 + A $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
1)
0(
x'
0&
0%
0$
0#
0"
x!
$end
#1
0+
0'
1*
0!
1$
1&
#2
0$
1%
0&
#3
1$
#4
0$
1+
1(
1"
#5
0(
1'
0*
1!
1$
#6
0$
0+
0'
0)
1#
0"
#7
1*
0!
1$
#8
0$
1+
1(
1"
#9
0+
0(
0*
1!
1$
#10
0$
1+
1'
1)
0#
0"
#11
1$
#12
0$
#13
1$
#14
0$
#15
1$
#16
0$
#17
1$
#18
0$
