
---------- Begin Simulation Statistics ----------
final_tick                                33504637000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190860                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491040                       # Number of bytes of host memory used
host_op_rate                                   355630                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    82.57                       # Real time elapsed on the host
host_tick_rate                              405782745                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15758938                       # Number of instructions simulated
sim_ops                                      29363647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033505                       # Number of seconds simulated
sim_ticks                                 33504637000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     83                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5758938                       # Number of instructions committed
system.cpu0.committedOps                      8386105                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.635684                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1123923                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1086749                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       208696                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4152698                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        16195                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       55437537                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.085943                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1341534                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          273                       # TLB misses on write requests
system.cpu0.numCycles                        67009182                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                2940313     35.06%     35.09% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     35.09% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     35.10% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               619842      7.39%     42.49% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.51% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.51% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.02%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.55% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.02%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.01%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.51%     43.07% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               226312      2.70%     45.77% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           621924      7.42%     53.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         3925613     46.81%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8386105                       # Class of committed instruction
system.cpu0.tickCycles                       11571645                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              286                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    286                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.700927                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5693192                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2461219                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35047                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493533                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       26504916                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.149233                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5358817                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          621                       # TLB misses on write requests
system.cpu1.numCycles                        67009274                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40504358                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       565982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1133007                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2068024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1138                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4136114                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1138                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              33560                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       535360                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30622                       # Transaction distribution
system.membus.trans_dist::ReadExReq            533465                       # Transaction distribution
system.membus.trans_dist::ReadExResp           533464                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1700031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1700031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1700031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70552576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     70552576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70552576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            567025                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  567025    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              567025                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3483015000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2971370000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1330410                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1330410                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1330410                       # number of overall hits
system.cpu0.icache.overall_hits::total        1330410                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11057                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11057                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11057                       # number of overall misses
system.cpu0.icache.overall_misses::total        11057                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    366191000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    366191000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    366191000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    366191000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1341467                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1341467                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1341467                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1341467                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008242                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008242                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008242                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008242                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 33118.476983                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 33118.476983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 33118.476983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 33118.476983                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11041                       # number of writebacks
system.cpu0.icache.writebacks::total            11041                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11057                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11057                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11057                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11057                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    355134000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    355134000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    355134000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    355134000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008242                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008242                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008242                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008242                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32118.476983                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32118.476983                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32118.476983                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32118.476983                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11041                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1330410                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1330410                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11057                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11057                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    366191000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    366191000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1341467                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1341467                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008242                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008242                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 33118.476983                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 33118.476983                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11057                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11057                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    355134000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    355134000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008242                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008242                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32118.476983                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32118.476983                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999592                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1341467                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11057                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           121.322872                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999592                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10742793                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10742793                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4182874                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4182874                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4182874                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4182874                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       838586                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        838586                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       838586                       # number of overall misses
system.cpu0.dcache.overall_misses::total       838586                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  57059560500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57059560500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  57059560500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57059560500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5021460                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5021460                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5021460                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5021460                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167000                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167000                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68042.586568                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68042.586568                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68042.586568                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68042.586568                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       519956                       # number of writebacks
system.cpu0.dcache.writebacks::total           519956                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       311126                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       311126                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       311126                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       311126                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       527460                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       527460                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       527460                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       527460                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  45112387500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  45112387500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  45112387500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  45112387500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.105041                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.105041                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.105041                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.105041                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85527.599249                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85527.599249                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85527.599249                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85527.599249                       # average overall mshr miss latency
system.cpu0.dcache.replacements                527443                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       868238                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         868238                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    446228000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    446228000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       877616                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       877616                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010686                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010686                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 47582.426957                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47582.426957                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    420860000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    420860000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010304                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010304                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 46539.865089                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46539.865089                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3314636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3314636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       829208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       829208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  56613332500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  56613332500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4143844                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4143844                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68273.982523                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68273.982523                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       310791                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       310791                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       518417                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       518417                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  44691527500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  44691527500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125105                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125105                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86207.681268                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86207.681268                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999618                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4710333                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           527459                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.930235                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999618                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         40699139                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        40699139                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4215899                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4215899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4215899                       # number of overall hits
system.cpu1.icache.overall_hits::total        4215899                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1142759                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1142759                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1142759                       # number of overall misses
system.cpu1.icache.overall_misses::total      1142759                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  15711865000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  15711865000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  15711865000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  15711865000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5358658                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5358658                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5358658                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5358658                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.213255                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.213255                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.213255                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.213255                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13749.062576                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13749.062576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13749.062576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13749.062576                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1142742                       # number of writebacks
system.cpu1.icache.writebacks::total          1142742                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1142759                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1142759                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1142759                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1142759                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  14569107000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  14569107000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  14569107000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  14569107000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.213255                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.213255                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.213255                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.213255                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12749.063451                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12749.063451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12749.063451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12749.063451                       # average overall mshr miss latency
system.cpu1.icache.replacements               1142742                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4215899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4215899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1142759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1142759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  15711865000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  15711865000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5358658                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5358658                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.213255                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.213255                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13749.062576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13749.062576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1142759                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1142759                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  14569107000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  14569107000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.213255                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.213255                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12749.063451                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12749.063451                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999574                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5358657                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1142758                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.689232                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999574                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44012022                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44012022                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3327648                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3327648                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3328610                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3328610                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462022                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462022                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463114                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463114                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  10048342499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10048342499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  10048342499                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10048342499                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789670                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789670                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791724                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791724                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.121916                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.121916                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122138                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122138                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 21748.623440                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21748.623440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 21697.341257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21697.341257                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       201810                       # number of writebacks
system.cpu1.dcache.writebacks::total           201810                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76246                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76246                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76246                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76246                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386814                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386814                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7520798500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7520798500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7558874000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7558874000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101797                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101797                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102015                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102015                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 19495.247242                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19495.247242                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 19541.366135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19541.366135                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386798                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074957                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074957                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5537774499                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5537774499                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2372569                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2372569                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125439                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125439                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 18607.362939                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18607.362939                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12928                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12928                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4990227500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4990227500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.119990                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.119990                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 17529.005845                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17529.005845                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252691                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252691                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164410                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164410                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4510568000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4510568000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27434.876224                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27434.876224                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63318                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63318                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101092                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101092                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2530571000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2530571000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071337                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071337                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25032.356665                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25032.356665                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          962                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          962                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1092                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1092                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.531646                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.531646                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     38075500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     38075500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 36681.599229                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 36681.599229                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999601                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3715424                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386814                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.605195                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999601                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30720606                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30720606                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8012                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                6014                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1135065                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              351974                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1501065                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8012                       # number of overall hits
system.l2.overall_hits::.cpu0.data               6014                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1135065                       # number of overall hits
system.l2.overall_hits::.cpu1.data             351974                       # number of overall hits
system.l2.overall_hits::total                 1501065                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3045                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            521446                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7694                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             34840                       # number of demand (read+write) misses
system.l2.demand_misses::total                 567025                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3045                       # number of overall misses
system.l2.overall_misses::.cpu0.data           521446                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7694                       # number of overall misses
system.l2.overall_misses::.cpu1.data            34840                       # number of overall misses
system.l2.overall_misses::total                567025                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    247002000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  44230811500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    692526500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3211324500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48381664500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    247002000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  44230811500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    692526500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3211324500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48381664500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11057                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          527460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1142759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386814                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2068090                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11057                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         527460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1142759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386814                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2068090                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.275391                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.988598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.006733                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.090069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.274178                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.275391                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.988598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.006733                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.090069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.274178                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81117.241379                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84823.378643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90008.643099                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92173.493111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85325.452141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81117.241379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84823.378643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90008.643099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92173.493111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85325.452141                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              535360                       # number of writebacks
system.l2.writebacks::total                    535360                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       521446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        34840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            567025                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       521446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        34840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           567025                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    216552000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  39016361500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    615586500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2862924500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42711424500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    216552000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  39016361500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    615586500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2862924500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42711424500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.275391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.988598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.006733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.090069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.274178                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.275391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.988598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.006733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.090069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274178                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71117.241379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74823.397821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80008.643099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82173.493111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75325.469776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71117.241379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74823.397821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80008.643099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82173.493111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75325.469776                       # average overall mshr miss latency
system.l2.replacements                         566641                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       721766                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           721766                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       721766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       721766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1153783                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1153783                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1153783                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1153783                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          479                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           479                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            84773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 86075                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         517115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              533465                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  43874699500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1458921500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45333621000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       518417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            619540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.161684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.861066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84845.149532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89230.672783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84979.560046                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       517115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         533465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38703559500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1295421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39998981000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.161684                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.861066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74845.168870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79230.672783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74979.578791                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8012                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1135065                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1143077                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3045                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    247002000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    692526500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    939528500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11057                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1142759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1153816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.275391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.006733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81117.241379                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90008.643099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87487.522116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3045                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7694                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    216552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    615586500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    832138500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.275391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.006733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71117.241379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80008.643099                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77487.522116                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         4712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       267201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            271913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        18490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    356112000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1752403000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2108515000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.478934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.064720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82223.966751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94775.716604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92393.628675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4331                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        18490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    312802000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1567503000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1880305000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.478934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.064720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.077429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72223.966751                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84775.716604                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82393.628675                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.857215                       # Cycle average of tags in use
system.l2.tags.total_refs                     4135634                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    567665                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.285343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.989730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.073470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      126.898551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      330.536914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      558.358550                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.123924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.322790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.545272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998884                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33656577                       # Number of tag accesses
system.l2.tags.data_accesses                 33656577                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        194880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33372480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        492416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2229760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36289536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       194880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       492416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        687296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34263040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34263040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         521445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          34840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              567024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       535360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             535360                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5816508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        996055561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14696951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         66550788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1083119808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5816508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14696951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20513459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1022635762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1022635762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1022635762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5816508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       996055561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14696951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        66550788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2105755570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    535309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    521287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     34718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000262874750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33372                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1600981                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             502801                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      567025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     535360                       # Number of write requests accepted
system.mem_ctrls.readBursts                    567025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   535360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    51                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            34928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            35232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33387                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8721556250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2833715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19347987500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15388.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34138.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   506854                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  493988                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                567025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               535360                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  331903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  220972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       101190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    697.005475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   452.928718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.375651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21196     20.95%     20.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7517      7.43%     28.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3165      3.13%     31.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2387      2.36%     33.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2106      2.08%     35.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2005      1.98%     37.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1993      1.97%     39.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2082      2.06%     41.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58739     58.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       101190                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.982590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.663140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.845904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          33266     99.68%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            34      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            16      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           12      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33372                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.036906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.340387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            32810     98.32%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              153      0.46%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              163      0.49%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              142      0.43%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               82      0.25%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33371                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36271552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34258624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36289600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34263040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1082.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1022.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1083.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1022.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33504589500                       # Total gap between requests
system.mem_ctrls.avgGap                      30392.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       194880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     33362304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       492416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2221952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     34258624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5816508.323907524347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 995751841.752531290054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14696950.753413625062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66317745.809333801270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1022503959.675790667534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       521446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        34840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       535360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     91671500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  17536492250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    297984000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1421839750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 837125466500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30105.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33630.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38729.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40810.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1563668.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            360462900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            191590575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2023590240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1396746720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2644795920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12059796090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2710163040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21387145485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.333896                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6886545750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1118780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25499311250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            362040840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            192421680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2022954780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1397467080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2644795920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12085675230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2688370080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21393725610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.530291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6828636750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1118780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25557220250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1448549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1257126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1153783                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          223756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           619540                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          619539                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1153816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294734                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1582362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3428259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6204202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1414272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     67034560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    146272000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37671936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              252392768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          566641                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34263040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2634731                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000432                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020778                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2633593     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1138      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2634731                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3943606000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580254432                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1714154963                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         797384583                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16653862                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33504637000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
