// Seed: 2422794166
`define pp_5 0
`timescale 1ps / 1ps
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_5 = id_3;
  always @(posedge id_3 & id_3) begin
    id_2 <= 1;
  end
  logic id_5;
  logic id_7;
endmodule
