
*** Running vivado
    with args -log Lab10_1verilog.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab10_1verilog.tcl



****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Lab10_1verilog.tcl -notrace
Command: synth_design -top Lab10_1verilog -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab10_1verilog' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/Lab10_1verilog.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_control' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-6090] variable 'ld' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/control_unit.v:69]
WARNING: [Synth 8-6090] variable 'ad' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/control_unit.v:77]
WARNING: [Synth 8-6090] variable 'sh' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/control_unit.v:81]
WARNING: [Synth 8-6090] variable 'sh' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/control_unit.v:89]
WARNING: [Synth 8-6090] variable 'dne' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/control_unit.v:96]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (1#1) [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/counter.v:23]
WARNING: [Synth 8-567] referenced signal 'mult_lier' should be on the sensitivity list [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:66]
WARNING: [Synth 8-567] referenced signal 'acc' should be on the sensitivity list [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:70]
WARNING: [Synth 8-567] referenced signal 'mult_cand' should be on the sensitivity list [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:70]
WARNING: [Synth 8-567] referenced signal 'sum' should be on the sensitivity list [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:70]
WARNING: [Synth 8-567] referenced signal 'mult_lier' should be on the sensitivity list [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:70]
INFO: [Synth 8-251] Done [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:76]
INFO: [Synth 8-6155] done synthesizing module 'data_control' (3#1) [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'product' does not match port width (7) of module 'data_control' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/Lab10_1verilog.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Lab10_1verilog' (4#1) [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/Lab10_1verilog.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1134.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Pranay/Projects/vivado/Lab10_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Pranay/Projects/vivado/Lab10_1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Pranay/Projects/vivado/Lab10_1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab10_1verilog_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab10_1verilog_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'cnt_reg' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/counter.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum[3] with 1st driver pin 'data_con//sum[3]' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum[3] with 2nd driver pin 'GND' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net sum[3] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum[2] with 1st driver pin 'data_con//sum[2]' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum[2] with 2nd driver pin 'GND' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net sum[2] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum[1] with 1st driver pin 'data_con//sum[1]' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum[1] with 2nd driver pin 'GND' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net sum[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum[0] with 1st driver pin 'data_con//sum[0]' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sum[0] with 2nd driver pin 'GND' [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net sum[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.srcs/sources_1/new/data_control.v:71]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     8|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.910 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1134.910 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.910 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b566d33b
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.203 ; gain = 2.293
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Pranay/Projects/vivado/Lab10_1/Lab10_1.runs/synth_1/Lab10_1verilog.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab10_1verilog_utilization_synth.rpt -pb Lab10_1verilog_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 03:54:41 2021...
