Analysis & Synthesis report for DE1_SoC
Mon Nov 14 19:58:07 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Nov 14 19:58:07 2022           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SoC                                     ;
; Top-level Entity Name       ; cpu                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; cpu                ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 14 19:57:54 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file mux_8_1.sv
    Info (12023): Found entity 1: mux_8_1 File: C:/Users/User/Documents/469/EE469_Lab2/mux_8_1.sv Line: 14
    Info (12023): Found entity 2: mux_8_1_testbench File: C:/Users/User/Documents/469/EE469_Lab2/mux_8_1.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file mux_4_1.sv
    Info (12023): Found entity 1: mux_4_1 File: C:/Users/User/Documents/469/EE469_Lab2/mux_4_1.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1.sv
    Info (12023): Found entity 1: mux_2_1 File: C:/Users/User/Documents/469/EE469_Lab2/mux_2_1.sv Line: 14
Info (12021): Found 2 design units, including 2 entities, in source file fulladder.sv
    Info (12023): Found entity 1: fullAdder File: C:/Users/User/Documents/469/EE469_Lab2/fullAdder.sv Line: 11
    Info (12023): Found entity 2: fullAdder_testbench File: C:/Users/User/Documents/469/EE469_Lab2/fullAdder.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim File: C:/Users/User/Documents/469/EE469_Lab2/alustim.sv Line: 14
Info (12021): Found 2 design units, including 2 entities, in source file fulladdsub_64.sv
    Info (12023): Found entity 1: fullAddSub_64 File: C:/Users/User/Documents/469/EE469_Lab2/fullAddSub_64.sv Line: 12
    Info (12023): Found entity 2: fullAddSub_64_testbench File: C:/Users/User/Documents/469/EE469_Lab2/fullAddSub_64.sv Line: 45
Info (12021): Found 2 design units, including 2 entities, in source file checkzero.sv
    Info (12023): Found entity 1: CheckZero File: C:/Users/User/Documents/469/EE469_Lab2/CheckZero.sv Line: 10
    Info (12023): Found entity 2: CheckZero_testbench File: C:/Users/User/Documents/469/EE469_Lab2/CheckZero.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file mux_64_8_1.sv
    Info (12023): Found entity 1: mux_64_8_1 File: C:/Users/User/Documents/469/EE469_Lab2/mux_64_8_1.sv Line: 12
    Info (12023): Found entity 2: mux_64_8_1_testbench File: C:/Users/User/Documents/469/EE469_Lab2/mux_64_8_1.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/User/Documents/469/EE469_Lab2/alu.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register File: C:/Users/User/Documents/469/EE469_Lab2/register.sv Line: 17
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/Users/User/Documents/469/EE469_Lab2/math.sv Line: 6
    Info (12023): Found entity 2: shifter File: C:/Users/User/Documents/469/EE469_Lab2/math.sv Line: 36
    Info (12023): Found entity 3: shifter_testbench File: C:/Users/User/Documents/469/EE469_Lab2/math.sv Line: 51
    Info (12023): Found entity 4: mult_testbench File: C:/Users/User/Documents/469/EE469_Lab2/math.sv Line: 71
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/User/Documents/469/EE469_Lab2/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/User/Documents/469/EE469_Lab2/instructmem.sv Line: 57
Info (12021): Found 2 design units, including 2 entities, in source file instr_fetch.sv
    Info (12023): Found entity 1: instr_fetch File: C:/Users/User/Documents/469/EE469_Lab2/instr_fetch.sv Line: 9
    Info (12023): Found entity 2: instr_fetch_testbench File: C:/Users/User/Documents/469/EE469_Lab2/instr_fetch.sv Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: C:/Users/User/Documents/469/EE469_Lab2/d_ff.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file instr_decode.sv
    Info (12023): Found entity 1: instr_decode File: C:/Users/User/Documents/469/EE469_Lab2/instr_decode.sv Line: 10
    Info (12023): Found entity 2: instr_decode_testbench File: C:/Users/User/Documents/469/EE469_Lab2/instr_decode.sv Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/User/Documents/469/EE469_Lab2/control_unit.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/User/Documents/469/EE469_Lab2/regfile.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file mux_64_32_1.sv
    Info (12023): Found entity 1: mux_64_32_1 File: C:/Users/User/Documents/469/EE469_Lab2/mux_64_32_1.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_1.sv
    Info (12023): Found entity 1: mux_32_1 File: C:/Users/User/Documents/469/EE469_Lab2/mux_32_1.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file mux_16_1.sv
    Info (12023): Found entity 1: mux_16_1 File: C:/Users/User/Documents/469/EE469_Lab2/mux_16_1.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file dec_1_32.sv
    Info (12023): Found entity 1: dec_1_32 File: C:/Users/User/Documents/469/EE469_Lab2/dec_1_32.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dec_1_16.sv
    Info (12023): Found entity 1: dec_1_16 File: C:/Users/User/Documents/469/EE469_Lab2/dec_1_16.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dec_1_8.sv
    Info (12023): Found entity 1: dec_1_8 File: C:/Users/User/Documents/469/EE469_Lab2/dec_1_8.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dec_1_4.sv
    Info (12023): Found entity 1: dec_1_4 File: C:/Users/User/Documents/469/EE469_Lab2/dec_1_4.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dec_1_2.sv
    Info (12023): Found entity 1: dec_1_2 File: C:/Users/User/Documents/469/EE469_Lab2/dec_1_2.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/User/Documents/469/EE469_Lab2/cpu.sv Line: 11
    Info (12023): Found entity 2: cpu_testbench File: C:/Users/User/Documents/469/EE469_Lab2/cpu.sv Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file enabled_d_ff.sv
    Info (12023): Found entity 1: Enabled_D_FF File: C:/Users/User/Documents/469/EE469_Lab2/enabled_d_ff.sv Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/User/Documents/469/EE469_Lab2/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/User/Documents/469/EE469_Lab2/datamem.sv Line: 68
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit" File: C:/Users/User/Documents/469/EE469_Lab2/cpu.sv Line: 43
Info (12128): Elaborating entity "instr_fetch" for hierarchy "instr_fetch:instr_fetch" File: C:/Users/User/Documents/469/EE469_Lab2/cpu.sv Line: 48
Info (12128): Elaborating entity "register" for hierarchy "instr_fetch:instr_fetch|register:pc_reg" File: C:/Users/User/Documents/469/EE469_Lab2/instr_fetch.sv Line: 33
Info (12128): Elaborating entity "mux_2_1" for hierarchy "instr_fetch:instr_fetch|register:pc_reg|mux_2_1:eachMux[0].m" File: C:/Users/User/Documents/469/EE469_Lab2/register.sv Line: 29
Info (12128): Elaborating entity "D_FF" for hierarchy "instr_fetch:instr_fetch|register:pc_reg|D_FF:eachDff[0].d" File: C:/Users/User/Documents/469/EE469_Lab2/register.sv Line: 38
Info (12128): Elaborating entity "instructmem" for hierarchy "instr_fetch:instr_fetch|instructmem:im" File: C:/Users/User/Documents/469/EE469_Lab2/instr_fetch.sv Line: 37
Warning (10175): Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task File: C:/Users/User/Documents/469/EE469_Lab2/instructmem.sv Line: 24
Error (10170): Verilog HDL syntax error at test02_AddsSubs.arm(39) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/User/Documents/469/EE469_Lab2/benchmarks/test02_AddsSubs.arm Line: 39
Info (10648): Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark:  File: C:/Users/User/Documents/469/EE469_Lab2/instructmem.sv Line: 43
Error (12152): Can't elaborate user hierarchy "instr_fetch:instr_fetch|instructmem:im" File: C:/Users/User/Documents/469/EE469_Lab2/instr_fetch.sv Line: 37
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 4791 megabytes
    Error: Processing ended: Mon Nov 14 19:58:07 2022
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:29


