

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_244_21'
================================================================
* Date:           Thu May  2 22:09:55 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.573 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  32.000 ns|  32.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_244_21  |        2|        2|         2|          1|          1|     2|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    289|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     151|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     151|    343|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln244_fu_278_p2       |         +|   0|  0|  11|           3|           2|
    |arr_10_I_0_fu_226_p2      |         +|   0|  0|  31|          24|          24|
    |arr_10_Q_0_fu_264_p2      |         +|   0|  0|  31|          24|          24|
    |icmp_ln245_1_fu_212_p2    |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln245_fu_192_p2      |      icmp|   0|  0|  10|           2|           1|
    |or_ln245_fu_206_p2        |        or|   0|  0|   2|           2|           1|
    |arr_10_I_1_5_fu_240_p3    |    select|   0|  0|  24|           1|          24|
    |arr_10_I_1_6_fu_305_p3    |    select|   0|  0|  24|           1|          24|
    |arr_10_Q_1_5_fu_270_p3    |    select|   0|  0|  24|           1|          24|
    |arr_10_Q_1_6_fu_311_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln245_1_fu_218_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln245_fu_198_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln246_1_fu_256_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln246_fu_248_p3    |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 289|          66|         247|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|    3|          6|
    |arr_10_I_1_fu_64         |   9|          2|   24|         48|
    |arr_10_Q_1_fu_72         |   9|          2|   24|         48|
    |i_fu_60                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   56|        112|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_10_I_0_reg_383       |  24|   0|   24|          0|
    |arr_10_I_1_3_fu_68       |  24|   0|   24|          0|
    |arr_10_I_1_fu_64         |  24|   0|   24|          0|
    |arr_10_Q_0_reg_394       |  24|   0|   24|          0|
    |arr_10_Q_1_3_fu_76       |  24|   0|   24|          0|
    |arr_10_Q_1_fu_72         |  24|   0|   24|          0|
    |i_fu_60                  |   3|   0|    3|          0|
    |tmp_1_reg_388            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 151|   0|  151|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|arr_9_I_0_0_reload          |   in|   24|     ap_none|                   arr_9_I_0_0_reload|        scalar|
|arr_9_I_2_0121_reload       |   in|   24|     ap_none|                arr_9_I_2_0121_reload|        scalar|
|arr_9_I_1_0120_reload       |   in|   24|     ap_none|                arr_9_I_1_0120_reload|        scalar|
|arr_9_I_3_0122_reload       |   in|   24|     ap_none|                arr_9_I_3_0122_reload|        scalar|
|arr_9_Q_0_0_reload          |   in|   24|     ap_none|                   arr_9_Q_0_0_reload|        scalar|
|arr_9_Q_2_0124_reload       |   in|   24|     ap_none|                arr_9_Q_2_0124_reload|        scalar|
|arr_9_Q_1_0123_reload       |   in|   24|     ap_none|                arr_9_Q_1_0123_reload|        scalar|
|arr_9_Q_3_0125_reload       |   in|   24|     ap_none|                arr_9_Q_3_0125_reload|        scalar|
|arr_10_Q_1_0127_out         |  out|   24|      ap_vld|                  arr_10_Q_1_0127_out|       pointer|
|arr_10_Q_1_0127_out_ap_vld  |  out|    1|      ap_vld|                  arr_10_Q_1_0127_out|       pointer|
|arr_10_Q_0_0_out            |  out|   24|      ap_vld|                     arr_10_Q_0_0_out|       pointer|
|arr_10_Q_0_0_out_ap_vld     |  out|    1|      ap_vld|                     arr_10_Q_0_0_out|       pointer|
|arr_10_I_1_0126_out         |  out|   24|      ap_vld|                  arr_10_I_1_0126_out|       pointer|
|arr_10_I_1_0126_out_ap_vld  |  out|    1|      ap_vld|                  arr_10_I_1_0126_out|       pointer|
|arr_10_I_0_0_out            |  out|   24|      ap_vld|                     arr_10_I_0_0_out|       pointer|
|arr_10_I_0_0_out_ap_vld     |  out|    1|      ap_vld|                     arr_10_I_0_0_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

