{
    "code": "module TopModule (\n    input logic clk,  // Clock signal, positive edge triggered\n    input logic ar,   // Asynchronous reset signal, active high\n    input logic d,    // Data input signal\n    output logic q    // Data output signal (1-bit)\n);\n\nalways_ff @(posedge clk or posedge ar) begin\n    if (ar) begin\n        q <= 1'b0;  // Reset state\n    end else begin\n        q <= d;     // Capture data on positive clock edge\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}