library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Mem_TB is
end Mem_TB;

architecture Behavioral of Mem_TB is
    
    component Mem is
      Port (
        clock: in STD_LOGIC;
        ler: in STD_LOGIC;
        addr: in STD_LOGIC_VECTOR(2 downto 0);
        data_out: out STD_LOGIC_VECTOR(127 downto 0);
        valido: out STD_LOGIC
		);
    end component;
	 
	 signal clock: STD_LOGIC := '0';
    signal ler: STD_LOGIC := '0';
    signal addr: STD_LOGIC_VECTOR(2 downto 0);
    signal data_out: STD_LOGIC_VECTOR(127 downto 0);
    signal valido: STD_LOGIC;


begin
	instance_Mem: Mem port map (
        clock => clock,
        ler => ler,
        addro => addro,
        data_out => data_out,
        valido => valido
    );

    process
    begin
        clock <= not clock after 1 ns;
		  ler <= not ler after 5 ns;
        addr <= x"0", x"5" after 2 ns, x"3" after 8 ns;
    end process;

end Behavioral;
