<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">

<array name="PUNITS" offset="0x022400" stride="0x400" length="1" variants="GF100-">
	<reg32 offset="0x000" name="FUSE_CONTROL">
		<bitfield pos="11" name="FUSE_READOUT_ENABLE"/>
	</reg32>
	<reg32 offset="0x004" name="UNK004" access="r"/> <!-- 1 on GF108 -->
	<reg32 offset="0x008" name="UNK008"/> <!-- 32-bit -->
	<reg32 offset="0x00c" name="UNK00C"/> <!-- 32-bit; 2 on GF100, GF117, GF116, GK104, GK110B; 0 on GF108, GF119 -->
	<reg32 offset="0x018" name="UNK018" variants="GF100:GF108 GF110:GF119">
		<!-- corresponds to HWUNITS_0 UNK30 and UNK31 probably -->
		<bitfield low="30" high="31" name="UNK30"/> <!-- 3/3/0 -->
	</reg32>
	<reg32 offset="0x01c" name="PCI">
		<bitfield pos="0" name="PCIE_VERSION">
			<value value="0" name="1"/>
			<value value="1" name="2"/>
		</bitfield>
		<bitfield pos="1" name="PCI_CLASS">
			<value value="0" name="DISPLAY"/> <!-- 030000/030200 -->
			<value value="1" name="MULTIMEDIA"/> <!-- 048000 -->
		</bitfield>
		<bitfield pos="7" name="PCIE_SPEED">
			<value value="0" name="2P5GT"/>
			<value value="1" name="FULL"/> <!-- 5 or 8 -->
		</bitfield>
	</reg32>
	<reg32 offset="0x028" name="UNK028"/> <!-- 800/ffffffff/0 -->
	<reg32 offset="0x030" name="DESIGN_GPC_COUNT"/>
	<reg32 offset="0x034" name="DESIGN_TPC_PER_GPC_COUNT"/>
	<reg32 offset="0x038" name="DESIGN_PART_COUNT"/>
	<reg32 offset="0x03c" name="DESIGN_MC_COUNT" variants="GF108:GF110 GF119-"/>
	<reg32 offset="0x040" name="DESIGN_UNK_ZCULL_PER_GPC_COUNT" variants="GF108:GF110 GF119-"/>
	<reg32 offset="0x044" name="DESIGN_PCOPY_COUNT" variants="GF119-"/>
	<reg32 offset="0x048" name="DESIGN_CRTC_COUNT" variants="GF119-"/>
	<reg32 offset="0x048" name="DESIGN_UNK7_COUNT" variants="GM107-"/>
	<reg32 offset="0x100" name="HW_MISC_DISABLE" variants="GF100:GM107">
		<bitfield pos="0" name="PDISPLAY_PUNK1C3"/>
		<bitfield pos="1" name="PVDEC_PPPP"/>
		<bitfield pos="2" name="PVLD"/>
		<bitfield pos="3" name="PVENC" variants="GF119-"/> <!-- XXX: why is it on GF119? -->
		<bitfield pos="4" name="UNK4"/> <!-- affects UNK0 disable -->
		<bitfield low="8" high="11" name="PCOPY_MASK"/> <!-- 2 bits on GF100:GF108, 4 bits on GF108:GK104, 3 bits on GK104- -->
		<bitfield low="12" high="17" name="UNK12" variants="GK104-"/>
	</reg32>
	<reg32 offset="0x104" name="HW_GPC_DISABLE_MASK" variants="GF100:GM107"/>
	<reg32 offset="0x108" name="HW_TPC_DISABLE_MASK" length="8" variants="GF100:GM107"/>
	<reg32 offset="0x128" name="HW_UNK_ZCULL_DISABLE_MASK" length="8" variants="GF100:GM107"/>
	<reg32 offset="0x148" name="HW_PART_DISABLE_MASK" variants="GF100:GM107"/>
	<reg32 offset="0x14c" name="HW_UNK0_DISABLE_MASK" variants="GF100:GM107"/>
	<reg32 offset="0x150" name="HW_UNK1_DISABLE_MASK" variants="GF108:GM107"/>
	<reg32 offset="0x154" name="HW_MC_DISABLE_MASK" variants="GF100:GM107"/>
	<reg32 offset="0x158" name="HW_UNK3_DISABLE_MASK" variants="GF108:GM107"/>
	<reg32 offset="0x15c" name="HW_CRTC_DISABLE_MASK" variants="GF119:GM107"/>
	<reg32 offset="0x180" name="SW_MISC_DISABLE" variants="GF100:GM107">
		<bitfield pos="0" name="PDISPLAY_PUNK1C3"/>
		<bitfield pos="1" name="PVDEC_PPPP"/>
		<bitfield pos="2" name="PVLD"/>
		<bitfield pos="3" name="PVENC" variants="GF119-"/>
		<bitfield pos="4" name="UNK4"/>
		<bitfield low="8" high="11" name="PCOPY_MASK"/>
		<bitfield low="12" high="17" name="UNK12" variants="GK104-"/>
	</reg32>
	<reg32 offset="0x184" name="SW_GPC_DISABLE_MASK" variants="GF100:GM107"/>
	<reg32 offset="0x188" name="SW_TPC_DISABLE_MASK" length="8" variants="GF100:GM107"/>
	<reg32 offset="0x1a8" name="SW_UNK_ZCULL_DISABLE_MASK" length="8" variants="GF100:GM107"/>
	<reg32 offset="0x1c8" name="SW_PART_DISABLE_MASK" variants="GF100:GM107"/>
	<!-- the following two are tied to partitions -->
	<reg32 offset="0x1cc" name="SW_UNK0_DISABLE_MASK" variants="GF100:GM107"/> <!-- needs MISC_DISABLE.UNK4 set to be noticed --> <!-- 1 on GF119, 0 on GF108 and GK104? -->
	<reg32 offset="0x1d0" name="SW_UNK1_DISABLE_MASK" variants="GF108:GM107"/> <!-- 1 on GF119, 4 on GK104, 2 on GF108 -->
	<reg32 offset="0x1d4" name="SW_MC_DISABLE_MASK" variants="GF100:GM107"/> <!-- 6 on GF108??? -->
	<reg32 offset="0x1d8" name="SW_UNK3_DISABLE_MASK" variants="GF108:GM107"/> <!-- 8 on GF108, GF119 and GK104 -->
	<reg32 offset="0x1dc" name="SW_CRTC_DISABLE_MASK" variants="GF119:GM107"/>
</array>

</domain>

</database>
