// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _convDSPOpt_1_HH_
#define _convDSPOpt_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ultra_net_mul_mulbml.h"
#include "ultra_net_mul_muldMK.h"
#include "convDSPOpt_1_convdCI.h"
#include "convDSPOpt_1_convdDI.h"
#include "convDSPOpt_1_convdEI.h"
#include "convDSPOpt_1_convdFJ.h"
#include "convDSPOpt_1_convdGJ.h"
#include "convDSPOpt_1_convdHJ.h"
#include "convDSPOpt_1_convdIJ.h"
#include "convDSPOpt_1_convdJJ.h"
#include "convDSPOpt_1_convdKJ.h"
#include "convDSPOpt_1_convdLJ.h"

namespace ap_rtl {

struct convDSPOpt_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > vec_V_V_dout;
    sc_in< sc_logic > vec_V_V_empty_n;
    sc_out< sc_logic > vec_V_V_read;
    sc_out< sc_lv<16> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_in< sc_lv<32> > reps_dout;
    sc_in< sc_logic > reps_empty_n;
    sc_out< sc_logic > reps_read;


    // Module declarations
    convDSPOpt_1(sc_module_name name);
    SC_HAS_PROCESS(convDSPOpt_1);

    ~convDSPOpt_1();

    sc_trace_file* mVcdFile;

    convDSPOpt_1_convdCI* conv_7_inc_new_V_0_U;
    convDSPOpt_1_convdDI* conv_7_bias_new_V_0_U;
    convDSPOpt_1_convdEI* conv_7_inc_new_V_1_U;
    convDSPOpt_1_convdFJ* conv_7_bias_new_V_1_U;
    convDSPOpt_1_convdGJ* conv_7_w_new_V_0_2_U;
    convDSPOpt_1_convdHJ* conv_7_w_new_V_0_1_U;
    convDSPOpt_1_convdIJ* conv_7_w_new_V_0_0_U;
    convDSPOpt_1_convdJJ* conv_7_w_new_V_1_2_U;
    convDSPOpt_1_convdKJ* conv_7_w_new_V_1_1_U;
    convDSPOpt_1_convdLJ* conv_7_w_new_V_1_0_U;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U672;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U673;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U674;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U675;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U676;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U677;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U678;
    ultra_net_mul_mulbml<1,1,26,15,41>* ultra_net_mul_mulbml_U679;
    ultra_net_mul_muldMK<1,1,12,18,30>* ultra_net_mul_muldMK_U680;
    ultra_net_mul_muldMK<1,1,12,18,30>* ultra_net_mul_muldMK_U681;
    ultra_net_mul_muldMK<1,1,12,18,30>* ultra_net_mul_muldMK_U682;
    ultra_net_mul_muldMK<1,1,12,18,30>* ultra_net_mul_muldMK_U683;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > conv_7_inc_new_V_0_address0;
    sc_signal< sc_logic > conv_7_inc_new_V_0_ce0;
    sc_signal< sc_lv<12> > conv_7_inc_new_V_0_q0;
    sc_signal< sc_lv<5> > conv_7_inc_new_V_0_address1;
    sc_signal< sc_logic > conv_7_inc_new_V_0_ce1;
    sc_signal< sc_lv<12> > conv_7_inc_new_V_0_q1;
    sc_signal< sc_lv<5> > conv_7_bias_new_V_0_address0;
    sc_signal< sc_logic > conv_7_bias_new_V_0_ce0;
    sc_signal< sc_lv<21> > conv_7_bias_new_V_0_q0;
    sc_signal< sc_lv<5> > conv_7_bias_new_V_0_address1;
    sc_signal< sc_logic > conv_7_bias_new_V_0_ce1;
    sc_signal< sc_lv<21> > conv_7_bias_new_V_0_q1;
    sc_signal< sc_lv<5> > conv_7_inc_new_V_1_address0;
    sc_signal< sc_logic > conv_7_inc_new_V_1_ce0;
    sc_signal< sc_lv<12> > conv_7_inc_new_V_1_q0;
    sc_signal< sc_lv<5> > conv_7_inc_new_V_1_address1;
    sc_signal< sc_logic > conv_7_inc_new_V_1_ce1;
    sc_signal< sc_lv<12> > conv_7_inc_new_V_1_q1;
    sc_signal< sc_lv<5> > conv_7_bias_new_V_1_address0;
    sc_signal< sc_logic > conv_7_bias_new_V_1_ce0;
    sc_signal< sc_lv<22> > conv_7_bias_new_V_1_q0;
    sc_signal< sc_lv<5> > conv_7_bias_new_V_1_address1;
    sc_signal< sc_logic > conv_7_bias_new_V_1_ce1;
    sc_signal< sc_lv<22> > conv_7_bias_new_V_1_q1;
    sc_signal< sc_lv<11> > conv_7_w_new_V_0_2_address0;
    sc_signal< sc_logic > conv_7_w_new_V_0_2_ce0;
    sc_signal< sc_lv<16> > conv_7_w_new_V_0_2_q0;
    sc_signal< sc_lv<11> > conv_7_w_new_V_0_1_address0;
    sc_signal< sc_logic > conv_7_w_new_V_0_1_ce0;
    sc_signal< sc_lv<16> > conv_7_w_new_V_0_1_q0;
    sc_signal< sc_lv<11> > conv_7_w_new_V_0_0_address0;
    sc_signal< sc_logic > conv_7_w_new_V_0_0_ce0;
    sc_signal< sc_lv<16> > conv_7_w_new_V_0_0_q0;
    sc_signal< sc_lv<11> > conv_7_w_new_V_1_2_address0;
    sc_signal< sc_logic > conv_7_w_new_V_1_2_ce0;
    sc_signal< sc_lv<16> > conv_7_w_new_V_1_2_q0;
    sc_signal< sc_lv<11> > conv_7_w_new_V_1_1_address0;
    sc_signal< sc_logic > conv_7_w_new_V_1_1_ce0;
    sc_signal< sc_lv<16> > conv_7_w_new_V_1_1_q0;
    sc_signal< sc_lv<11> > conv_7_w_new_V_1_0_address0;
    sc_signal< sc_logic > conv_7_w_new_V_1_0_ce0;
    sc_signal< sc_lv<16> > conv_7_w_new_V_1_0_q0;
    sc_signal< sc_logic > vec_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2603;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2603_pp0_iter1_reg;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > o_out_reg_2748;
    sc_signal< sc_lv<1> > o_out_reg_2748_pp0_iter7_reg;
    sc_signal< sc_logic > reps_blk_n;
    sc_signal< sc_lv<47> > indvar_flatten145_reg_431;
    sc_signal< sc_lv<16> > indvar_flatten33_reg_442;
    sc_signal< sc_lv<6> > peIdx_0_i_reg_453;
    sc_signal< sc_lv<10> > indvar_flatten_reg_464;
    sc_signal< sc_lv<6> > infoldIdx_0_i_reg_475;
    sc_signal< sc_lv<5> > w_0_i_reg_486;
    sc_signal< sc_lv<32> > reps_read_reg_2566;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<47> > bound46_fu_537_p2;
    sc_signal< sc_lv<47> > bound46_reg_2572;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > trunc_ln404_fu_543_p1;
    sc_signal< sc_lv<5> > trunc_ln404_reg_2577;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln392_fu_555_p2;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2603_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2603_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2603_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln392_reg_2603_pp0_iter5_reg;
    sc_signal< sc_lv<47> > add_ln392_6_fu_560_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln393_fu_566_p2;
    sc_signal< sc_lv<1> > icmp_ln393_reg_2612;
    sc_signal< sc_lv<1> > icmp_ln393_reg_2612_pp0_iter1_reg;
    sc_signal< sc_lv<1> > xor_ln393_fu_580_p2;
    sc_signal< sc_lv<1> > xor_ln393_reg_2623;
    sc_signal< sc_lv<1> > and_ln393_22_fu_604_p2;
    sc_signal< sc_lv<1> > and_ln393_22_reg_2628;
    sc_signal< sc_lv<1> > and_ln393_22_reg_2628_pp0_iter1_reg;
    sc_signal< sc_lv<6> > peIdx_fu_610_p2;
    sc_signal< sc_lv<6> > peIdx_reg_2639;
    sc_signal< sc_lv<1> > or_ln393_fu_616_p2;
    sc_signal< sc_lv<1> > or_ln393_reg_2644;
    sc_signal< sc_lv<5> > trunc_ln404_6_fu_622_p1;
    sc_signal< sc_lv<5> > trunc_ln404_6_reg_2649;
    sc_signal< sc_lv<1> > or_ln393_6_fu_632_p2;
    sc_signal< sc_lv<1> > or_ln393_6_reg_2655;
    sc_signal< sc_lv<1> > and_ln393_24_fu_638_p2;
    sc_signal< sc_lv<1> > and_ln393_24_reg_2660;
    sc_signal< sc_lv<6> > select_ln393_133_fu_644_p3;
    sc_signal< sc_lv<6> > select_ln399_fu_664_p3;
    sc_signal< sc_lv<6> > select_ln399_reg_2671;
    sc_signal< sc_lv<6> > select_ln399_reg_2671_pp0_iter1_reg;
    sc_signal< sc_lv<6> > select_ln399_reg_2671_pp0_iter2_reg;
    sc_signal< sc_lv<6> > select_ln399_reg_2671_pp0_iter3_reg;
    sc_signal< sc_lv<6> > select_ln399_reg_2671_pp0_iter4_reg;
    sc_signal< sc_lv<6> > infoldIdx_fu_672_p2;
    sc_signal< sc_lv<10> > select_ln394_6_fu_684_p3;
    sc_signal< sc_lv<16> > select_ln393_134_fu_698_p3;
    sc_signal< sc_lv<12> > conv_7_inc_new_V_0_l_reg_2693;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<21> > conv_7_bias_new_V_0_1_reg_2698;
    sc_signal< sc_lv<12> > conv_7_inc_new_V_1_l_reg_2703;
    sc_signal< sc_lv<22> > conv_7_bias_new_V_1_1_reg_2708;
    sc_signal< sc_lv<21> > add_ln1353_fu_734_p2;
    sc_signal< sc_lv<21> > add_ln1353_reg_2713;
    sc_signal< sc_lv<22> > add_ln1353_28_fu_740_p2;
    sc_signal< sc_lv<22> > add_ln1353_28_reg_2718;
    sc_signal< sc_lv<5> > select_ln394_fu_837_p3;
    sc_signal< sc_lv<1> > o_out_fu_852_p2;
    sc_signal< sc_lv<1> > o_out_reg_2748_pp0_iter2_reg;
    sc_signal< sc_lv<1> > o_out_reg_2748_pp0_iter3_reg;
    sc_signal< sc_lv<1> > o_out_reg_2748_pp0_iter4_reg;
    sc_signal< sc_lv<1> > o_out_reg_2748_pp0_iter5_reg;
    sc_signal< sc_lv<1> > o_out_reg_2748_pp0_iter6_reg;
    sc_signal< sc_lv<12> > select_ln393_127_fu_914_p3;
    sc_signal< sc_lv<12> > select_ln393_127_reg_2782;
    sc_signal< sc_lv<12> > select_ln393_127_reg_2782_pp0_iter3_reg;
    sc_signal< sc_lv<12> > select_ln393_127_reg_2782_pp0_iter4_reg;
    sc_signal< sc_lv<12> > select_ln393_127_reg_2782_pp0_iter5_reg;
    sc_signal< sc_lv<21> > select_ln393_128_fu_921_p3;
    sc_signal< sc_lv<21> > select_ln393_128_reg_2787;
    sc_signal< sc_lv<21> > select_ln393_128_reg_2787_pp0_iter3_reg;
    sc_signal< sc_lv<21> > select_ln393_128_reg_2787_pp0_iter4_reg;
    sc_signal< sc_lv<21> > select_ln393_128_reg_2787_pp0_iter5_reg;
    sc_signal< sc_lv<21> > select_ln393_128_reg_2787_pp0_iter6_reg;
    sc_signal< sc_lv<21> > select_ln393_129_fu_934_p3;
    sc_signal< sc_lv<21> > select_ln393_129_reg_2792;
    sc_signal< sc_lv<21> > select_ln393_129_reg_2792_pp0_iter3_reg;
    sc_signal< sc_lv<21> > select_ln393_129_reg_2792_pp0_iter4_reg;
    sc_signal< sc_lv<21> > select_ln393_129_reg_2792_pp0_iter5_reg;
    sc_signal< sc_lv<21> > select_ln393_129_reg_2792_pp0_iter6_reg;
    sc_signal< sc_lv<12> > select_ln393_130_fu_941_p3;
    sc_signal< sc_lv<12> > select_ln393_130_reg_2797;
    sc_signal< sc_lv<12> > select_ln393_130_reg_2797_pp0_iter3_reg;
    sc_signal< sc_lv<12> > select_ln393_130_reg_2797_pp0_iter4_reg;
    sc_signal< sc_lv<12> > select_ln393_130_reg_2797_pp0_iter5_reg;
    sc_signal< sc_lv<22> > select_ln393_131_fu_948_p3;
    sc_signal< sc_lv<22> > select_ln393_131_reg_2802;
    sc_signal< sc_lv<22> > select_ln393_131_reg_2802_pp0_iter3_reg;
    sc_signal< sc_lv<22> > select_ln393_131_reg_2802_pp0_iter4_reg;
    sc_signal< sc_lv<22> > select_ln393_131_reg_2802_pp0_iter5_reg;
    sc_signal< sc_lv<22> > select_ln393_131_reg_2802_pp0_iter6_reg;
    sc_signal< sc_lv<22> > select_ln393_132_fu_961_p3;
    sc_signal< sc_lv<22> > select_ln393_132_reg_2807;
    sc_signal< sc_lv<22> > select_ln393_132_reg_2807_pp0_iter3_reg;
    sc_signal< sc_lv<22> > select_ln393_132_reg_2807_pp0_iter4_reg;
    sc_signal< sc_lv<22> > select_ln393_132_reg_2807_pp0_iter5_reg;
    sc_signal< sc_lv<22> > select_ln393_132_reg_2807_pp0_iter6_reg;
    sc_signal< sc_lv<4> > trunc_ln647_fu_968_p1;
    sc_signal< sc_lv<4> > trunc_ln647_reg_2812;
    sc_signal< sc_lv<4> > p_Result_78_i_i_reg_2817;
    sc_signal< sc_lv<4> > p_Result_1_i_i_reg_2822;
    sc_signal< sc_lv<4> > p_Result_78_1_i_i_reg_2827;
    sc_signal< sc_lv<4> > p_Result_2_i_i_reg_2832;
    sc_signal< sc_lv<4> > p_Result_78_2_i_i_reg_2837;
    sc_signal< sc_lv<4> > p_Result_3_i_i_reg_2842;
    sc_signal< sc_lv<4> > p_Result_78_3_i_i_reg_2847;
    sc_signal< sc_lv<26> > wpacks_0_0_V_fu_1088_p2;
    sc_signal< sc_lv<26> > wpacks_0_0_V_reg_2852;
    sc_signal< sc_lv<26> > wpacks_0_1_V_fu_1158_p2;
    sc_signal< sc_lv<26> > wpacks_0_1_V_reg_2857;
    sc_signal< sc_lv<26> > wpacks_0_2_V_fu_1228_p2;
    sc_signal< sc_lv<26> > wpacks_0_2_V_reg_2862;
    sc_signal< sc_lv<26> > wpacks_0_3_V_fu_1298_p2;
    sc_signal< sc_lv<26> > wpacks_0_3_V_reg_2867;
    sc_signal< sc_lv<26> > wpacks_1_0_V_fu_1350_p2;
    sc_signal< sc_lv<26> > wpacks_1_0_V_reg_2872;
    sc_signal< sc_lv<26> > wpacks_1_1_V_fu_1420_p2;
    sc_signal< sc_lv<26> > wpacks_1_1_V_reg_2877;
    sc_signal< sc_lv<26> > wpacks_1_2_V_fu_1490_p2;
    sc_signal< sc_lv<26> > wpacks_1_2_V_reg_2882;
    sc_signal< sc_lv<26> > wpacks_1_3_V_fu_1560_p2;
    sc_signal< sc_lv<26> > wpacks_1_3_V_reg_2887;
    sc_signal< sc_lv<41> > mul_ln1352_fu_2438_p2;
    sc_signal< sc_lv<41> > mul_ln1352_reg_2892;
    sc_signal< sc_lv<41> > mul_ln1352_41_fu_2445_p2;
    sc_signal< sc_lv<41> > mul_ln1352_41_reg_2897;
    sc_signal< sc_lv<21> > trunc_ln700_fu_1612_p1;
    sc_signal< sc_lv<21> > trunc_ln700_reg_2902;
    sc_signal< sc_lv<21> > trunc_ln700_102_fu_1615_p1;
    sc_signal< sc_lv<21> > trunc_ln700_102_reg_2907;
    sc_signal< sc_lv<41> > mul_ln1352_42_fu_2452_p2;
    sc_signal< sc_lv<41> > mul_ln1352_42_reg_2912;
    sc_signal< sc_lv<21> > trunc_ln700_103_fu_1625_p1;
    sc_signal< sc_lv<21> > trunc_ln700_103_reg_2917;
    sc_signal< sc_lv<41> > mul_ln1352_43_fu_2459_p2;
    sc_signal< sc_lv<41> > mul_ln1352_43_reg_2922;
    sc_signal< sc_lv<21> > trunc_ln700_104_fu_1635_p1;
    sc_signal< sc_lv<21> > trunc_ln700_104_reg_2927;
    sc_signal< sc_lv<41> > mul_ln1352_44_fu_2466_p2;
    sc_signal< sc_lv<41> > mul_ln1352_44_reg_2932;
    sc_signal< sc_lv<41> > mul_ln1352_45_fu_2473_p2;
    sc_signal< sc_lv<41> > mul_ln1352_45_reg_2937;
    sc_signal< sc_lv<21> > trunc_ln700_105_fu_1644_p1;
    sc_signal< sc_lv<21> > trunc_ln700_105_reg_2942;
    sc_signal< sc_lv<21> > trunc_ln700_106_fu_1647_p1;
    sc_signal< sc_lv<21> > trunc_ln700_106_reg_2947;
    sc_signal< sc_lv<41> > mul_ln1352_46_fu_2480_p2;
    sc_signal< sc_lv<41> > mul_ln1352_46_reg_2952;
    sc_signal< sc_lv<21> > trunc_ln700_107_fu_1653_p1;
    sc_signal< sc_lv<21> > trunc_ln700_107_reg_2957;
    sc_signal< sc_lv<41> > mul_ln1352_47_fu_2487_p2;
    sc_signal< sc_lv<41> > mul_ln1352_47_reg_2962;
    sc_signal< sc_lv<21> > trunc_ln700_108_fu_1659_p1;
    sc_signal< sc_lv<21> > trunc_ln700_108_reg_2967;
    sc_signal< sc_lv<42> > add_ln700_fu_1668_p2;
    sc_signal< sc_lv<42> > add_ln700_reg_2972;
    sc_signal< sc_lv<42> > add_ln700_115_fu_1684_p2;
    sc_signal< sc_lv<42> > add_ln700_115_reg_2978;
    sc_signal< sc_lv<1> > tmp_74_reg_2984;
    sc_signal< sc_lv<42> > add_ln700_79_fu_1714_p2;
    sc_signal< sc_lv<42> > add_ln700_79_reg_2989;
    sc_signal< sc_lv<42> > add_ln700_123_fu_1730_p2;
    sc_signal< sc_lv<42> > add_ln700_123_reg_2995;
    sc_signal< sc_lv<1> > tmp_77_reg_3001;
    sc_signal< sc_lv<18> > firPartialRes0_V_0_3_6_reg_3006;
    sc_signal< sc_lv<18> > firPartialRes0_V_1_3_6_reg_3011;
    sc_signal< sc_lv<18> > firPartialRes1_0_V_s_reg_3016;
    sc_signal< sc_lv<18> > firPartialRes1_1_V_s_reg_3021;
    sc_signal< sc_lv<1> > o_clear_fu_1778_p2;
    sc_signal< sc_lv<1> > o_clear_reg_3026;
    sc_signal< sc_lv<11> > add_ln78_22_fu_1844_p2;
    sc_signal< sc_lv<11> > add_ln78_22_reg_3034;
    sc_signal< sc_lv<10> > tmp_reg_3039;
    sc_signal< sc_lv<1> > tmp_76_reg_3044;
    sc_signal< sc_lv<18> > add_ln398_fu_1884_p2;
    sc_signal< sc_lv<18> > add_ln398_reg_3049;
    sc_signal< sc_lv<18> > outPartialArr0_0_V_fu_1898_p2;
    sc_signal< sc_lv<18> > outPartialArr0_0_V_reg_3054;
    sc_signal< sc_lv<11> > add_ln78_25_fu_1965_p2;
    sc_signal< sc_lv<11> > add_ln78_25_reg_3059;
    sc_signal< sc_lv<10> > tmp_s_reg_3064;
    sc_signal< sc_lv<1> > tmp_79_reg_3069;
    sc_signal< sc_lv<18> > add_ln398_4_fu_2005_p2;
    sc_signal< sc_lv<18> > add_ln398_4_reg_3074;
    sc_signal< sc_lv<18> > outPartialArr0_1_V_fu_2019_p2;
    sc_signal< sc_lv<18> > outPartialArr0_1_V_reg_3079;
    sc_signal< sc_lv<30> > ret_V_fu_2494_p2;
    sc_signal< sc_lv<30> > ret_V_reg_3084;
    sc_signal< sc_lv<30> > ret_V_85_fu_2500_p2;
    sc_signal< sc_lv<30> > ret_V_85_reg_3090;
    sc_signal< sc_lv<30> > ret_V_88_fu_2506_p2;
    sc_signal< sc_lv<30> > ret_V_88_reg_3096;
    sc_signal< sc_lv<30> > ret_V_91_fu_2512_p2;
    sc_signal< sc_lv<30> > ret_V_91_reg_3102;
    sc_signal< sc_lv<4> > res_V_fu_2235_p3;
    sc_signal< sc_lv<4> > res_V_reg_3108;
    sc_signal< sc_lv<4> > res_V_17_fu_2297_p3;
    sc_signal< sc_lv<4> > res_V_17_reg_3113;
    sc_signal< sc_lv<4> > res_V_18_fu_2359_p3;
    sc_signal< sc_lv<4> > res_V_18_reg_3118;
    sc_signal< sc_lv<4> > res_V_19_fu_2421_p3;
    sc_signal< sc_lv<4> > res_V_19_reg_3123;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<64> > zext_ln458_fu_547_p1;
    sc_signal< sc_lv<64> > zext_ln458_6_fu_806_p1;
    sc_signal< sc_lv<64> > zext_ln404_4_fu_868_p1;
    sc_signal< sc_lv<18> > firPartialRes0_V_0_3_fu_202;
    sc_signal< sc_lv<18> > select_ln398_17_fu_2080_p3;
    sc_signal< sc_lv<18> > ap_sig_allocacmp_firPartialRes0_V_0_3_6;
    sc_signal< sc_lv<18> > firPartialRes0_V_1_3_fu_206;
    sc_signal< sc_lv<18> > select_ln398_21_fu_2123_p3;
    sc_signal< sc_lv<18> > ap_sig_allocacmp_firPartialRes0_V_1_3_6;
    sc_signal< sc_lv<18> > firPartialRes1_0_V_6_fu_210;
    sc_signal< sc_lv<18> > firPartialRes1_0_V_fu_2087_p3;
    sc_signal< sc_lv<18> > ap_sig_allocacmp_firPartialRes1_0_V_s;
    sc_signal< sc_lv<18> > firPartialRes1_1_V_6_fu_214;
    sc_signal< sc_lv<18> > firPartialRes1_1_V_fu_2130_p3;
    sc_signal< sc_lv<18> > ap_sig_allocacmp_firPartialRes1_1_V_s;
    sc_signal< sc_lv<18> > outPartialArr0_0_V_6_fu_218;
    sc_signal< sc_lv<18> > outPartialArr0_1_V_6_fu_222;
    sc_signal< sc_lv<18> > outPartialArr1_V_0_3_fu_226;
    sc_signal< sc_lv<18> > outPartialArr1_V_1_3_fu_230;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > shl_ln392_6_fu_502_p2;
    sc_signal< sc_lv<32> > shl_ln392_fu_497_p2;
    sc_signal< sc_lv<32> > add_ln392_fu_507_p2;
    sc_signal< sc_lv<46> > tmp_104_fu_513_p3;
    sc_signal< sc_lv<41> > tmp_105_fu_525_p3;
    sc_signal< sc_lv<47> > p_shl232_fu_533_p1;
    sc_signal< sc_lv<47> > p_shl_fu_521_p1;
    sc_signal< sc_lv<1> > icmp_ln395_fu_586_p2;
    sc_signal< sc_lv<1> > icmp_ln394_fu_598_p2;
    sc_signal< sc_lv<6> > select_ln393_fu_572_p3;
    sc_signal< sc_lv<1> > xor_ln393_6_fu_626_p2;
    sc_signal< sc_lv<1> > and_ln393_21_fu_592_p2;
    sc_signal< sc_lv<1> > or_ln399_fu_652_p2;
    sc_signal< sc_lv<1> > or_ln399_6_fu_658_p2;
    sc_signal< sc_lv<10> > add_ln394_6_fu_678_p2;
    sc_signal< sc_lv<16> > add_ln393_6_fu_692_p2;
    sc_signal< sc_lv<11> > shl_ln_fu_706_p3;
    sc_signal< sc_lv<9> > shl_ln404_2_fu_717_p3;
    sc_signal< sc_lv<12> > zext_ln404_fu_713_p1;
    sc_signal< sc_lv<12> > zext_ln404_3_fu_724_p1;
    sc_signal< sc_lv<12> > sub_ln404_fu_728_p2;
    sc_signal< sc_lv<1> > icmp_ln399_fu_753_p2;
    sc_signal< sc_lv<11> > shl_ln404_mid1_fu_771_p3;
    sc_signal< sc_lv<9> > shl_ln404_2_mid1_fu_782_p3;
    sc_signal< sc_lv<12> > zext_ln404_15_fu_778_p1;
    sc_signal< sc_lv<12> > zext_ln404_16_fu_789_p1;
    sc_signal< sc_lv<12> > sub_ln404_6_fu_793_p2;
    sc_signal< sc_lv<12> > select_ln393_118_fu_746_p3;
    sc_signal< sc_lv<1> > and_ln393_fu_759_p2;
    sc_signal< sc_lv<5> > select_ln393_125_fu_764_p3;
    sc_signal< sc_lv<5> > w_fu_818_p2;
    sc_signal< sc_lv<1> > icmp_ln399_9_fu_824_p2;
    sc_signal< sc_lv<1> > and_ln393_23_fu_813_p2;
    sc_signal< sc_lv<1> > icmp_ln399_2_fu_847_p2;
    sc_signal< sc_lv<1> > select_ln399_6_fu_830_p3;
    sc_signal< sc_lv<12> > select_ln393_126_fu_799_p3;
    sc_signal< sc_lv<12> > zext_ln395_fu_844_p1;
    sc_signal< sc_lv<12> > add_ln404_fu_858_p2;
    sc_signal< sc_lv<32> > sext_ln404_fu_864_p1;
    sc_signal< sc_lv<12> > select_ln393_119_fu_878_p3;
    sc_signal< sc_lv<21> > select_ln393_120_fu_884_p3;
    sc_signal< sc_lv<21> > add_ln1353_57_fu_928_p2;
    sc_signal< sc_lv<21> > select_ln393_121_fu_890_p3;
    sc_signal< sc_lv<12> > select_ln393_122_fu_896_p3;
    sc_signal< sc_lv<22> > select_ln393_123_fu_902_p3;
    sc_signal< sc_lv<22> > add_ln1353_58_fu_955_p2;
    sc_signal< sc_lv<22> > select_ln393_124_fu_908_p3;
    sc_signal< sc_lv<4> > trunc_ln68_fu_1046_p1;
    sc_signal< sc_lv<4> > trunc_ln68_14_fu_1058_p1;
    sc_signal< sc_lv<15> > shl_ln68_73_fu_1062_p3;
    sc_signal< sc_lv<4> > trunc_ln647_25_fu_1042_p1;
    sc_signal< sc_lv<16> > sext_ln68_fu_1070_p1;
    sc_signal< sc_lv<16> > sext_ln68_133_fu_1074_p1;
    sc_signal< sc_lv<16> > add_ln68_fu_1078_p2;
    sc_signal< sc_lv<26> > shl_ln2_fu_1050_p3;
    sc_signal< sc_lv<26> > sext_ln68_134_fu_1084_p1;
    sc_signal< sc_lv<4> > tmp_106_fu_1104_p4;
    sc_signal< sc_lv<4> > tmp_107_fu_1122_p4;
    sc_signal< sc_lv<15> > shl_ln68_75_fu_1132_p3;
    sc_signal< sc_lv<4> > p_Result_1_i8_i_fu_1094_p4;
    sc_signal< sc_lv<16> > sext_ln68_135_fu_1140_p1;
    sc_signal< sc_lv<16> > sext_ln68_136_fu_1144_p1;
    sc_signal< sc_lv<16> > add_ln68_47_fu_1148_p2;
    sc_signal< sc_lv<26> > shl_ln68_74_fu_1114_p3;
    sc_signal< sc_lv<26> > sext_ln68_137_fu_1154_p1;
    sc_signal< sc_lv<4> > tmp_108_fu_1174_p4;
    sc_signal< sc_lv<4> > tmp_109_fu_1192_p4;
    sc_signal< sc_lv<15> > shl_ln68_77_fu_1202_p3;
    sc_signal< sc_lv<4> > p_Result_2_i9_i_fu_1164_p4;
    sc_signal< sc_lv<16> > sext_ln68_138_fu_1210_p1;
    sc_signal< sc_lv<16> > sext_ln68_139_fu_1214_p1;
    sc_signal< sc_lv<16> > add_ln68_49_fu_1218_p2;
    sc_signal< sc_lv<26> > shl_ln68_76_fu_1184_p3;
    sc_signal< sc_lv<26> > sext_ln68_140_fu_1224_p1;
    sc_signal< sc_lv<4> > tmp_110_fu_1244_p4;
    sc_signal< sc_lv<4> > tmp_111_fu_1262_p4;
    sc_signal< sc_lv<15> > shl_ln68_79_fu_1272_p3;
    sc_signal< sc_lv<4> > p_Result_3_i10_i_fu_1234_p4;
    sc_signal< sc_lv<16> > sext_ln68_141_fu_1280_p1;
    sc_signal< sc_lv<16> > sext_ln68_142_fu_1284_p1;
    sc_signal< sc_lv<16> > add_ln68_51_fu_1288_p2;
    sc_signal< sc_lv<26> > shl_ln68_78_fu_1254_p3;
    sc_signal< sc_lv<26> > sext_ln68_143_fu_1294_p1;
    sc_signal< sc_lv<4> > trunc_ln68_15_fu_1308_p1;
    sc_signal< sc_lv<4> > trunc_ln68_16_fu_1320_p1;
    sc_signal< sc_lv<15> > shl_ln68_81_fu_1324_p3;
    sc_signal< sc_lv<4> > trunc_ln647_26_fu_1304_p1;
    sc_signal< sc_lv<16> > sext_ln68_144_fu_1332_p1;
    sc_signal< sc_lv<16> > sext_ln68_145_fu_1336_p1;
    sc_signal< sc_lv<16> > add_ln68_53_fu_1340_p2;
    sc_signal< sc_lv<26> > shl_ln68_80_fu_1312_p3;
    sc_signal< sc_lv<26> > sext_ln68_146_fu_1346_p1;
    sc_signal< sc_lv<4> > tmp_112_fu_1366_p4;
    sc_signal< sc_lv<4> > tmp_113_fu_1384_p4;
    sc_signal< sc_lv<15> > shl_ln68_s_fu_1394_p3;
    sc_signal< sc_lv<4> > p_Result_1_i25_i_fu_1356_p4;
    sc_signal< sc_lv<16> > sext_ln68_147_fu_1402_p1;
    sc_signal< sc_lv<16> > sext_ln68_148_fu_1406_p1;
    sc_signal< sc_lv<16> > add_ln68_55_fu_1410_p2;
    sc_signal< sc_lv<26> > shl_ln68_82_fu_1376_p3;
    sc_signal< sc_lv<26> > sext_ln68_149_fu_1416_p1;
    sc_signal< sc_lv<4> > tmp_114_fu_1436_p4;
    sc_signal< sc_lv<4> > tmp_115_fu_1454_p4;
    sc_signal< sc_lv<15> > shl_ln68_84_fu_1464_p3;
    sc_signal< sc_lv<4> > p_Result_2_i35_i_fu_1426_p4;
    sc_signal< sc_lv<16> > sext_ln68_150_fu_1472_p1;
    sc_signal< sc_lv<16> > sext_ln68_151_fu_1476_p1;
    sc_signal< sc_lv<16> > add_ln68_57_fu_1480_p2;
    sc_signal< sc_lv<26> > shl_ln68_83_fu_1446_p3;
    sc_signal< sc_lv<26> > sext_ln68_152_fu_1486_p1;
    sc_signal< sc_lv<4> > tmp_116_fu_1506_p4;
    sc_signal< sc_lv<4> > tmp_117_fu_1524_p4;
    sc_signal< sc_lv<15> > shl_ln68_86_fu_1534_p3;
    sc_signal< sc_lv<4> > p_Result_3_i45_i_fu_1496_p4;
    sc_signal< sc_lv<16> > sext_ln68_153_fu_1542_p1;
    sc_signal< sc_lv<16> > sext_ln68_154_fu_1546_p1;
    sc_signal< sc_lv<16> > add_ln68_59_fu_1550_p2;
    sc_signal< sc_lv<26> > shl_ln68_85_fu_1516_p3;
    sc_signal< sc_lv<26> > sext_ln68_155_fu_1556_p1;
    sc_signal< sc_lv<15> > ipack_0_V_fu_1566_p4;
    sc_signal< sc_lv<15> > ipack_1_V_fu_1574_p4;
    sc_signal< sc_lv<15> > ipack_2_V_fu_1582_p4;
    sc_signal< sc_lv<15> > ipack_3_V_fu_1590_p4;
    sc_signal< sc_lv<42> > sext_ln700_fu_1665_p1;
    sc_signal< sc_lv<42> > sext_ln215_51_fu_1662_p1;
    sc_signal< sc_lv<42> > sext_ln700_83_fu_1674_p1;
    sc_signal< sc_lv<42> > sext_ln700_84_fu_1681_p1;
    sc_signal< sc_lv<21> > add_ln700_119_fu_1690_p2;
    sc_signal< sc_lv<21> > add_ln700_114_fu_1677_p2;
    sc_signal< sc_lv<21> > add_ln700_120_fu_1694_p2;
    sc_signal< sc_lv<42> > sext_ln700_86_fu_1711_p1;
    sc_signal< sc_lv<42> > sext_ln215_56_fu_1708_p1;
    sc_signal< sc_lv<42> > sext_ln700_88_fu_1720_p1;
    sc_signal< sc_lv<42> > sext_ln700_89_fu_1727_p1;
    sc_signal< sc_lv<21> > add_ln700_127_fu_1736_p2;
    sc_signal< sc_lv<21> > add_ln700_122_fu_1723_p2;
    sc_signal< sc_lv<21> > add_ln700_128_fu_1740_p2;
    sc_signal< sc_lv<43> > sext_ln700_85_fu_1786_p1;
    sc_signal< sc_lv<43> > sext_ln700_82_fu_1783_p1;
    sc_signal< sc_lv<42> > add_ln700_116_fu_1789_p2;
    sc_signal< sc_lv<11> > p_Result_i_i_i_i2_s_fu_1803_p4;
    sc_signal< sc_lv<11> > zext_ln78_fu_1813_p1;
    sc_signal< sc_lv<1> > tmp_75_fu_1832_p3;
    sc_signal< sc_lv<11> > p_Result_i_i_i_i4_s_fu_1822_p4;
    sc_signal< sc_lv<11> > zext_ln78_22_fu_1840_p1;
    sc_signal< sc_lv<43> > add_ln700_75_fu_1793_p2;
    sc_signal< sc_lv<11> > trunc_ln647_27_fu_1799_p1;
    sc_signal< sc_lv<11> > add_ln78_fu_1816_p2;
    sc_signal< sc_lv<18> > select_ln398_fu_1876_p3;
    sc_signal< sc_lv<18> > sext_ln68_157_fu_1872_p1;
    sc_signal< sc_lv<18> > select_ln398_16_fu_1890_p3;
    sc_signal< sc_lv<18> > sext_ln68_156_fu_1868_p1;
    sc_signal< sc_lv<43> > sext_ln700_90_fu_1907_p1;
    sc_signal< sc_lv<43> > sext_ln700_87_fu_1904_p1;
    sc_signal< sc_lv<42> > add_ln700_124_fu_1910_p2;
    sc_signal< sc_lv<11> > p_Result_i_i_i_i2_4_fu_1924_p4;
    sc_signal< sc_lv<11> > zext_ln78_24_fu_1934_p1;
    sc_signal< sc_lv<1> > tmp_78_fu_1953_p3;
    sc_signal< sc_lv<11> > p_Result_i_i_i_i4_4_fu_1943_p4;
    sc_signal< sc_lv<11> > zext_ln78_25_fu_1961_p1;
    sc_signal< sc_lv<43> > add_ln700_81_fu_1914_p2;
    sc_signal< sc_lv<11> > trunc_ln647_28_fu_1920_p1;
    sc_signal< sc_lv<11> > add_ln78_24_fu_1937_p2;
    sc_signal< sc_lv<18> > select_ln398_19_fu_1997_p3;
    sc_signal< sc_lv<18> > sext_ln68_161_fu_1993_p1;
    sc_signal< sc_lv<18> > select_ln398_20_fu_2011_p3;
    sc_signal< sc_lv<18> > sext_ln68_160_fu_1989_p1;
    sc_signal< sc_lv<11> > sext_ln647_fu_2051_p1;
    sc_signal< sc_lv<11> > zext_ln78_23_fu_2054_p1;
    sc_signal< sc_lv<11> > add_ln78_23_fu_2057_p2;
    sc_signal< sc_lv<18> > firPartialRes0_0_V_fu_2063_p1;
    sc_signal< sc_lv<18> > sext_ln68_159_fu_2066_p1;
    sc_signal< sc_lv<18> > firPartialRes0_0_V_6_fu_2070_p2;
    sc_signal< sc_lv<18> > add_ln700_78_fu_2075_p2;
    sc_signal< sc_lv<11> > sext_ln647_12_fu_2094_p1;
    sc_signal< sc_lv<11> > zext_ln78_26_fu_2097_p1;
    sc_signal< sc_lv<11> > add_ln78_26_fu_2100_p2;
    sc_signal< sc_lv<18> > firPartialRes0_1_V_fu_2106_p1;
    sc_signal< sc_lv<18> > sext_ln68_163_fu_2109_p1;
    sc_signal< sc_lv<18> > firPartialRes0_1_V_6_fu_2113_p2;
    sc_signal< sc_lv<18> > add_ln700_84_fu_2118_p2;
    sc_signal< sc_lv<31> > sext_ln393_fu_2169_p1;
    sc_signal< sc_lv<31> > sext_ln1352_fu_2181_p1;
    sc_signal< sc_lv<31> > ret_V_94_fu_2184_p2;
    sc_signal< sc_lv<30> > sext_ln393_19_fu_2172_p1;
    sc_signal< sc_lv<30> > ret_V_84_fu_2196_p2;
    sc_signal< sc_lv<11> > tmp_80_fu_2201_p4;
    sc_signal< sc_lv<1> > icmp_ln895_59_fu_2211_p2;
    sc_signal< sc_lv<4> > trunc_ln_fu_2217_p4;
    sc_signal< sc_lv<1> > icmp_ln895_fu_2190_p2;
    sc_signal< sc_lv<4> > select_ln192_fu_2227_p3;
    sc_signal< sc_lv<31> > sext_ln1352_6_fu_2243_p1;
    sc_signal< sc_lv<31> > ret_V_95_fu_2246_p2;
    sc_signal< sc_lv<30> > ret_V_87_fu_2258_p2;
    sc_signal< sc_lv<11> > tmp_81_fu_2263_p4;
    sc_signal< sc_lv<1> > icmp_ln895_60_fu_2273_p2;
    sc_signal< sc_lv<4> > trunc_ln214_8_fu_2279_p4;
    sc_signal< sc_lv<1> > icmp_ln895_46_fu_2252_p2;
    sc_signal< sc_lv<4> > select_ln192_8_fu_2289_p3;
    sc_signal< sc_lv<31> > sext_ln393_20_fu_2175_p1;
    sc_signal< sc_lv<31> > sext_ln1352_7_fu_2305_p1;
    sc_signal< sc_lv<31> > ret_V_96_fu_2308_p2;
    sc_signal< sc_lv<30> > sext_ln393_21_fu_2178_p1;
    sc_signal< sc_lv<30> > ret_V_90_fu_2320_p2;
    sc_signal< sc_lv<11> > tmp_82_fu_2325_p4;
    sc_signal< sc_lv<1> > icmp_ln895_61_fu_2335_p2;
    sc_signal< sc_lv<4> > trunc_ln214_9_fu_2341_p4;
    sc_signal< sc_lv<1> > icmp_ln895_48_fu_2314_p2;
    sc_signal< sc_lv<4> > select_ln192_9_fu_2351_p3;
    sc_signal< sc_lv<31> > sext_ln1352_8_fu_2367_p1;
    sc_signal< sc_lv<31> > ret_V_97_fu_2370_p2;
    sc_signal< sc_lv<30> > ret_V_93_fu_2382_p2;
    sc_signal< sc_lv<11> > tmp_83_fu_2387_p4;
    sc_signal< sc_lv<1> > icmp_ln895_62_fu_2397_p2;
    sc_signal< sc_lv<4> > trunc_ln214_s_fu_2403_p4;
    sc_signal< sc_lv<1> > icmp_ln895_50_fu_2376_p2;
    sc_signal< sc_lv<4> > select_ln192_10_fu_2413_p3;
    sc_signal< sc_lv<15> > mul_ln1352_fu_2438_p1;
    sc_signal< sc_lv<41> > zext_ln215_fu_1601_p1;
    sc_signal< sc_lv<15> > mul_ln1352_41_fu_2445_p1;
    sc_signal< sc_lv<41> > zext_ln215_36_fu_1608_p1;
    sc_signal< sc_lv<15> > mul_ln1352_42_fu_2452_p1;
    sc_signal< sc_lv<41> > zext_ln215_37_fu_1621_p1;
    sc_signal< sc_lv<15> > mul_ln1352_43_fu_2459_p1;
    sc_signal< sc_lv<41> > zext_ln215_38_fu_1631_p1;
    sc_signal< sc_lv<15> > mul_ln1352_44_fu_2466_p1;
    sc_signal< sc_lv<15> > mul_ln1352_45_fu_2473_p1;
    sc_signal< sc_lv<15> > mul_ln1352_46_fu_2480_p1;
    sc_signal< sc_lv<15> > mul_ln1352_47_fu_2487_p1;
    sc_signal< sc_lv<12> > ret_V_fu_2494_p0;
    sc_signal< sc_lv<30> > zext_ln393_fu_2045_p1;
    sc_signal< sc_lv<12> > ret_V_85_fu_2500_p0;
    sc_signal< sc_lv<12> > ret_V_88_fu_2506_p0;
    sc_signal< sc_lv<30> > zext_ln393_14_fu_2048_p1;
    sc_signal< sc_lv<12> > ret_V_91_fu_2512_p0;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<47> ap_const_lv47_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<47> ap_const_lv47_1;
    static const sc_lv<16> ap_const_lv16_4200;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<10> ap_const_lv10_210;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<21> ap_const_lv21_4000;
    static const sc_lv<22> ap_const_lv22_4000;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<12> ap_const_lv12_114;
    static const sc_lv<21> ap_const_lv21_4E9D5;
    static const sc_lv<21> ap_const_lv21_529D5;
    static const sc_lv<12> ap_const_lv12_38E;
    static const sc_lv<22> ap_const_lv22_3EC5F9;
    static const sc_lv<22> ap_const_lv22_3F05F9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<4> ap_const_lv4_F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1353_28_fu_740_p2();
    void thread_add_ln1353_57_fu_928_p2();
    void thread_add_ln1353_58_fu_955_p2();
    void thread_add_ln1353_fu_734_p2();
    void thread_add_ln392_6_fu_560_p2();
    void thread_add_ln392_fu_507_p2();
    void thread_add_ln393_6_fu_692_p2();
    void thread_add_ln394_6_fu_678_p2();
    void thread_add_ln398_4_fu_2005_p2();
    void thread_add_ln398_fu_1884_p2();
    void thread_add_ln404_fu_858_p2();
    void thread_add_ln68_47_fu_1148_p2();
    void thread_add_ln68_49_fu_1218_p2();
    void thread_add_ln68_51_fu_1288_p2();
    void thread_add_ln68_53_fu_1340_p2();
    void thread_add_ln68_55_fu_1410_p2();
    void thread_add_ln68_57_fu_1480_p2();
    void thread_add_ln68_59_fu_1550_p2();
    void thread_add_ln68_fu_1078_p2();
    void thread_add_ln700_114_fu_1677_p2();
    void thread_add_ln700_115_fu_1684_p2();
    void thread_add_ln700_116_fu_1789_p2();
    void thread_add_ln700_119_fu_1690_p2();
    void thread_add_ln700_120_fu_1694_p2();
    void thread_add_ln700_122_fu_1723_p2();
    void thread_add_ln700_123_fu_1730_p2();
    void thread_add_ln700_124_fu_1910_p2();
    void thread_add_ln700_127_fu_1736_p2();
    void thread_add_ln700_128_fu_1740_p2();
    void thread_add_ln700_75_fu_1793_p2();
    void thread_add_ln700_78_fu_2075_p2();
    void thread_add_ln700_79_fu_1714_p2();
    void thread_add_ln700_81_fu_1914_p2();
    void thread_add_ln700_84_fu_2118_p2();
    void thread_add_ln700_fu_1668_p2();
    void thread_add_ln78_22_fu_1844_p2();
    void thread_add_ln78_23_fu_2057_p2();
    void thread_add_ln78_24_fu_1937_p2();
    void thread_add_ln78_25_fu_1965_p2();
    void thread_add_ln78_26_fu_2100_p2();
    void thread_add_ln78_fu_1816_p2();
    void thread_and_ln393_21_fu_592_p2();
    void thread_and_ln393_22_fu_604_p2();
    void thread_and_ln393_23_fu_813_p2();
    void thread_and_ln393_24_fu_638_p2();
    void thread_and_ln393_fu_759_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter1_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_firPartialRes0_V_0_3_6();
    void thread_ap_sig_allocacmp_firPartialRes0_V_1_3_6();
    void thread_ap_sig_allocacmp_firPartialRes1_0_V_s();
    void thread_ap_sig_allocacmp_firPartialRes1_1_V_s();
    void thread_bound46_fu_537_p2();
    void thread_conv_7_bias_new_V_0_address0();
    void thread_conv_7_bias_new_V_0_address1();
    void thread_conv_7_bias_new_V_0_ce0();
    void thread_conv_7_bias_new_V_0_ce1();
    void thread_conv_7_bias_new_V_1_address0();
    void thread_conv_7_bias_new_V_1_address1();
    void thread_conv_7_bias_new_V_1_ce0();
    void thread_conv_7_bias_new_V_1_ce1();
    void thread_conv_7_inc_new_V_0_address0();
    void thread_conv_7_inc_new_V_0_address1();
    void thread_conv_7_inc_new_V_0_ce0();
    void thread_conv_7_inc_new_V_0_ce1();
    void thread_conv_7_inc_new_V_1_address0();
    void thread_conv_7_inc_new_V_1_address1();
    void thread_conv_7_inc_new_V_1_ce0();
    void thread_conv_7_inc_new_V_1_ce1();
    void thread_conv_7_w_new_V_0_0_address0();
    void thread_conv_7_w_new_V_0_0_ce0();
    void thread_conv_7_w_new_V_0_1_address0();
    void thread_conv_7_w_new_V_0_1_ce0();
    void thread_conv_7_w_new_V_0_2_address0();
    void thread_conv_7_w_new_V_0_2_ce0();
    void thread_conv_7_w_new_V_1_0_address0();
    void thread_conv_7_w_new_V_1_0_ce0();
    void thread_conv_7_w_new_V_1_1_address0();
    void thread_conv_7_w_new_V_1_1_ce0();
    void thread_conv_7_w_new_V_1_2_address0();
    void thread_conv_7_w_new_V_1_2_ce0();
    void thread_firPartialRes0_0_V_6_fu_2070_p2();
    void thread_firPartialRes0_0_V_fu_2063_p1();
    void thread_firPartialRes0_1_V_6_fu_2113_p2();
    void thread_firPartialRes0_1_V_fu_2106_p1();
    void thread_firPartialRes1_0_V_fu_2087_p3();
    void thread_firPartialRes1_1_V_fu_2130_p3();
    void thread_icmp_ln392_fu_555_p2();
    void thread_icmp_ln393_fu_566_p2();
    void thread_icmp_ln394_fu_598_p2();
    void thread_icmp_ln395_fu_586_p2();
    void thread_icmp_ln399_2_fu_847_p2();
    void thread_icmp_ln399_9_fu_824_p2();
    void thread_icmp_ln399_fu_753_p2();
    void thread_icmp_ln895_46_fu_2252_p2();
    void thread_icmp_ln895_48_fu_2314_p2();
    void thread_icmp_ln895_50_fu_2376_p2();
    void thread_icmp_ln895_59_fu_2211_p2();
    void thread_icmp_ln895_60_fu_2273_p2();
    void thread_icmp_ln895_61_fu_2335_p2();
    void thread_icmp_ln895_62_fu_2397_p2();
    void thread_icmp_ln895_fu_2190_p2();
    void thread_infoldIdx_fu_672_p2();
    void thread_ipack_0_V_fu_1566_p4();
    void thread_ipack_1_V_fu_1574_p4();
    void thread_ipack_2_V_fu_1582_p4();
    void thread_ipack_3_V_fu_1590_p4();
    void thread_mul_ln1352_41_fu_2445_p1();
    void thread_mul_ln1352_42_fu_2452_p1();
    void thread_mul_ln1352_43_fu_2459_p1();
    void thread_mul_ln1352_44_fu_2466_p1();
    void thread_mul_ln1352_45_fu_2473_p1();
    void thread_mul_ln1352_46_fu_2480_p1();
    void thread_mul_ln1352_47_fu_2487_p1();
    void thread_mul_ln1352_fu_2438_p1();
    void thread_o_clear_fu_1778_p2();
    void thread_o_out_fu_852_p2();
    void thread_or_ln393_6_fu_632_p2();
    void thread_or_ln393_fu_616_p2();
    void thread_or_ln399_6_fu_658_p2();
    void thread_or_ln399_fu_652_p2();
    void thread_outPartialArr0_0_V_fu_1898_p2();
    void thread_outPartialArr0_1_V_fu_2019_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_Result_1_i25_i_fu_1356_p4();
    void thread_p_Result_1_i8_i_fu_1094_p4();
    void thread_p_Result_2_i35_i_fu_1426_p4();
    void thread_p_Result_2_i9_i_fu_1164_p4();
    void thread_p_Result_3_i10_i_fu_1234_p4();
    void thread_p_Result_3_i45_i_fu_1496_p4();
    void thread_p_Result_i_i_i_i2_4_fu_1924_p4();
    void thread_p_Result_i_i_i_i2_s_fu_1803_p4();
    void thread_p_Result_i_i_i_i4_4_fu_1943_p4();
    void thread_p_Result_i_i_i_i4_s_fu_1822_p4();
    void thread_p_shl232_fu_533_p1();
    void thread_p_shl_fu_521_p1();
    void thread_peIdx_fu_610_p2();
    void thread_reps_blk_n();
    void thread_reps_read();
    void thread_res_V_17_fu_2297_p3();
    void thread_res_V_18_fu_2359_p3();
    void thread_res_V_19_fu_2421_p3();
    void thread_res_V_fu_2235_p3();
    void thread_ret_V_84_fu_2196_p2();
    void thread_ret_V_85_fu_2500_p0();
    void thread_ret_V_87_fu_2258_p2();
    void thread_ret_V_88_fu_2506_p0();
    void thread_ret_V_90_fu_2320_p2();
    void thread_ret_V_91_fu_2512_p0();
    void thread_ret_V_93_fu_2382_p2();
    void thread_ret_V_94_fu_2184_p2();
    void thread_ret_V_95_fu_2246_p2();
    void thread_ret_V_96_fu_2308_p2();
    void thread_ret_V_97_fu_2370_p2();
    void thread_ret_V_fu_2494_p0();
    void thread_select_ln192_10_fu_2413_p3();
    void thread_select_ln192_8_fu_2289_p3();
    void thread_select_ln192_9_fu_2351_p3();
    void thread_select_ln192_fu_2227_p3();
    void thread_select_ln393_118_fu_746_p3();
    void thread_select_ln393_119_fu_878_p3();
    void thread_select_ln393_120_fu_884_p3();
    void thread_select_ln393_121_fu_890_p3();
    void thread_select_ln393_122_fu_896_p3();
    void thread_select_ln393_123_fu_902_p3();
    void thread_select_ln393_124_fu_908_p3();
    void thread_select_ln393_125_fu_764_p3();
    void thread_select_ln393_126_fu_799_p3();
    void thread_select_ln393_127_fu_914_p3();
    void thread_select_ln393_128_fu_921_p3();
    void thread_select_ln393_129_fu_934_p3();
    void thread_select_ln393_130_fu_941_p3();
    void thread_select_ln393_131_fu_948_p3();
    void thread_select_ln393_132_fu_961_p3();
    void thread_select_ln393_133_fu_644_p3();
    void thread_select_ln393_134_fu_698_p3();
    void thread_select_ln393_fu_572_p3();
    void thread_select_ln394_6_fu_684_p3();
    void thread_select_ln394_fu_837_p3();
    void thread_select_ln398_16_fu_1890_p3();
    void thread_select_ln398_17_fu_2080_p3();
    void thread_select_ln398_19_fu_1997_p3();
    void thread_select_ln398_20_fu_2011_p3();
    void thread_select_ln398_21_fu_2123_p3();
    void thread_select_ln398_fu_1876_p3();
    void thread_select_ln399_6_fu_830_p3();
    void thread_select_ln399_fu_664_p3();
    void thread_sext_ln1352_6_fu_2243_p1();
    void thread_sext_ln1352_7_fu_2305_p1();
    void thread_sext_ln1352_8_fu_2367_p1();
    void thread_sext_ln1352_fu_2181_p1();
    void thread_sext_ln215_51_fu_1662_p1();
    void thread_sext_ln215_56_fu_1708_p1();
    void thread_sext_ln393_19_fu_2172_p1();
    void thread_sext_ln393_20_fu_2175_p1();
    void thread_sext_ln393_21_fu_2178_p1();
    void thread_sext_ln393_fu_2169_p1();
    void thread_sext_ln404_fu_864_p1();
    void thread_sext_ln647_12_fu_2094_p1();
    void thread_sext_ln647_fu_2051_p1();
    void thread_sext_ln68_133_fu_1074_p1();
    void thread_sext_ln68_134_fu_1084_p1();
    void thread_sext_ln68_135_fu_1140_p1();
    void thread_sext_ln68_136_fu_1144_p1();
    void thread_sext_ln68_137_fu_1154_p1();
    void thread_sext_ln68_138_fu_1210_p1();
    void thread_sext_ln68_139_fu_1214_p1();
    void thread_sext_ln68_140_fu_1224_p1();
    void thread_sext_ln68_141_fu_1280_p1();
    void thread_sext_ln68_142_fu_1284_p1();
    void thread_sext_ln68_143_fu_1294_p1();
    void thread_sext_ln68_144_fu_1332_p1();
    void thread_sext_ln68_145_fu_1336_p1();
    void thread_sext_ln68_146_fu_1346_p1();
    void thread_sext_ln68_147_fu_1402_p1();
    void thread_sext_ln68_148_fu_1406_p1();
    void thread_sext_ln68_149_fu_1416_p1();
    void thread_sext_ln68_150_fu_1472_p1();
    void thread_sext_ln68_151_fu_1476_p1();
    void thread_sext_ln68_152_fu_1486_p1();
    void thread_sext_ln68_153_fu_1542_p1();
    void thread_sext_ln68_154_fu_1546_p1();
    void thread_sext_ln68_155_fu_1556_p1();
    void thread_sext_ln68_156_fu_1868_p1();
    void thread_sext_ln68_157_fu_1872_p1();
    void thread_sext_ln68_159_fu_2066_p1();
    void thread_sext_ln68_160_fu_1989_p1();
    void thread_sext_ln68_161_fu_1993_p1();
    void thread_sext_ln68_163_fu_2109_p1();
    void thread_sext_ln68_fu_1070_p1();
    void thread_sext_ln700_82_fu_1783_p1();
    void thread_sext_ln700_83_fu_1674_p1();
    void thread_sext_ln700_84_fu_1681_p1();
    void thread_sext_ln700_85_fu_1786_p1();
    void thread_sext_ln700_86_fu_1711_p1();
    void thread_sext_ln700_87_fu_1904_p1();
    void thread_sext_ln700_88_fu_1720_p1();
    void thread_sext_ln700_89_fu_1727_p1();
    void thread_sext_ln700_90_fu_1907_p1();
    void thread_sext_ln700_fu_1665_p1();
    void thread_shl_ln2_fu_1050_p3();
    void thread_shl_ln392_6_fu_502_p2();
    void thread_shl_ln392_fu_497_p2();
    void thread_shl_ln404_2_fu_717_p3();
    void thread_shl_ln404_2_mid1_fu_782_p3();
    void thread_shl_ln404_mid1_fu_771_p3();
    void thread_shl_ln68_73_fu_1062_p3();
    void thread_shl_ln68_74_fu_1114_p3();
    void thread_shl_ln68_75_fu_1132_p3();
    void thread_shl_ln68_76_fu_1184_p3();
    void thread_shl_ln68_77_fu_1202_p3();
    void thread_shl_ln68_78_fu_1254_p3();
    void thread_shl_ln68_79_fu_1272_p3();
    void thread_shl_ln68_80_fu_1312_p3();
    void thread_shl_ln68_81_fu_1324_p3();
    void thread_shl_ln68_82_fu_1376_p3();
    void thread_shl_ln68_83_fu_1446_p3();
    void thread_shl_ln68_84_fu_1464_p3();
    void thread_shl_ln68_85_fu_1516_p3();
    void thread_shl_ln68_86_fu_1534_p3();
    void thread_shl_ln68_s_fu_1394_p3();
    void thread_shl_ln_fu_706_p3();
    void thread_sub_ln404_6_fu_793_p2();
    void thread_sub_ln404_fu_728_p2();
    void thread_tmp_104_fu_513_p3();
    void thread_tmp_105_fu_525_p3();
    void thread_tmp_106_fu_1104_p4();
    void thread_tmp_107_fu_1122_p4();
    void thread_tmp_108_fu_1174_p4();
    void thread_tmp_109_fu_1192_p4();
    void thread_tmp_110_fu_1244_p4();
    void thread_tmp_111_fu_1262_p4();
    void thread_tmp_112_fu_1366_p4();
    void thread_tmp_113_fu_1384_p4();
    void thread_tmp_114_fu_1436_p4();
    void thread_tmp_115_fu_1454_p4();
    void thread_tmp_116_fu_1506_p4();
    void thread_tmp_117_fu_1524_p4();
    void thread_tmp_75_fu_1832_p3();
    void thread_tmp_78_fu_1953_p3();
    void thread_tmp_80_fu_2201_p4();
    void thread_tmp_81_fu_2263_p4();
    void thread_tmp_82_fu_2325_p4();
    void thread_tmp_83_fu_2387_p4();
    void thread_trunc_ln214_8_fu_2279_p4();
    void thread_trunc_ln214_9_fu_2341_p4();
    void thread_trunc_ln214_s_fu_2403_p4();
    void thread_trunc_ln404_6_fu_622_p1();
    void thread_trunc_ln404_fu_543_p1();
    void thread_trunc_ln647_25_fu_1042_p1();
    void thread_trunc_ln647_26_fu_1304_p1();
    void thread_trunc_ln647_27_fu_1799_p1();
    void thread_trunc_ln647_28_fu_1920_p1();
    void thread_trunc_ln647_fu_968_p1();
    void thread_trunc_ln68_14_fu_1058_p1();
    void thread_trunc_ln68_15_fu_1308_p1();
    void thread_trunc_ln68_16_fu_1320_p1();
    void thread_trunc_ln68_fu_1046_p1();
    void thread_trunc_ln700_102_fu_1615_p1();
    void thread_trunc_ln700_103_fu_1625_p1();
    void thread_trunc_ln700_104_fu_1635_p1();
    void thread_trunc_ln700_105_fu_1644_p1();
    void thread_trunc_ln700_106_fu_1647_p1();
    void thread_trunc_ln700_107_fu_1653_p1();
    void thread_trunc_ln700_108_fu_1659_p1();
    void thread_trunc_ln700_fu_1612_p1();
    void thread_trunc_ln_fu_2217_p4();
    void thread_vec_V_V_blk_n();
    void thread_vec_V_V_read();
    void thread_w_fu_818_p2();
    void thread_wpacks_0_0_V_fu_1088_p2();
    void thread_wpacks_0_1_V_fu_1158_p2();
    void thread_wpacks_0_2_V_fu_1228_p2();
    void thread_wpacks_0_3_V_fu_1298_p2();
    void thread_wpacks_1_0_V_fu_1350_p2();
    void thread_wpacks_1_1_V_fu_1420_p2();
    void thread_wpacks_1_2_V_fu_1490_p2();
    void thread_wpacks_1_3_V_fu_1560_p2();
    void thread_xor_ln393_6_fu_626_p2();
    void thread_xor_ln393_fu_580_p2();
    void thread_zext_ln215_36_fu_1608_p1();
    void thread_zext_ln215_37_fu_1621_p1();
    void thread_zext_ln215_38_fu_1631_p1();
    void thread_zext_ln215_fu_1601_p1();
    void thread_zext_ln393_14_fu_2048_p1();
    void thread_zext_ln393_fu_2045_p1();
    void thread_zext_ln395_fu_844_p1();
    void thread_zext_ln404_15_fu_778_p1();
    void thread_zext_ln404_16_fu_789_p1();
    void thread_zext_ln404_3_fu_724_p1();
    void thread_zext_ln404_4_fu_868_p1();
    void thread_zext_ln404_fu_713_p1();
    void thread_zext_ln458_6_fu_806_p1();
    void thread_zext_ln458_fu_547_p1();
    void thread_zext_ln78_22_fu_1840_p1();
    void thread_zext_ln78_23_fu_2054_p1();
    void thread_zext_ln78_24_fu_1934_p1();
    void thread_zext_ln78_25_fu_1961_p1();
    void thread_zext_ln78_26_fu_2097_p1();
    void thread_zext_ln78_fu_1813_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
