C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\synlog\report\Clocked_Logic_Registers_premap.xml  -oedif  D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\Clocked_Logic_Registers.edf  -conchk_prepass  D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\Clocked_Logic_Registers_cck.rpt   -autoconstraint  -freq 1.000   -tcl  D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc  D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\synwork\Clocked_Logic_Registers_mult.srs  -flow prepass  -gcc_prepass  -osrd  D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\synwork\Clocked_Logic_Registers_prem.srd  -qsap  D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\Clocked_Logic_Registers.sap  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -ologparam  D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\syntmp\Clocked_Logic_Registers.plg  -osyn  D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\synwork\Clocked_Logic_Registers_prem.srd  -prjdir  D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\  -prjname  Clocked_Logic_Registers_syn  -log  D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\synlog\Clocked_Logic_Registers_premap.srr 
rc:0 success:1 runtime:1
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\Clocked_Logic_Registers.edf|io:o|time:0|size:0|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\Clocked_Logic_Registers_cck.rpt|io:o|time:1652206216|size:2187|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc|io:i|time:1652205688|size:356|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\synwork\Clocked_Logic_Registers_mult.srs|io:i|time:1652206214|size:1457|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\synwork\Clocked_Logic_Registers_prem.srd|io:o|time:1652206216|size:2059|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\Clocked_Logic_Registers.sap|io:o|time:1652206216|size:359|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1651489892|size:224837|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\syntmp\Clocked_Logic_Registers.plg|io:o|time:1652206215|size:0|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\synwork\Clocked_Logic_Registers_prem.srd|io:o|time:1652206216|size:2059|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\Clocked_Logic_Registers\Clocked_Logic_Registers_Implmnt\synlog\Clocked_Logic_Registers_premap.srr|io:o|time:1652206216|size:3334|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1651489867|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1651489887|size:32355840|exec:1
