0.6
2018.3
Dec  6 2018
23:39:36
/home/lsriw/klara/tlr/tlr/tlr.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v,1637672741,verilog,,,,dist_mem_gen_v8_0_12,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../tlr.srcs/sources_1/bd/tsr/ipshared/70cf/hdl;../../../../tlr.srcs/sources_1/bd/tsr/ipshared/ec67/hdl;/opt/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
