[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of Π120M31 production of 2PAI SEMICONDUCTOR from the text:Enha nced ESD , 3.0 kV rms/ 5.0 kV rms  \n10Mbps D ual-Channel Digital Isolators  \nData Sheet  π120M/π121M/π122M \nFEATURES \nUltra -low power consumption  (1Mbps ):  0.58mA/Channel  \nHigh d ata rate:  10Mbps  \nHigh common -mode tra nsient immunity:  \nπ12xx3x: 75 kV/µs typical  \nπ12xx6x: 120 kV/µs typical  \nHigh robustness to radiated and conducted noise  \nLow propagation delay : 9 ns typical  \nIsolation voltages:  \nπ12xx3x: AC 3000Vrms  \nπ12xx6x: AC 5000Vrms  \nHigh ESD rating:  \nESDA/JEDEC JS -001-2017  \nHuman body model (HBM) ± 8kV \nSafety and regulatory approvals ： \nUL certificate number: E494497  \n3000Vrms/ 5000Vrms for 1 minute per UL 1577  \nCSA Component Acceptance Notice 5A  \nVDE certificate number: 400 53041 /40052896  \nDIN VDE V 0884 -11:2017 -01 \nVIORM =565V peak/ 1200 V peak  \nCQC certification per GB4943.1 -2011  \n3 V to 5 .5 V level translation  \nWide temperature range : -40°C to 125°C  \nRoHS -compliant, NB SOIC -8, WB SOIC -16 package  \nAPPLICATIONS \nGeneral -purpo se multichannel isolation \nIndustrial field bus isolation  \nIsolation Industrial automation systems  \nIsolated switch mode supplies  \nIsolated ADC, DAC  \nMotor control  \nGENERAL DESCRIPTION  \nThe π1xxxxx  is a 2PaiSemi  digital isolators product family that \nincludes over hundreds of digital isolator products.  By using \nmaturated standard semiconductor CMOS technology and 2PaiSemi  \niDivider®  technology, these isolation components provide \noutstanding performance characteristics and reliability superior to \nalternatives such as optocoupler devices and other integrated \nisolators.  \nIntelligent voltage divider technology ( iDivider®  technology) is a  new \ngeneration digital isolator technology invented by 2PaiSemi . It uses \nthe principle of capacitor voltage divider to transmit voltage signal directly cross the isolator capacitor without signal modulation and \ndemodulation.   \n The π1xxxxx isolator  data channels are independent and are available \nin a variety of configurations with a withstand voltage rating of 1.5 kV \nrms to 5.0 kV rms and the data rate from DC up to 600Mbps (see the \nOrdering Guide). The devices operate with the supply voltage on \neither side ranging from 3.0 V to 5.5 V, providing compatibility with \nlower voltage systems as well as enabling voltage translation \nfunctionality across the isolation barrier. The fail -safe state is available \nin which the outputs transition to a preset state when the input \npower supply is not applied.  \nFUNCTIONAL BLOCK DIAGRAMS \nGND 22\n3\n41\n7\n6\n58 VDD1\nVOA\nVIB\nGND 1VDD2\nVIA\nVOBGND 2\nGND 23\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VIA\nVIB\nNC\nGND 1VDD2\nVOA\nVOB\nNC\nNCGND 1\nNC\nVDD1\nGND 1NC\nGND 2\nGND 23\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VIA\nVOB\nNC\nGND 1VDD2\nVOA\nVIB\nNC\nNCGND 1\nNC\nVDD1\nGND 1NC\nGND 2\nGND 23\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VOA\nVIB\nNC\nGND 1VDD2\nVIA\nVOB\nNC\nNCGND 1\nNC\nVDD1\nGND 1NCGND 22\n3\n41\n7\n6\n58 VDD1\nVIA\nVOB\nGND 1VDD2\nVOA\nVIBGND 22\n3\n41\n7\n6\n58 VDD1\nVIA\nVIB\nGND 1VDD2\nVOA\nVOBπ120X3X\nπ121 X3X\nπ122 X3Xπ120X6X\nπ121X6X\nπ122X6X\nFigure 1.π120xxx/π121xxx/π122xxx functional Block Diagram\nVDD1\nGND 1VIA\nVIBVIN_A31\n2\n4VIN_BVDD1\nCIN\n0.1uF\nGND 2VDD2\nVOA\nVOBVOUT _A68\n7\n5VOUT _BVDD2\nCOUT\n0.1uF\nGND 1 GND 2π120\nFigure 2.π120xxx Typical Application Circuit\nRev.1.9\nInformation furnished by 2PaiSemi  is believed to be accurate and reliable. However, no \nresponsibility is assumed by 2PaiSemi  for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without \nnotice. No license is granted by implication or otherwise under any patent or patent rights of \n2PaiSe mi. \nTrademarks and registered trademarks are the property of their respective owners. Room 30 7-309, No.22, Boxia Road, Pudong  New District, Shanghai, 201203, China  \n021-50850681\n2Pai  Semiconductor  Co., Limited.  All rights reserved.\nhttp://www.rpsemi.com/\n2Pai Semi  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 2 of 18  PIN CONFIGURATIONS AND FUNCTIONS  \nTable 1.π120M3x Pin Function Descriptions   \nPin No.  Name  Description  \n1 VDD1 Supply Voltage for Isolator Side 1.  \n2 VIA Logic Input A.  \n3 VIB Logic Input B.  \n4 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n5 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n6 VOB Logic Output B.  \n7 VOA Logic Output A.  \n8 VDD2 Supply Voltage for Isolator Side 2.  \n \n Table 2.π121M3x Pin Function Descriptions  \nPin No.  Name  Description  \n1 VDD1 Supply Voltage for Isolator Side 1.   \n2 VIA Logic Input A.  \n3 VOB Logic Output B.  \n4 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n5 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n6 VIB Logic Input B.  \n7 VOA Logic Output A.  \n8 VDD2 Supply Voltage for Isolator Side 2.  \n \nTable 3.π122M3x Pin Function Descriptions  \nPin No.  Name  Description  \n1 VDD1 Supply Voltage for Isolator Side 1.   \n2 VOA Logic Output A.  \n3 VIB Logic Input B.  \n4 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n5 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n6 VOB Logic Output B.  \n7 VIA Logic Input A.  \n8 VDD2 Supply Voltage for Isolator Side 2.  \n \nTable 4.π120M6x Pin Function Descriptions   \nPin No.  Name  Description  \n1 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n2 NC No connect.  \n3 VDD1 Supply Voltage for Isolator Side 1.  \n4 VIA Logic Input A.  \n5 VIB Logic Input B.  \n6 NC No C onnect.  \n7 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n8 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n10 NC No C onnect.  \n11 NC No Connect.  \n12 VOB Logic Output B.  \n13 VOA Logic Output A.  \n14 VDD2 Supply Voltage for Isolator Side 2.  \n15 NC No C onnect.  \n16 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n  \nFigure 3.π120M3x Pin Configuration  \n \nFigure 4.π121M3x Pin Configuration  \n \nFigure 5.π122M3x Pin Configurati on \n \nFigure 6.π120M6x Pin Configuration  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 3 of 18  Table 5.π121M6x Pin Function Descriptions  \nPin No.  Name  Description  \n1 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n2 NC No C onnect.  \n3 VDD1 Supply Voltage for Isolator Side 1.  \n4 VIA Logic Input A.  \n5 VOB Logic Output B.  \n6 NC No C onnect.  \n7 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n8 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n10 NC No C onnect.  \n11 NC No C onnect.  \n12 VIB Logic Input B.  \n13 VOA Logic Output A.  \n14 VDD2 Supply Voltage for Isolator Side 2.  \n15 NC No C onnect.  \n16 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n \nTable 6.π122M6x Pin Function Descriptions  \nPin No.  Name  Description  \n1 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n2 NC No C onnect.  \n3 VDD1 Supply Voltage for Isolator Side 1.  \n4 VOA Logic Output A.  \n5 VIB Logic Input B.  \n6 NC No Connect.  \n7 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n8 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n10 NC No Connect.  \n11 NC No C onnect.  \n12 VOB Logic Output B.  \n13 VIA Logic Input A.  \n14 VDD2 Supply Voltage for Isolator Side 2.  \n15 NC No C onnect.  \n16 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n \nABSOLUTE MAXIMUM RATINGS  \nTA = 25°C, unless otherwise noted.  \nTable 7.Absolute Maximum Ratings4  \nParameter  Rating  \nSupply Voltages (V DD1-GND 1, VDD2-GND 2) −0.5 V to +7.0 V  \nInput Voltages (V IA, VIB)1 −0.5 V to V DDx + 0.5 V  \nOutput Voltages (V OA, VOB)1 −0.5 V to V DDx + 0.5 V  \nAverage Output Current per Pin2 Side 1 Output Current (I O1) −10 mA to +10 mA  \nAverage Output Current per Pin2 Side 2 Output Current (I O2) −10 mA to +10 mA  \nCommon -Mode Transients Immunity 3 −200 kV/µs to + 200 kV/µs  \nStorage Temperature (T ST) Range  −65° C to +150° C  \nAmbient Operating Temperature (T A) Range  −40° C to +125° C  \nNotes:  \n1 VDDx is th e side voltage power supply V DD, where x = 1 or 2.   \n Figure 7.π121M6x Pin Configuratio n \n \nFigure 8.π122M6x Pin Configuration  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 4 of 18  2 See Figure  9 for the maximum rated current values for various temperatures.  \n3 See Figure  17 for Common -mode transient immunity (CMTI) measurement.  \n4 Stresses at or above those listed under Absolu te Maximum Ratings may cause permanent damage to the device. These are stress rating only; functional operation of \nthe device at these or any other conditions above those indicated in the operational section of this specification is not imp lied. Operation beyond the maximum \noperating conditions for extended periods may affect product reliability.  \n \nRECOMMENDED OPERATING CONDITIONS  \nTable 8.Recommended Operating Conditions  \nParameter  Symbol  Min  Typ  Max  Unit  \nSupply Voltage  VDDx 1 3   5.5 V \nHigh Level Input Signal Voltage  VIH  0.7*V DDx1   VDDx1 V \nLow Level Input Signal Voltage  VIL  0   0.3*V DDx1 V \nHigh Level Output Current  IOH  -6    mA \nLow Level Output Current  IOL     6 mA \nData Rate    0  10 Mbps \nJunction Temperature  TJ -40  150 °C \nAmbient Operating Temperature  TA -40   125 °C \nNotes:  \n1 VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n \nTruth Tables  \nTable 9.π120xxx/π121xxx/π122xxx Truth Table  \nVIx Input1 VDDI State1 VDDO State1 Default Low  Default High  Test Conditions \n/Comments  VOx Output1 VOx Output1 \nLow Powered2 Powered2 Low Low Normal operation  \nHigh  Powered2 Powered2 High  High  Normal operation  \nOpen  Powered2 Powered2 Low High  Default output  \nDon’t Care4 Unpowered3 Powered2 Low High  Default output5 \nDon’t Care4 Powered2 Unpowered3 High Impedance  High Impedance   \nNotes:  \n1 VIx/VOx are the input/output sig nals of a given channel (A  or B). V DDI/VDDO are the supply voltages on the input/output signal sides of this given channel.  \n2 Powered means  VDDx≥ 2.9 5 V \n3 Unpowered means  VDDx < 2.30V \n4 Input signal (V Ix) must be in a low state to avoid powering the given V DDI1 through its ESD protection circuitry.  \n5 If the V DDI goes into unpowered status, the channel outputs the default logic signal after around 1us.  If the V DDI goes into powered status, the channel outputs the \ninput status logic signal after around 3us. \n \nSPECIF ICATIONS  \nELECTRICAL CHARACTERISTICS  \nTable 10.π12xM3x  Switching  Specifications  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25°C, unless otherwise noted.  \nParameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nMinimum Pulse Width  PW   100 ns  Within pulse width distortion (PWD) limit  \nMaximum Data Rate   10   Mbps  Within PWD limit  \nPropagation Delay Time1 tpHL, tpLH 5.5 8 12.5 ns  @ 5V DC supply   \n6.5 9 13.5 ns  @ 3.3V DC supply  \nPulse Width Distortion  PWD   0.3 3.0 ns  The max different time between t pHL and t pLH@ \n5VDC supply. And The value is | t pHL - tpLH |  \n 0.4 3.0 ns  The max different time between t pHL and t pLH@ \n3.3V DC supply. And The value is | t pHL - tpLH | \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 5 of 18  Parameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nPart to Part Propagation Delay \nSkew  tPSK   2 ns  The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 5V DC supply  \n  2 ns  The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 3.3V DC supply  \nChannel to Channel Propagation \nDelay Skew  tCSK  0 1.8 ns  The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 5V DC supply.  \n 0 2 ns  The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 3.3V DC supply  \nOutput Signal Rise/Fall Time4  tr/tf  1.5  ns See Figure  13. \nDynamic Input Supply Current per \nChannel  IDDI (D)    9   µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF  @ 5V DC Supply  Dynamic Output Supply Current \nper Channel  IDDO (D)    38   µA \n/Mbps  \nDynamic Input Supply Current per \nChannel  IDDI (D)    5   µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF  @ 3.3V DC Supply  Dynamic Output Supply Current \nper Channel  IDDO (D)    23   µA \n/Mbps  \nCommon -Mode Transient \nImmunity3  CMTI   75   kV/µs  VIN = V DDx2 or 0V, V CM = 1000 V.  \nJitter      120   ps p-p  See the Jitter Measurement section    20   ps rms  \nESD(HBM - Human body model ) ESD  ±8  kV  \nNotes:  \n1 tpLH = low -to-high propagation delay time, t pHL = high -to-low propagation delay time. See  Figure  14. \n2 VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n3 See Figure  17 for Common -mode transient immunity (CMTI) measurement.  \n4 tr means  is the time from 10% amplitude to 90% amplitude of the rising edge of the signal ，tf means  is the time from 90% amplitude to 10% amplitude of the falling \nedge of the signal.  \n \nTable 11.π12xM6x  Switching Specifications  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25°C, unless otherwise noted.  \nParameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nMinimum Pulse Width  PW   100 ns  Within pulse width distortion (PWD) limit  \nMaximum Data Rate   10   Mbps  Within PWD limit  \nPropagation Delay Time1  tpHL, tpLH   12 16 ns  @ 5V DC supply   \n 14 18.5 ns  @ 3.3V DC supply  \nPulse Width Distortion  PWD   0.3 3.0 ns  The max different time between t pHL and t pLH@ \n5VDC supply. And The value is | t pHL - tpLH |  \n 0.4 3.0 ns  The max different time between t pHL and t pLH@ \n3.3V DC supply. And The value is | t pHL - tpLH | \nPart to Part Propagation Delay \nSkew  tPSK   2 ns  The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 5V DC supply  \n  2 ns  The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 3.3V DC supply  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 6 of 18  Parameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nChannel to Channel Propagation \nDelay Skew  tCSK  0 1.8 ns  The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 5V DC supply.  \n 0 2 ns  The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 3.3V DC supply  \nOutput Signal Rise/Fall Time4  tr/tf  1.5  ns See Figure  13. \nDynamic Input Supply Current per \nChannel  IDDI (D)    10   µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF  @ 5V DC Supply  \n Dynamic Output Supply Current \nper Channel  IDDO (D)    45   µA \n/Mbps  \nDynamic Input Supply Current per \nChannel  IDDI (D)    9   µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF  @ 3.3V DC Supply  \n Dynamic Output Supply Current \nper Channel  IDDO (D)    28   µA \n/Mbps  \nCommon -Mode Transient \nImmunity3  CMTI   120   kV/µs  VIN = V DDx2 or 0V, V CM = 1000 V.  \nJitter    \n   180   ps p-p  See the Jitter Measurement section  \n   30   ps rms  \nESD(HBM - Human body model ) ESD  ±8  kV  \nNotes:  \n1.tpLH = low -to-high propagation delay time, t pHL = high -to-low propagation delay time. See Figure  14. \n2.VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n3.See Figure  17 for Common -mode transient immunity (CMTI) measurement.  \n4.tr means  is the time from 10% amplitude to 90% amplitude of the rising edge of the signal ，tf means  is the time from 90% amplitude to 10% amplitude of the falling \nedge of the signal.  \n \nTable 12.DC Specifications  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25°C, unless otherwise noted.   \n Parameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nRising Input Signal Voltage Threshold  VIT+  0.6*V DDx1 0.7*V DDx1 V   \nFalling Input Signal Voltage Threshold  VIT- 0.3* V DDX1 0.4* V DDX1  V   \nHigh Level Output Voltage  VOH 1 VDDx − 0.1  VDDx  V −20 µA output current  \nVDDx − 0.2  VDDx − 0.1   V −2 mA output current  \nLow Level Output Voltage  VOL  0 0.1 V 20 µA output current  \n 0.1 0.2 V 2 mA output current  \nInput Current per Signal Channel  IIN −10 0.5 10 µA 0 V ≤ Signal voltage ≤ VDDX1 \nVDDx1 Undervoltage Rising Threshold  VDDxUV+  2.45  2.75  2.95  V   \nVDDx1 Undervoltage Falling Threshold  VDDxUV−  2.30  2.60  2.75  V   \nVDDx1 Hysteresis  VDDxUVH   0.15   V   \nNotes:  \n1 VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n \nTable 13.Quiescent  Supply Current  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25°C,  CL = 0 pF,  unless otherwise noted.  \nPart  Symbol  Min Typ Max  Unit  Test Conditions  \nSupply voltage  Input signal  \nπ120M 3x IDD1 (Q)  0.06  0.08  0.10  mA \n5VDC VI=0V for π12xM x0 \nVI=5V for π12xM x1 IDD2 (Q)  0.78  0.98  1.27  mA \nIDD1 (Q)  0.16  0.20  0.26  mA VI=5V for π12xM x0 \nVI=0V for π12xM x1 IDD2 (Q)  0.74  0.92  1.20  mA \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 7 of 18  Part  Symbol  Min Typ Max  Unit  Test Conditions  \nSupply voltage  Input signal  \nIDD1 (Q)  0.06  0.08  0.10  mA \n3.3V DC VI=0V for π12xMx0  \nVI=3.3V for π12xMx1  IDD2 (Q)  0.77  0.97  1.26  mA \nIDD1 (Q) 0.12  0.15  0.19  mA VI=3.3V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q)  0.71  0.89  1.15  mA \nπ121M3x  IDD1 (Q) 0.42  0.52  0.68  mA \n5VDC VI=0V for π12xMx0  \nVI=5V for π12xMx1  IDD2 (Q)  0.42  0.52  0.68  mA \nIDD1 (Q) 0.44  0.55  0.71  mA VI=5V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q)  0.44  0.55  0.71  mA \nIDD1 (Q)  0.41  0.52  0.67  mA \n3.3V DC VI=0V for π12xMx0  \nVI=3.3V for π12xMx1  IDD2 (Q)  0.41  0.52  0.67  mA \nIDD1 (Q) 0.41  0.51  0.66  mA VI=3.3V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q) 0.41  0.51  0.66  mA \nπ122M3x  IDD1 (Q) 0.42  0.52  0.68  mA \n5VDC VI=0V for π12xMx0  \nVI=5V for π12xMx1  IDD2 (Q)  0.42  0.52  0.68  mA \nIDD1 (Q) 0.44  0.55  0.71  mA VI=5V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q)  0.44  0.55  0.71  mA \nIDD1 (Q)  0.41  0.52  0.67  mA \n3.3V DC VI=0V for π12xMx0  \nVI=3.3V for π12xMx1  IDD2 (Q)  0.41  0.52  0.67  mA \nIDD1 (Q) 0.41  0.51  0.66  mA VI=3.3V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q)  0.41  0.51  0.66  mA \nπ120M6x  IDD1 (Q)  0.06  0.10  0.13  mA \n5VDC VI=0V for π12xMx0  \nVI=5V for π12xMx1  IDD2 (Q)  0.78  1.12  1.46  mA \nIDD1 (Q)  0.16  0.32  0.41  mA VI=5V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q)  0.74  1.03  1.35  mA \nIDD1 (Q)  0.06  0.10  0.12  mA \n3.3V DC VI=0V for π12xMx0  \nVI=3.3V for π12xMx1  IDD2 (Q)  0.77  1.09  1.42  mA \nIDD1 (Q)  0.12  0.21  0.27  mA VI=3.3V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q)  0.71  1.01  1.30  mA \nπ121M6x  IDD1 (Q)  0.42  0.60  0.78  mA \n5VDC VI=0V for π12xMx0  \nVI=5V for π12xMx1  IDD2 (Q)  0.42  0.60  0.78  mA \nIDD1 (Q) 0.44  0.66  0.85  mA VI=5V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q) 0.44  0.66  0.85  mA \nIDD1 (Q)  0.41  0.58  0.74  mA \n3.3V DC VI=0V for π12xMx0  \nVI=3.3V for π12xMx1  IDD2 (Q)  0.41  0.58  0.74  mA \nIDD1 (Q) 0.41  0.59  0.77  mA VI=3.3V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q) 0.41  0.59  0.77  mA \nπ122M6x  IDD1 (Q) 0.42  0.60  0.78  mA \n5VDC VI=0V for π12xMx0  \nVI=5V for π12xMx1  IDD2 (Q)  0.42  0.60  0.78  mA \nIDD1 (Q) 0.44  0.66  0.85  mA VI=5V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q)  0.44  0.66  0.85  mA \nIDD1 (Q)  0.41  0.58  0.74  mA \n3.3V DC VI=0V for π12xMx0  \nVI=3.3V for π12xMx1  IDD2 (Q)  0.41  0.58  0.74  mA \nIDD1 (Q) 0.41  0.59  0.77  mA VI=3.3V for π12xMx0  \nVI=0V for π12xMx1  IDD2 (Q)  0.41  0.59  0.77  mA \n \nTable 14.Total Supply Current vs. Data Throughput (CL = 0 pF)  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25°C, C L = 0 pF, unless otherwise noted.  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 8 of 18  Part  Symbol  150 Kbps  1 Mbps  10 Mbps  Unit  Supply \nvoltage  Min Typ Max  Min Typ Max  Min Typ Max  \nπ120M3x                           IDD1  0.14  0.21   0.15  0.22   0.24  0.36  \nmA 5VDC \nIDD2  0.95  1.43   1.02  1.52   1.76  2.63  \nIDD1  0.11  0.17   0.12  0.17   0.18  0.27  \nmA 3.3V DC \nIDD2  0.93  1.40   0.97  1.46   1.43  2.14  \nπ121M3x                                        IDD1  0.54  0.81   0.58  0.86   0.97  1.46  \nmA 5VDC \nIDD2  0.54  0.81   0.58  0.86   0.97  1.46  \nIDD1  0.52  0.78   0.54  0.81   0.77  1.16  \nmA 3.3V DC \nIDD2  0.52  0.78   0.54  0.81   0.77  1.16  \nπ122M3x                           IDD1  0.54  0.81   0.58  0.86   0.97  1.60  \nmA 5VDC \nIDD2  0.54  0.81   0.58  0.86   0.97  1.60  \nIDD1  0.52  0.78   0.54  0.81   0.77  1.20  \nmA 3.3V DC \nIDD2  0.52  0.78   0.54  0.81   0.77  1.20  \nπ120M6x                           IDD1  0.21  0.32   0.22  0.32   0.53  0.80  \nmA 5VDC \nIDD2  1.09  1.64   1.16  1.74   1.95  2.91  \nIDD1  0.16  0.24   0.17  0.24   0.34  0.51  \nmA 3.3V DC \nIDD2  1.05  1.59   1.10  1.66   1.59  2.38  \nπ121M6x                                        IDD1  0.60  0.90   0.70  1.04   1.27  1.91  \nmA 5VDC \nIDD2  0.60  0.90   0.70  1.04   1.27  1.91  \nIDD1  0.58  0.87   0.63  0.95   0.99  1.49  \nmA 3.3V DC \nIDD2  0.58  0.87   0.63  0.95   0.99  1.49  \nπ122M6x                           IDD1  0.60  0.90   0.70  1.04   1.27  1.91  \nmA 5VDC \nIDD2  0.60  0.90   0.70  1.04   1.27  1.91  \nIDD1  0.58  0.87   0.63  0.95   0.99  1.49  \nmA 3.3V DC \nIDD2  0.58  0.87   0.63  0.95   0.99  1.49  \n \nINSULATION AND SAFETY RELATED SPECIFICATIONS  \nTable 15.Insulation Specifications  \nParameter  Symbol  Value  Unit  Test Conditions/Comments  π12xM3x π12xM6x \nRated Dielectric Insulation Voltage   3000  5000 V rms  1-minute duration  \nMinimum External Air Gap \n(Clearance)  L (CLR)  ≥4 ≥8 mm Measured from input terminals to output terminals, \nshortest distance through air  \nMinimum External Tracking \n(Creepage)  L (CRP)  ≥4 ≥8 mm Measured from input terminals to output terminals, \nshortest distance path along body  \nMinimum Internal Gap (Internal \nClearance)   ≥11 ≥21 µm Insulation distance through insulation  \nTracking Resistance (Comparative \nTracking Index)  CTI >400 >400 V DIN EN 60112 (VDE 0303 -11):2010 -05 \nMaterial Group   II II  IEC 60112:2003 + A1:2009  \n \nPACKAGE CHARACTERISTICS  \nTable 16.Package Characteristics  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 9 of 18  Parameter  Symbol  Typical Value  Unit  Test Conditions/Comments  π12xM3x  π12xM6x  \nResistance (Input to Output)1 RIO 10 11 10 11 Ω   \nCapacitance (Input to Output)1   CIO 1.5 1.5 pF @1MHz  \nInput Capacitance2  CI 3 3 pF @1MHz  \nIC Junction to Ambient Thermal \nResistance  θJA 100 45 ° C/W  Thermocouple located at center of \npackage underside  \nNotes:  \n1The device is considered a 2 -terminal device; Short -circuit all terminals on the VDD1 side as one terminal,  and short -circuit all terminals on the VDD2 side as the other \nterminal.  \n2Testing from the input signal pin to ground.   \n \n \nREGULATORY INFORMATION  \nSee Table 17 for details regarding recommended maximum working voltages for specific cross  isolation waveforms and insulation \nlevels.  \nTable 17.Regulatory  \nRegulatory  π12xM3x  π12xM6x  \nUL Recognized under UL 1577  Recognized under UL 1577  \nComponent Recognition Program1  Component Recognition Program1  \nSingle Protection, 3000 V rms Isolation Voltage  Single Protection, 5000V rms Isolation Voltage  \nFile (E494497)  File ( E494497 ) \nVDE DIN VDE V 0884 -11:2017 -012  DIN VDE V 0884 -11:2017 -012  \nBasic insulation, V IORM = 565V  peak, V IOSM = 3615  V peak  Basic insulation, V IORM = 1200 V peak, V IOSM = 5000  V peak  \nFile ( 40053041 ) File ( 40052896 ) \nCQC Certified under CQC11 -471543 -2012 and GB4943.1 -2011  \nBasic insulation at 500 V rms (707 V peak) working voltage  \nReinforced insulation at 250 V rms (353 V peak)  \nNB SOIC -8 File (CQC20001260211)  Certified under CQC11 -471543 -2012 and GB4943.1 -2011  \nBasic insulation at 845 V rms (1200 V peak) working voltage  \nReinforced insulation at 422 V rms (600 V peak)  \nWB SOIC -16 File (CQC20001260258)  \nNotes:  \n1 In accordance with UL 1577, each π120M3x/π121M3x/π122M3x is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec; each \nπ120M6x/π121M6x/π122M6x is proof tested by applying an i nsulation test voltage ≥ 6000 V rms for 1 sec  \n2 In accordance with DIN V VDE V 0884 -11, each π120M3x/π121M3x/π122M3x  is proof tested by applying an insulation test voltage ≥ 848 V peak for 1 sec (partial \ndischarge detection limit = 5 pC); each π120M6x/π121M6x/π122M6x is proof tested by ≥ 1800 V peak for 1 sec.   \n \n \nDIN V VDE V 0884 -11 (VDE V 0884 -11) INSULATION CHARACTERISTICS   \nTable 18.VDE Insulation Characteristics  \nDescription  Test Conditions/Comments  Symbol  Characteristic  Unit  π12xM3x π12xM6x \nInstallation Classification per DIN VDE \n0110       \nFor Rated Mains Voltage ≤ 150 V rms    I to IV  I to IV   \nFor Rated Mains Voltage ≤ 300 V rms    I to III  I to III   \nFor Rated Mains Voltage ≤ 400 V rms    I to III  I to III   \nClimatic Classification    40/105/21  40/105/21   \nPollution Degree per DIN VDE 0110, Table \n1    2 2  \nMaximum repetitive peak isolation \nvoltage   VIORM 565 1200  V peak  \nInput to Output Test Voltage, Method B1   VIORM × 1.5 = V pd (m) , 100% production test, \ntini = tm = 1 sec, partial discharge < 5 pC  Vpd (m) 848 1800  V peak  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 10 of 18  Input to Output Test Voltage, Method A     \nVpd (m)  \n \n \nVpd (m)    \n    After Environmental Tests Subgroup 1  VIORM × 1.3 = V pd (m) , tini = 60 sec, t m = 10 sec, \npartial discharge < 5 pC  735 1560 V peak  \n    After Input and/or Safety Test Subgroup \n2 and Subgroup 3  VIORM × 1.2 = V pd (m) , tini = 60 sec, t m = 10 sec, \npartial discharge < 5 pC  678 1440  V peak  \nHighest Allowable Overvoltage     VIOTM 4200  7071  V peak  \nSurge Isolation Voltage Basic  Basic insulation, 1.2/50 µs combination \nwave, VTEST = 1.3 × VIOSM (qualification)1 VIOSM 3615  5000  V peak  \nSafety Limiting Values  Maximum value allowed in the event of a failure (see Figure 9)   \nMaximum safety Temperature   TS 150 150 °C \nMaximum Power Dissipation at 25° C   PS 1.25 2.78 W \nInsulation Resistance at T S   VIO = 500 V  RS >109 >109 Ω \nNotes:  \n1In accordance with DIN V VDE V 0884 -11, π1xxx3x is proof tested by applying a surge isolation voltage 4700 V, π1xxx6x is proof tested by applying a surge isolation voltage \n6500 V.  \n \n \nTypical Thermal Characteris tic \n    \nFigure 9.Thermal Derating Curve, Dependence of Safety Limiting Values  with Ambient Temperature per VDE (left: π12xM3x; right: π12xM6x) \n \n       \n \n2.202.302.402.502.602.702.802.903.00\n-40 -25 -10 520 35 50 65 80 95110 125Power Supply Undervoltage \nThreshold(V)\nFree -Air Temperature  ( ℃)VDDxUV+(V)\nVDDxUV-(V)\n0.02.04.06.08.010.012.0\n-40 -25 -10 520 35 50 65 80 95110 125Propagation Delay Time(ns)\nFree -Air Temperature  ( ℃)tpHL(ns)@3.3V\ntpLH(ns)@3.3V\ntpHL(ns)@5.0V\ntpLH(ns)@5.0V\nFigure 10. UVLO vs. F ree-Air Temperature  \n Figure 11. π12xM3x  Propagation Delay Time vs. F ree-Air Temperature  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 11 of 18   \n \nTiming  test informatio n \n       \n       0.02.04.06.08.010.012.014.016.018.0\n-40 -25 -10 520 35 50 65 80 95110 125Propagation Delay Time(ns)\nFree -Air Temperature  ( ℃)tpHL(ns)@3.3V\ntpLH(ns)@3.3V\ntpHL(ns)@5.0V\ntpLH(ns)@5.0V\nFigure 12. π12xM6x  Propagation Delay Time vs. F ree-Air Temperature  \nFigure 13.Transition time w aveform measurement  Figure 14. Propagation delay time waveform measurement  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 12 of 18  \n APPLICATIONS INFORMATION  \nOVERVIEW  \nThe π1xxxxx are 2PaiSemi  digital isolators product family based on \n2PaiSemi  unique iDivider®  technology. Intelligent voltage Divider  \ntechnology ( iDivider®  technology) is a new generation digital isolator \ntechnology invented by 2PaiSemi . It uses the principle of capacitor \nvoltage divider to transmit signal directly cross the isolator capacitor \nwithout signal modulation and demodulation. Compare to the \ntraditional Opto -couple technology, icoupler technology, OOK \ntechnology, iDivider®  is a more essential and concise isolation signal \ntransmit technology which leads to greatly simplification on circuit \ndesign and therefore significantly improves device performance, such \nas lower power consumption, faster speed, enhanced anti -\ninterference ability, lower noise.   \nBy using maturated standar d semiconductor CMOS technology and \nthe innovative  iDivider®  design, these isolation components provide \noutstanding performance characteristics and reliability superior to \nalternatives such as optocoupler devices and other integrated \nisolators. The π1xxxxx isolator data channels are independent and are \navailable in a variety of configurations with a withstand voltage rating \nof 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 600Mbps \n(see the Ordering Guide).  \nThe π120Mxx/π121Mxx/π122Mxx  are th e outsta nding dual -channel \ndigital isolators with  the enhanced E SD capability . the devices  \ntransmit data across an isolation barrier by layers of silicon dioxide \nisolation.  \nThe devices operate with the supply voltage on either side ranging \nfrom 3.0 V to 5.5 V, offerin g voltage translation of 3.3 V and 5 V logic.  \nThe π120Mxx/π121Mxx/π122Mxx  have  very low propagation delay \nand high speed. The input/output design techniques allow logic and \nsupply voltages over a wide range from 3.0 V to 5.5 V, offeri ng voltage \ntranslation of 3.3 V  and 5 V logic. The architecture is designed for high \ncommon -mode transient immunity and high immunity to electrical \nnoise and magnetic interference . \nSee the Ordering Guide for the model numbers that have the fail -safe \noutput state of low or high.  \nPCB LAYOUT  \n \n \nFigure 15.Recommended Printed Circuit Board Layout  \nThe low -ESR ceramic bypass capacitors must be connected between \nVDD1 and GND 1 and between V DD2 and GND 2. The bypass capacitors \nare placed on  the PCB as close to the isolator device as possible. The \nrecommended byp ass capacitor value is between 0.1 μF and 10 μF. The user may also include resistors (50 –300 Ω) in series with the \ninputs and outputs if the system is excessively noisy, or in order to \nenhance the anti ESD ability of the system.  \nAvoid reducing the isolation capability, Keep the space underneath \nthe isolator device free from metal such as planes, pads, t races and \nvias.  \nTo minimize the impedance of the signal return loop, keep the solid \nground plane directly underneath the high -speed signal path, the \ncloser the better. The return path will couple between the nearest \nground plane to the signal path. Keep su itable trace width for \ncontrolled impedance transmission lines interconnect.  \nTo reduce the rise time degradation, keep the length of input/output \nsignal traces as short as possible, and route low inductance loop for \nthe signal path and It’s return path.  \nJITTER MEASUREMENT  \nThe eye diagram shown in the  figure below  provides the jitter \nmeasurement result for the π120Mxx/π121Mxx/π122Mxx . The \nKeysight 81160A pulse function arbitrary generator works as the \ndata source for the π120Mxx/π121Mxx/π122Mxx , which gener ates \n10Mbps pseudo random bit sequence (PRBS ). The Keysight \nDSOS104A digital storage oscilloscope captures the \nπ120Mxx/π121Mxx/π122Mxx  output waveform and recoveries the \neye diagram with the  SDA jitter tools and eye diagram analysis tools. \nThe result shows a typical measurement  jitter  data.        \n   \nFigure 16.π120Mxx/π121Mxx/π122Mxx Eye Diagram  \nCMTI MEASUREMENT  \n \nFigure 17.Common -mode transient immunity (CMTI) measurement  \nTo measure the Common -Mode Transient Immunity (CMTI) of π1xxxxx \nisolator under specified common -mode pulse magnitude (VCM) and \nspecified slew rate of the common -mode pulse (dVCM/dt) and other \nspecified test or ambient conditions, The common -mode pulse \ngenerator (G1) will be capable of providing fast rise and fall pulses of \nspecified magnitude and duration of the common -mode pulse \n(VCM),such that the maximum common -mode slew rates (dVCM/dt) \ncan be applied to π1xxxxx isolator coupler under measurement. The \ncommon -mode pulse is applied between one side ground GND1 and \nthe other side ground GND2 of π1xxxxx isolator, and shall be capable \nof providing positive transients as well as negative transients . \n \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 13 of 18  \n OUTLINE DIMENSIONS  \n \n \nFigure 18. 8-Lead Narrow Body SOIC [NB SOIC -8] Outline Package  –dimension unit(mm)  \n \nFigure  19.16-Lead Wide Body SOIC [WB SOIC -16] Outline Package –dimension unit(mm)  \n \n \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 14 of 18  \n  \nLand Patterns  \n8-Lead Narrow Body SOIC [NB SOIC -8] \nThe figure below illustrates the recommended land pattern details for the π1xxxxx in an 8 -pin narrow -body SOIC. The table below lists the \nvalues for the dimensions shown in the illustration.  \n \nFigure 20.8-Lead Narrow Body SOIC [NB SOIC -8] Land Pattern  \nTable 19.8-Lead Narrow Body SOIC  Land Pattern Dimensions  \nDimension  Feature  Parameter  Unit  \nC1 Pad column spacing  5.40  mm \nE Pad row pitch  1.27  mm \nX1 Pad width  0.60  mm \nY1 Pad length  1.55  mm \nNote：  \n1.This land pattern design is based on IPC -7351.  \n2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.  \n \n16-Lead Wide Body SOIC [WB SOIC -16] \nThe figure below illustrates the recommended land pattern details for the π1xxxxx in a 16 -pin wide -body SOIC package. The table lists the \nvalues for the dimensions shown in the illustration.  \n \nFigure 21.16-Lead Wide Body SOIC [WB SOIC -16] Land Pattern  \nTable 20. 16-Lead Wide Body SOIC [WB SOIC -16] Land Pattern Dimensions  \nDimension  Feature  Parameter  Unit  \nC1 Pad column spacing  9.40  mm \nE Pad row pitch  1.27  mm \nX1 Pad width  0.60  mm \nY1 Pad length  1.90  mm \nNote：  \n1.This land pattern design is based on IPC -7351  \n2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.  \n \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 15 of 18  \n Top Marking  \n \nLine 1  πxxxxxx=Product name  \nLine 2  YY = Work Year  \nWW = Work Week  \nZZ=Manufacturing code from assembly house  \nLine 3  XXXXX, no special meaning  \nFigure 22.Top Marking  \n \nREEL INFORMATION  \n8-Lead Narrow Body SOIC [NB SOIC -8] \n \n \nNote：The Pin 1of the chip is in the quadrant Q1  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 16 of 18  \n Figure 23. 8-Lead Narrow Body SOIC [NB SOIC -8] Reel Information –dimension  unit(mm)  \n16-Lead Wide Body SOIC [WB SOIC -16] \n \n \nNote：The Pin 1of the chip is in the quadrant Q1  \nFigure 24. 16-Lead Wide Body SOIC [WB SOIC -16] Reel Information  \n \nORDERING GUIDE  \nTable  21. ORDERING GUIDE  \nModel \nName 1 Temperature \nRange  No. of Inputs, \nVDD1 Side  No. of Inputs, \nVDD2 Side  Isolation \nRating (kV rms)  Fail-Safe \nOutput State  Package  MSL  \nPeak Temp 2 MOQ/  \nQuantity  \nper reel3 \nπ120M31  −40~125° C  2 0 3 High  NB SOIC -8 Level -2-260C -1 YEAR  4000  \nπ120M30  −40~125° C  2 0 3 Low NB SOIC -8 Level -2-260C -1 YEAR  4000  \nπ121M31  −40~125° C  1 1 3 High  NB SOIC -8 Level -2-260C -1 YEAR  4000  \nπ121M30  −40~125° C  1 1 3 Low NB SOIC -8 Level -2-260C -1 YEAR  4000  \nπ122M31  −40~125° C  1 1 3 High  NB SOIC -8 Level -2-260C -1 YEAR  4000  \nπ122M30  −40~125° C  1 1 3 Low NB SOIC -8 Level -2-260C -1 YEAR  4000  \nπ120M61  −40~125° C  2 0 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ120M60  −40~125° C  2 0 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ121M61  −40~125° C  1 1 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ121M60  −40~125° C  1 1 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ122M61  −40~125° C  1 1 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ122M60  −40~125° C  1 1 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nNote： \n1. Pai1xxxxx is equals to π1xxxxx in the customer  BOM  \n2. MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  \n3. MOQ, minimum ordering quantity.  \n \n \n \n \n \n \n \n \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 17 of 18  \n PART NUMBER NAMED RULE  \n \nNotes:  \nPai1xxxxx is equals to π1xxxxx in the customer  BOM  \nFigure  25. Part Number Named Rule  \n \nIMPORTANT NOTICE AND DISCLAIMER  \n2PaiSemi  intends to provide customers with the latest, accurate, and in -depth documentation. However, no responsibility is assumed by \n2PaiSemi  for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Characterization data, \navailable modules, and "Typical" parameters provided can and do vary in different applications.  Application examples d escribed herein are \nfor illustrative purposes only.  2PaiSemi  reserves the right to make changes without further notice and limitation to product information, \nspecifications, and descriptions herein, and does not give warranties as to the accuracy or compl eteness of the included information. 2PaiSemi  \nshall have no liability for the consequences of use of the information supplied herein.  \nTrademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright \nlicenses granted hereunder to design or fabricate any integrated circuits.   \nRoom 30 7-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021 -50850681  \n2Pai Semiconductor Co., Limited.  All rights reserved.  \nhttp://www.rpsemi.com/  \n \n  \nπ (1)(2)(0)(A)(3)(0)(S)\nSeries Number:1\nTotal Channel Amount:1,2,3,4,6              \nData Rate:\nIsolation Voltages:\n1:1.5kVrms AC\n6:5.0kVrms ACReverse Channel Amount:0,1,2,3              \nFail-Safe Output State:\n0=Logic Low\n1=Logic High3:3.0kVrms AC\nOptional:\nS:SSOP package\nQ:AEC -Q100 qualified\nR:Digital OptoCouplerE=200Mbps  \nM= 10Mbps  \nU=150kbps  A=600Mbps  \n\nData Sheet  π120M /π121M /π122M  \nRev.1. 9 | Page 18 of 18  \n REVISION HISTORY   \nRevision  Date  Page  Change Record  \n1.0 2018/09/17  All Initial version  \n1.1 2018/11/28  P11 Changed the recommended bypass capacitor value.  \n1.2 2019/09/08  Page1  Changed  the contact address.  \nAdd iDivider  technology description  in General  Description.  \nChanged propagation delay time, CMTI and HBM ESD.  \nAdded WB SOIC -16 Lead information.  \n1.3 2019/12/20  Page 1,11,14  Changed description of π1xxx6x. \n1.4 2020/02/16  Page1  Changed  propagation delay time.  \n1.5 2020/02/25  Page5  Changed Pulse Width Distortion.  \n1.6 2020/ 03/16 Page6  Changed VDDx Undervoltage Threshold and R egulatory  Information . \nAdded information of Land Patterns and Top Marking  \n1.7 2020/04/16  Page12  Optimize description and format to make it consistent with the Chinese version.  \n1.8 2021/05/17  Page 1,5~10  Changed R egulatory  Information.  \nAdded propagation delay time and supply current of π1xxM6x.  \n1.9 2021/12/06  Page15,16 Changed  Top Marking  Information.  \nChanged MSL Peak Temp . \n \n\n'}]
!==============================================================================!
### Component Summary: π120M31 from 2Pai Semiconductor

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage: 3.0 V to 5.5 V
  - Isolation Voltage: 3000 Vrms (1 minute) for π120M3x; 5000 Vrms for π120M6x
- **Current Ratings**: 
  - Dynamic Input Supply Current: 9 µA/Mbps (5V), 5 µA/Mbps (3.3V)
  - Dynamic Output Supply Current: 38 µA/Mbps (5V), 23 µA/Mbps (3.3V)
  - Average Output Current per Pin: ±10 mA
- **Power Consumption**: 
  - Quiescent Supply Current: 0.06 to 0.10 mA (5V), 0.06 to 0.12 mA (3.3V)
- **Operating Temperature Range**: -40°C to 125°C
- **Package Type**: NB SOIC-8
- **Special Features**: 
  - Dual-channel digital isolator
  - High data rate: 10 Mbps
  - Low propagation delay: 9 ns typical
  - High common-mode transient immunity: 75 kV/µs typical
  - Enhanced ESD protection: ±8 kV (HBM)
  - Fail-safe output state available
- **Moisture Sensitive Level (MSL)**: Level 2 per JEDEC J-STD-020E

#### Description:
The π120M31 is a dual-channel digital isolator designed by 2Pai Semiconductor. It utilizes innovative iDivider® technology, which allows for the direct transmission of voltage signals across an isolation barrier without the need for signal modulation and demodulation. This results in lower power consumption, faster data rates, and improved noise immunity compared to traditional optocouplers.

#### Typical Applications:
The π120M31 is suitable for a variety of applications, including:
- General-purpose multichannel isolation
- Industrial field bus isolation
- Isolation in industrial automation systems
- Isolated switch mode power supplies
- Isolated ADCs and DACs
- Motor control systems

This component is particularly useful in environments where electrical noise and transients are prevalent, providing reliable isolation and signal integrity across different voltage domains.