Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.30 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.30 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s400-5-tq144

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : Main.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Reg4bit.v" in library work
Compiling verilog file "MUX4x1.v" in library work
Module <Reg4bit> compiled
Compiling verilog file "BinTo7Seg.v" in library work
Module <MUX4x1> compiled
Compiling verilog file "Adder4bit.v" in library work
Module <BinTo7Seg> compiled
Compiling verilog file "Main.v" in library work
Module <Adder4bit> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <Reg4bit> in library <work>.

Analyzing hierarchy for module <MUX4x1> in library <work>.

Analyzing hierarchy for module <BinTo7Seg> in library <work>.

Analyzing hierarchy for module <Adder4bit> in library <work>.

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
Module <Main> is correct for synthesis.
 
Analyzing module <Reg4bit> in library <work>.
Module <Reg4bit> is correct for synthesis.
 
Analyzing module <MUX4x1> in library <work>.
Module <MUX4x1> is correct for synthesis.
 
Analyzing module <BinTo7Seg> in library <work>.
Module <BinTo7Seg> is correct for synthesis.
 
Analyzing module <Adder4bit> in library <work>.
Module <Adder4bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Reg4bit>.
    Related source file is "Reg4bit.v".
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg4bit> synthesized.


Synthesizing Unit <MUX4x1>.
    Related source file is "MUX4x1.v".
    Found 4-bit 4-to-1 multiplexer for signal <y>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <MUX4x1> synthesized.


Synthesizing Unit <BinTo7Seg>.
    Related source file is "BinTo7Seg.v".
    Found 16x7-bit ROM for signal <j>.
    Summary:
	inferred   1 ROM(s).
Unit <BinTo7Seg> synthesized.


Synthesizing Unit <Adder4bit>.
    Related source file is "Adder4bit.v".
    Found 4-bit adder for signal <$addsub0000> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder4bit> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:653 - Signal <nullWire> is used but never assigned. Tied to value 0000.
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 2
 4-bit register                                        : 2
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s400.nph' in environment C:\Xilinx.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 46
#      LUT3                        : 1
#      LUT4                        : 34
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXF5                       : 9
# FlipFlops/Latches                : 8
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 11
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400tq144-5 

 Number of Slices:                      20  out of   3584     0%  
 Number of Slice Flip Flops:             8  out of   7168     0%  
 Number of 4 input LUTs:                37  out of   7168     0%  
 Number of IOs:                         26
 Number of bonded IOBs:                 26  out of     97    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.354ns (Maximum Frequency: 186.769MHz)
   Minimum input arrival time before clock: 5.627ns
   Maximum output required time after clock: 7.962ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.354ns (frequency: 186.769MHz)
  Total number of paths / destination ports: 192 / 8
-------------------------------------------------------------------------
Delay:               5.354ns (Levels of Logic = 4)
  Source:            R2/q_1 (FF)
  Destination:       R2/q_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: R2/q_1 to R2/q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.626   1.031  R2/q_1 (R2/q_1)
     LUT4:I2->O            1   0.479   0.000  bus1Wire<1>1 (N50)
     MUXF5:I1->O           3   0.314   1.066  bus1Wire<1>_f5 (bus1Wire<1>)
     LUT4_D:I0->O          1   0.479   0.704  ALU/Madd__addsub0000__or00001 (ALU/Madd__addsub0000__or0000)
     LUT4:I3->O            2   0.479   0.000  ALU/z<3>1 (aluWire<3>)
     FDE:D                     0.176          R2/q_3
    ----------------------------------------
    Total                      5.354ns (2.553ns logic, 2.801ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 258 / 16
-------------------------------------------------------------------------
Offset:              5.627ns (Levels of Logic = 5)
  Source:            s1<0> (PAD)
  Destination:       R2/q_3 (FF)
  Destination Clock: clk rising

  Data Path: s1<0> to R2/q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.715   1.216  s1_0_IBUF (s1_0_IBUF)
     LUT4:I0->O            1   0.479   0.000  bus1Wire<1>1 (N50)
     MUXF5:I1->O           3   0.314   1.066  bus1Wire<1>_f5 (bus1Wire<1>)
     LUT4_D:I0->O          1   0.479   0.704  ALU/Madd__addsub0000__or00001 (ALU/Madd__addsub0000__or0000)
     LUT4:I3->O            2   0.479   0.000  ALU/z<3>1 (aluWire<3>)
     FDE:D                     0.176          R2/q_3
    ----------------------------------------
    Total                      5.627ns (2.642ns logic, 2.985ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 56 / 14
-------------------------------------------------------------------------
Offset:              7.962ns (Levels of Logic = 2)
  Source:            R1/q_2 (FF)
  Destination:       z1<6> (PAD)
  Source Clock:      clk rising

  Data Path: R1/q_2 to z1<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.626   1.267  R1/q_2 (R1/q_2)
     LUT4:I0->O            1   0.479   0.681  b1/Mrom_j6 (z1_5_OBUF)
     OBUF:I->O                 4.909          z1_5_OBUF (z1<5>)
    ----------------------------------------
    Total                      7.962ns (6.014ns logic, 1.948ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
CPU : 5.64 / 5.99 s | Elapsed : 6.00 / 6.00 s
 
--> 

Total memory usage is 135136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

