{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442684504234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442684504235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 19 13:41:44 2015 " "Processing started: Sat Sep 19 13:41:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442684504235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442684504235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab2 -c eecs301_lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab2 -c eecs301_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442684504235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442684504586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/func.v 1 1 " "Found 1 design units, including 1 entities, in source file v/func.v" { { "Info" "ISGN_ENTITY_NAME" "1 func " "Found entity 1: func" {  } { { "V/func.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/func.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442684515261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442684515261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "V/clock_divider.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442684515263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442684515263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "V/pwm.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442684515264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442684515264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/goal_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/goal_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 goal_counter " "Found entity 1: goal_counter" {  } { { "V/goal_counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442684515265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442684515265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file v/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "V/flipflop.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442684515266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442684515266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "V/counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442684515268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442684515268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs301_lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file eecs301_lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 eecs301_lab2 " "Found entity 1: eecs301_lab2" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442684515269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442684515269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/direction_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file v/direction_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 direction_handler " "Found entity 1: direction_handler" {  } { { "V/direction_handler.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/direction_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442684515270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442684515270 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "speed_counter.v(13) " "Verilog HDL Module Instantiation warning at speed_counter.v(13): ignored dangling comma in List of Port Connections" {  } { { "V/speed_counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/speed_counter.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1442684515271 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "speed_counter.v(33) " "Verilog HDL information at speed_counter.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "V/speed_counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/speed_counter.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1442684515272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/speed_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/speed_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_counter " "Found entity 1: speed_counter" {  } { { "V/speed_counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/speed_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442684515272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442684515272 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reset_clock.v(9) " "Verilog HDL information at reset_clock.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "V/reset_clock.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/reset_clock.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1442684515273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_clock " "Found entity 1: reset_clock" {  } { { "V/reset_clock.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/reset_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442684515273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442684515273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eecs301_lab2 " "Elaborating entity \"eecs301_lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442684515313 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 eecs301_lab2.v(21) " "Output port \"HEX0\" at eecs301_lab2.v(21) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 eecs301_lab2.v(22) " "Output port \"HEX1\" at eecs301_lab2.v(22) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 eecs301_lab2.v(23) " "Output port \"HEX2\" at eecs301_lab2.v(23) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 eecs301_lab2.v(24) " "Output port \"HEX3\" at eecs301_lab2.v(24) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 eecs301_lab2.v(25) " "Output port \"HEX4\" at eecs301_lab2.v(25) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 eecs301_lab2.v(26) " "Output port \"HEX5\" at eecs301_lab2.v(26) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] eecs301_lab2.v(32) " "Output port \"LEDR\[9\]\" at eecs301_lab2.v(32) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B eecs301_lab2.v(38) " "Output port \"VGA_B\" at eecs301_lab2.v(38) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G eecs301_lab2.v(41) " "Output port \"VGA_G\" at eecs301_lab2.v(41) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R eecs301_lab2.v(43) " "Output port \"VGA_R\" at eecs301_lab2.v(43) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST eecs301_lab2.v(9) " "Output port \"ADC_CONVST\" at eecs301_lab2.v(9) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN eecs301_lab2.v(10) " "Output port \"ADC_DIN\" at eecs301_lab2.v(10) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK eecs301_lab2.v(12) " "Output port \"ADC_SCLK\" at eecs301_lab2.v(12) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N eecs301_lab2.v(39) " "Output port \"VGA_BLANK_N\" at eecs301_lab2.v(39) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK eecs301_lab2.v(40) " "Output port \"VGA_CLK\" at eecs301_lab2.v(40) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS eecs301_lab2.v(42) " "Output port \"VGA_HS\" at eecs301_lab2.v(42) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N eecs301_lab2.v(44) " "Output port \"VGA_SYNC_N\" at eecs301_lab2.v(44) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS eecs301_lab2.v(45) " "Output port \"VGA_VS\" at eecs301_lab2.v(45) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1442684515315 "|eecs301_lab2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count " "Elaborating entity \"counter\" for hierarchy \"counter:count\"" {  } { { "eecs301_lab2.v" "count" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442684515324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goal_counter goal_counter:goal " "Elaborating entity \"goal_counter\" for hierarchy \"goal_counter:goal\"" {  } { { "eecs301_lab2.v" "goal" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442684515330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 goal_counter.v(20) " "Verilog HDL assignment warning at goal_counter.v(20): truncated value with size 32 to match size of target (9)" {  } { { "V/goal_counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442684515331 "|eecs301_lab2|goal_counter:goal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 goal_counter.v(21) " "Verilog HDL assignment warning at goal_counter.v(21): truncated value with size 32 to match size of target (9)" {  } { { "V/goal_counter.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/goal_counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442684515332 "|eecs301_lab2|goal_counter:goal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:slow " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:slow\"" {  } { { "eecs301_lab2.v" "slow" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442684515342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clock_divider.v(11) " "Verilog HDL assignment warning at clock_divider.v(11): truncated value with size 32 to match size of target (23)" {  } { { "V/clock_divider.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/clock_divider.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442684515342 "|eecs301_lab2|clock_divider:slow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_clock reset_clock:reset_clk " "Elaborating entity \"reset_clock\" for hierarchy \"reset_clock:reset_clk\"" {  } { { "eecs301_lab2.v" "reset_clk" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442684515353 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "22 21 0 counter reset_clock.v(7) " "Verilog HDL error at reset_clock.v(7): index 22 cannot fall outside the declared range \[21:0\] for vector \"counter\"" {  } { { "V/reset_clock.v" "" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/V/reset_clock.v" 7 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1442684515661 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "reset_clock:reset_clk " "Can't elaborate user hierarchy \"reset_clock:reset_clk\"" {  } { { "eecs301_lab2.v" "reset_clk" { Text "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.v" 118 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442684515661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.map.smsg " "Generated suppressed messages file C:/Users/Jonathan Monreal/Desktop/EECS 301/lab2/eecs301_lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1442684515683 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442684515745 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 19 13:41:55 2015 " "Processing ended: Sat Sep 19 13:41:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442684515745 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442684515745 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442684515745 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442684515745 ""}
