DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "i_fifo_write_ppo"
duLibraryName "COMMON"
duName "fifo_write"
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "9"
)
]
mwi 0
uid 823,0
)
(Instance
name "i_ppo_ram"
duLibraryName "common"
duName "ram3x3"
elements [
]
mwi 0
uid 1082,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\TFG2015\\src\\design\\correction\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\TFG2015\\src\\design\\correction\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_ppo\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_ppo\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "T:\\TFG2015\\src\\design\\correction\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_ppo"
)
(vvPair
variable "d_logical"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_ppo"
)
(vvPair
variable "date"
value "15/05/2015"
)
(vvPair
variable "day"
value "vie"
)
(vvPair
variable "day_long"
value "viernes"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "fifo_write_ppo"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "FERNANDO-LAPTOP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "correction"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HOME_PROJECT/tools/designcheck/correction"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HOME_PROJECT/work/compilation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "fifo_write_ppo"
)
(vvPair
variable "month"
value "may"
)
(vvPair
variable "month_long"
value "mayo"
)
(vvPair
variable "p"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_ppo\\rtl.bd"
)
(vvPair
variable "p_logical"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_ppo\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "TFG2015"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_10.1d\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "11:31:37"
)
(vvPair
variable "unit"
value "fifo_write_ppo"
)
(vvPair
variable "user"
value "Fernando"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,49000,48000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,41800,48000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,43000,53000,44000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,43000,52200,44000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,45000,49000,46000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,45000,42200,46000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,45000,32000,46000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,45000,30300,46000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,44000,69000,48000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,44200,67800,46200"
st "
Módulo que agrupa la memoria RAM en la que se almacenará ppo y el control de escritura de FIFO
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,43000,69000,44000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,43000,56800,44000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,43000,49000,45000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "35950,43500,41050,44500"
st "
UCM-ABSYS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,32000,47000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,46000,30300,47000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,47000,32000,48000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,47000,30900,48000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,49000,47000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,42500,47000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,43000,69000,48000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 256,0
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 6
suid 6,0
)
declText (MLText
uid 257,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2000,41500,2800"
st "clk             : std_logic -- Clock"
)
)
*13 (Net
uid 258,0
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 7
suid 7,0
)
declText (MLText
uid 259,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,6000,51000,6800"
st "rst             : std_logic -- Synch active high reset"
)
)
*14 (PortIoIn
uid 351,0
shape (CompositeShape
uid 352,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 353,0
sl 0
ro 270
xt "15000,46625,16500,47375"
)
(Line
uid 354,0
sl 0
ro 270
xt "16500,47000,17000,47000"
pts [
"16500,47000"
"17000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 355,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
font "arial,8,0"
)
xt "12700,46500,14000,47500"
st "rst"
ju 2
blo "14000,47300"
tm "WireNameMgr"
)
)
)
*15 (PortIoIn
uid 357,0
shape (CompositeShape
uid 358,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 359,0
sl 0
ro 270
xt "15000,44625,16500,45375"
)
(Line
uid 360,0
sl 0
ro 270
xt "16500,45000,17000,45000"
pts [
"16500,45000"
"17000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 361,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 362,0
va (VaSet
font "arial,8,0"
)
xt "12700,44500,14000,45500"
st "clk"
ju 2
blo "14000,45300"
tm "WireNameMgr"
)
)
)
*16 (GlobalConnector
uid 363,0
shape (Circle
uid 364,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "25000,46000,27000,48000"
radius 1000
)
name (Text
uid 365,0
va (VaSet
font "arial,8,1"
)
xt "25500,46500,26500,47500"
st "G"
blo "25500,47300"
)
)
*17 (GlobalConnector
uid 366,0
shape (Circle
uid 367,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "25000,44000,27000,46000"
radius 1000
)
name (Text
uid 368,0
va (VaSet
font "arial,8,1"
)
xt "25500,44500,26500,45500"
st "G"
blo "25500,45300"
)
)
*18 (SaComponent
uid 823,0
optionalChildren [
*19 (CptPort
uid 833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 834,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,33625,43000,34375"
)
tg (CPTG
uid 835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 836,0
va (VaSet
font "arial,8,0"
)
xt "44000,33500,49600,34500"
st "rd_addr : (3:0)"
blo "44000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
*20 (CptPort
uid 841,0
ps "OnEdgeStrategy"
shape (Triangle
uid 842,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,36625,43000,37375"
)
tg (CPTG
uid 843,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 844,0
va (VaSet
font "arial,8,0"
)
xt "44000,36500,45300,37500"
st "clk"
blo "44000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
)
)
)
*21 (CptPort
uid 845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,35625,43000,36375"
)
tg (CPTG
uid 847,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 848,0
va (VaSet
font "arial,8,0"
)
xt "44000,35500,45300,36500"
st "rst"
blo "44000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 2
)
)
)
*22 (CptPort
uid 849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,32625,51750,33375"
)
tg (CPTG
uid 851,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 852,0
va (VaSet
font "arial,8,0"
)
xt "47600,32500,50000,33500"
st "wr_en"
ju 2
blo "50000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 6
)
)
)
*23 (CptPort
uid 853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,30625,43000,31375"
)
tg (CPTG
uid 855,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 856,0
va (VaSet
font "arial,8,0"
)
xt "44000,30500,45900,31500"
st "start"
blo "44000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
eolc "Start of reading"
o 3
)
)
)
*24 (CptPort
uid 857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,30625,51750,31375"
)
tg (CPTG
uid 859,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 860,0
va (VaSet
font "arial,8,0"
)
xt "48000,30500,50000,31500"
st "done"
ju 2
blo "50000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 824,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,30000,51000,39000"
)
oxt "17000,11000,28000,20000"
ttg (MlTextGroup
uid 825,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 826,0
va (VaSet
font "arial,8,1"
)
xt "43200,27000,47400,28000"
st "COMMON"
blo "43200,27800"
tm "BdLibraryNameMgr"
)
*26 (Text
uid 827,0
va (VaSet
font "arial,8,1"
)
xt "43200,28000,47400,29000"
st "fifo_write"
blo "43200,28800"
tm "CptNameMgr"
)
*27 (Text
uid 828,0
va (VaSet
font "arial,8,1"
)
xt "43200,29000,49900,30000"
st "i_fifo_write_ppo"
blo "43200,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 829,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 830,0
text (MLText
uid 831,0
va (VaSet
font "Courier New,8,0"
)
xt "38000,39200,56000,40000"
st "g_fifo_size = 9    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "9"
)
]
)
viewicon (ZoomableIcon
uid 832,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "43250,37250,44750,38750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*28 (Net
uid 925,0
decl (Decl
n "ppo_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori covariance data"
o 3
suid 23,0
)
declText (MLText
uid 926,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,6800,62500,7600"
st "ppo_data        : std_logic_vector(15 DOWNTO 0) -- posteriori covariance data"
)
)
*29 (Net
uid 927,0
decl (Decl
n "ppo_write_fifo"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 4
suid 24,0
)
declText (MLText
uid 928,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,8400,60000,9200"
st "ppo_write_fifo  : std_logic -- posteriori covariance fifo control signal"
)
)
*30 (Net
uid 929,0
decl (Decl
n "ppo_addrb"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 25,0
)
declText (MLText
uid 930,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2000,50500,2800"
st "signal ppo_addrb       : std_logic_vector(3 DOWNTO 0)"
)
)
*31 (Net
uid 931,0
decl (Decl
n "ppo_write_start"
t "std_logic"
o 6
suid 26,0
)
declText (MLText
uid 932,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,5200,37000,6000"
st "ppo_write_start : std_logic"
)
)
*32 (Net
uid 933,0
decl (Decl
n "ppo_write_done"
t "std_logic"
o 7
suid 27,0
)
declText (MLText
uid 934,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,7600,37000,8400"
st "ppo_write_done  : std_logic"
)
)
*33 (Net
uid 935,0
decl (Decl
n "ppo_addra"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 28,0
)
declText (MLText
uid 936,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2800,47000,3600"
st "ppo_addra       : std_logic_vector(3 DOWNTO 0)"
)
)
*34 (Net
uid 937,0
decl (Decl
n "ppo_dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 29,0
)
declText (MLText
uid 938,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,3600,47500,4400"
st "ppo_dina        : std_logic_vector(15 DOWNTO 0)"
)
)
*35 (Net
uid 939,0
decl (Decl
n "ppo_wea"
t "std_logic"
o 10
suid 30,0
)
declText (MLText
uid 940,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,4400,37000,5200"
st "ppo_wea         : std_logic"
)
)
*36 (PortIoIn
uid 941,0
shape (CompositeShape
uid 942,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 943,0
sl 0
xt "40625,19000,41375,20500"
)
(Line
uid 944,0
sl 0
xt "41000,20500,41000,21000"
pts [
"41000,20500"
"41000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 945,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 946,0
va (VaSet
font "arial,8,0"
)
xt "38050,17000,43950,18000"
st "ppo_write_start"
ju 2
blo "43950,17800"
tm "WireNameMgr"
)
)
)
*37 (PortIoOut
uid 947,0
shape (CompositeShape
uid 948,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 949,0
sl 0
ro 180
xt "56625,19000,57375,20500"
)
(Line
uid 950,0
sl 0
ro 180
xt "57000,20500,57000,21000"
pts [
"57000,21000"
"57000,20500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 951,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 952,0
va (VaSet
font "arial,8,0"
)
xt "54000,17000,60000,18000"
st "ppo_write_done"
ju 2
blo "60000,17800"
tm "WireNameMgr"
)
)
)
*38 (PortIoOut
uid 953,0
shape (CompositeShape
uid 954,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 955,0
sl 0
ro 270
xt "66500,40625,68000,41375"
)
(Line
uid 956,0
sl 0
ro 270
xt "66000,41000,66500,41000"
pts [
"66000,41000"
"66500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 957,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 958,0
va (VaSet
font "arial,8,0"
)
xt "69000,40500,72400,41500"
st "ppo_data"
blo "69000,41300"
tm "WireNameMgr"
)
)
)
*39 (PortIoOut
uid 959,0
shape (CompositeShape
uid 960,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 961,0
sl 0
ro 270
xt "66500,32625,68000,33375"
)
(Line
uid 962,0
sl 0
ro 270
xt "66000,33000,66500,33000"
pts [
"66000,33000"
"66500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 963,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 964,0
va (VaSet
font "arial,8,0"
)
xt "69000,32500,74400,33500"
st "ppo_write_fifo"
blo "69000,33300"
tm "WireNameMgr"
)
)
)
*40 (PortIoIn
uid 965,0
shape (CompositeShape
uid 966,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 967,0
sl 0
ro 270
xt "10750,35625,12250,36375"
)
(Line
uid 968,0
sl 0
ro 270
xt "12250,36000,12750,36000"
pts [
"12250,36000"
"12750,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 969,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 970,0
va (VaSet
font "arial,8,0"
)
xt "6600,35500,10000,36500"
st "ppo_dina"
ju 2
blo "10000,36300"
tm "WireNameMgr"
)
)
)
*41 (PortIoIn
uid 971,0
shape (CompositeShape
uid 972,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 973,0
sl 0
ro 270
xt "10750,33625,12250,34375"
)
(Line
uid 974,0
sl 0
ro 270
xt "12250,34000,12750,34000"
pts [
"12250,34000"
"12750,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 975,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 976,0
va (VaSet
font "arial,8,0"
)
xt "6100,33500,10000,34500"
st "ppo_addra"
ju 2
blo "10000,34300"
tm "WireNameMgr"
)
)
)
*42 (PortIoIn
uid 977,0
shape (CompositeShape
uid 978,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 979,0
sl 0
ro 270
xt "10750,34625,12250,35375"
)
(Line
uid 980,0
sl 0
ro 270
xt "12250,35000,12750,35000"
pts [
"12250,35000"
"12750,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 981,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 982,0
va (VaSet
font "arial,8,0"
)
xt "6700,34500,10000,35500"
st "ppo_wea"
ju 2
blo "10000,35300"
tm "WireNameMgr"
)
)
)
*43 (SaComponent
uid 1082,0
optionalChildren [
*44 (CptPort
uid 1057,0
optionalChildren [
*45 (FFT
pts [
"21750,39000"
"21000,39375"
"21000,38625"
]
uid 1061,0
ro 90
va (VaSet
vasetType 1
lineColor "26368,26368,26368"
lineWidth 2
)
xt "21000,38625,21750,39375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1058,0
ro 90
va (VaSet
vasetType 1
)
xt "20250,38625,21000,39375"
)
tg (CPTG
uid 1059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1060,0
va (VaSet
)
xt "22000,38500,23300,39500"
st "clk"
blo "22000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 4,0
)
)
)
*46 (CptPort
uid 1062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1063,0
ro 90
va (VaSet
vasetType 1
)
xt "34000,37625,34750,38375"
)
tg (CPTG
uid 1064,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1065,0
va (VaSet
)
xt "27800,37500,33000,38500"
st "doutb : (15:0)"
ju 2
blo "33000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "doutb"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*47 (CptPort
uid 1066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1067,0
ro 270
va (VaSet
vasetType 1
)
xt "34000,33625,34750,34375"
)
tg (CPTG
uid 1068,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1069,0
va (VaSet
)
xt "28100,33500,33000,34500"
st "addrb : (3:0)"
ju 2
blo "33000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "addrb"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
suid 7,0
)
)
)
*48 (CptPort
uid 1070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1071,0
ro 90
va (VaSet
vasetType 1
)
xt "20250,35625,21000,36375"
)
tg (CPTG
uid 1072,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1073,0
va (VaSet
)
xt "22000,35500,26800,36500"
st "dina : (15:0)"
blo "22000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 8,0
)
)
)
*49 (CptPort
uid 1074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1075,0
ro 90
va (VaSet
vasetType 1
)
xt "20250,33625,21000,34375"
)
tg (CPTG
uid 1076,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1077,0
va (VaSet
)
xt "22000,33500,26900,34500"
st "addra : (3:0)"
blo "22000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "addra"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
suid 9,0
)
)
)
*50 (CptPort
uid 1078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1079,0
ro 90
va (VaSet
vasetType 1
)
xt "20250,34625,21000,35375"
)
tg (CPTG
uid 1080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1081,0
va (VaSet
)
xt "22000,34500,23700,35500"
st "wea"
blo "22000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "wea"
t "std_logic"
o 5
suid 10,0
)
)
)
]
shape (Rectangle
uid 1083,0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "21000,33000,34000,41000"
)
oxt "43000,31000,56000,39000"
ttg (MlTextGroup
uid 1084,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 1085,0
va (VaSet
font "Arial,8,1"
)
xt "21200,30000,24900,31000"
st "common"
blo "21200,30800"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 1086,0
va (VaSet
font "Arial,8,1"
)
xt "21200,31000,24200,32000"
st "ram3x3"
blo "21200,31800"
tm "CptNameMgr"
)
*53 (Text
uid 1087,0
va (VaSet
font "Arial,8,1"
)
xt "21200,32000,25500,33000"
st "i_ppo_ram"
blo "21200,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1088,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1089,0
text (MLText
uid 1090,0
va (VaSet
font "Courier New,8,0"
)
xt "17000,40600,17000,40600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1091,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "21250,39250,22750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*54 (Wire
uid 369,0
shape (OrthoPolyLine
uid 370,0
va (VaSet
vasetType 3
)
xt "17000,45000,25000,45000"
pts [
"17000,45000"
"25000,45000"
]
)
start &15
end &17
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 372,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "16000,44000,17300,45000"
st "clk"
blo "16000,44800"
tm "WireNameMgr"
)
)
on &12
)
*55 (Wire
uid 373,0
shape (OrthoPolyLine
uid 374,0
va (VaSet
vasetType 3
)
xt "17000,47000,25000,47000"
pts [
"17000,47000"
"25000,47000"
]
)
start &14
end &16
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 376,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "16000,46000,17300,47000"
st "rst"
blo "16000,46800"
tm "WireNameMgr"
)
)
on &13
)
*56 (Wire
uid 861,0
shape (OrthoPolyLine
uid 862,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34750,34000,42250,34000"
pts [
"34750,34000"
"42250,34000"
]
)
start &47
end &19
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 864,0
va (VaSet
font "arial,8,0"
)
xt "36750,33000,43250,34000"
st "ppo_addrb : (3:0)"
blo "36750,33800"
tm "WireNameMgr"
)
)
on &30
)
*57 (Wire
uid 865,0
shape (OrthoPolyLine
uid 866,0
va (VaSet
vasetType 3
)
xt "39000,37000,42250,37000"
pts [
"39000,37000"
"42250,37000"
]
)
end &20
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 870,0
va (VaSet
font "arial,8,0"
)
xt "40000,36000,41300,37000"
st "clk"
blo "40000,36800"
tm "WireNameMgr"
)
)
on &12
)
*58 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "39000,36000,42250,36000"
pts [
"39000,36000"
"42250,36000"
]
)
end &21
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 876,0
va (VaSet
font "arial,8,0"
)
xt "40000,35000,41300,36000"
st "rst"
blo "40000,35800"
tm "WireNameMgr"
)
)
on &13
)
*59 (Wire
uid 877,0
shape (OrthoPolyLine
uid 878,0
va (VaSet
vasetType 3
)
xt "41000,21000,42250,31000"
pts [
"41000,21000"
"41000,31000"
"42250,31000"
]
)
start &36
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 882,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,21000,46900,22000"
st "ppo_write_start"
blo "41000,21800"
tm "WireNameMgr"
)
)
on &31
)
*60 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
)
xt "51750,21000,57000,31000"
pts [
"57000,21000"
"57000,31000"
"51750,31000"
]
)
start &37
end &24
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 888,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,21000,63000,22000"
st "ppo_write_done"
blo "57000,21800"
tm "WireNameMgr"
)
)
on &32
)
*61 (Wire
uid 889,0
shape (OrthoPolyLine
uid 890,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12750,34000,20250,34000"
pts [
"12750,34000"
"20250,34000"
]
)
start &41
end &49
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "13000,33000,16900,34000"
st "ppo_addra"
blo "13000,33800"
tm "WireNameMgr"
)
)
on &33
)
*62 (Wire
uid 895,0
shape (OrthoPolyLine
uid 896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12750,36000,20250,36000"
pts [
"12750,36000"
"20250,36000"
]
)
start &40
end &48
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 900,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "13000,35000,16400,36000"
st "ppo_dina"
blo "13000,35800"
tm "WireNameMgr"
)
)
on &34
)
*63 (Wire
uid 901,0
shape (OrthoPolyLine
uid 902,0
va (VaSet
vasetType 3
)
xt "12750,35000,20250,35000"
pts [
"12750,35000"
"20250,35000"
]
)
start &42
end &50
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 906,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "13000,34000,16300,35000"
st "ppo_wea"
blo "13000,34800"
tm "WireNameMgr"
)
)
on &35
)
*64 (Wire
uid 907,0
shape (OrthoPolyLine
uid 908,0
va (VaSet
vasetType 3
)
xt "17000,39000,20250,39000"
pts [
"17000,39000"
"20250,39000"
]
)
end &44
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 912,0
va (VaSet
font "arial,8,0"
)
xt "18000,38000,19300,39000"
st "clk"
blo "18000,38800"
tm "WireNameMgr"
)
)
on &12
)
*65 (Wire
uid 913,0
shape (OrthoPolyLine
uid 914,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34750,38000,66000,41000"
pts [
"34750,38000"
"36000,38000"
"36000,41000"
"66000,41000"
]
)
start &46
end &38
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 918,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "58000,40000,61400,41000"
st "ppo_data"
blo "58000,40800"
tm "WireNameMgr"
)
)
on &28
)
*66 (Wire
uid 919,0
shape (OrthoPolyLine
uid 920,0
va (VaSet
vasetType 3
)
xt "51750,33000,66000,33000"
pts [
"51750,33000"
"66000,33000"
]
)
start &22
end &39
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 924,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "54000,32000,59400,33000"
st "ppo_write_fifo"
blo "54000,32800"
tm "WireNameMgr"
)
)
on &29
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *67 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 42,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*69 (MLText
uid 43,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*71 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*72 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*73 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*74 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*75 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*76 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1050"
viewArea "-22104,-3100,102734,64018"
cachedDiagramExtent "0,0,74400,48000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1120,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*78 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*79 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*81 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*82 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*84 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*85 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*87 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*88 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*90 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*91 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*93 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*95 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*97 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,27100,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 30,0
usingSuid 1
emptyRow *98 (LEmptyRow
)
uid 54,0
optionalChildren [
*99 (RefLabelRowHdr
)
*100 (TitleRowHdr
)
*101 (FilterRowHdr
)
*102 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*103 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*104 (GroupColHdr
tm "GroupColHdrMgr"
)
*105 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*106 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*107 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*108 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*109 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*110 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*111 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 6
suid 6,0
)
)
uid 312,0
)
*112 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 7
suid 7,0
)
)
uid 314,0
)
*113 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ppo_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori covariance data"
o 3
suid 23,0
)
)
uid 983,0
)
*114 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ppo_write_fifo"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 4
suid 24,0
)
)
uid 985,0
)
*115 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ppo_addrb"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 25,0
)
)
uid 987,0
)
*116 (LeafLogPort
port (LogicalPort
decl (Decl
n "ppo_write_start"
t "std_logic"
o 6
suid 26,0
)
)
uid 989,0
)
*117 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ppo_write_done"
t "std_logic"
o 7
suid 27,0
)
)
uid 991,0
)
*118 (LeafLogPort
port (LogicalPort
decl (Decl
n "ppo_addra"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 28,0
)
)
uid 993,0
)
*119 (LeafLogPort
port (LogicalPort
decl (Decl
n "ppo_dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 29,0
)
)
uid 995,0
)
*120 (LeafLogPort
port (LogicalPort
decl (Decl
n "ppo_wea"
t "std_logic"
o 10
suid 30,0
)
)
uid 997,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*121 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *122 (MRCItem
litem &98
pos 10
dimension 20
)
uid 69,0
optionalChildren [
*123 (MRCItem
litem &99
pos 0
dimension 20
uid 70,0
)
*124 (MRCItem
litem &100
pos 1
dimension 23
uid 71,0
)
*125 (MRCItem
litem &101
pos 2
hidden 1
dimension 20
uid 72,0
)
*126 (MRCItem
litem &111
pos 0
dimension 20
uid 313,0
)
*127 (MRCItem
litem &112
pos 1
dimension 20
uid 315,0
)
*128 (MRCItem
litem &113
pos 2
dimension 20
uid 984,0
)
*129 (MRCItem
litem &114
pos 3
dimension 20
uid 986,0
)
*130 (MRCItem
litem &115
pos 4
dimension 20
uid 988,0
)
*131 (MRCItem
litem &116
pos 5
dimension 20
uid 990,0
)
*132 (MRCItem
litem &117
pos 6
dimension 20
uid 992,0
)
*133 (MRCItem
litem &118
pos 7
dimension 20
uid 994,0
)
*134 (MRCItem
litem &119
pos 8
dimension 20
uid 996,0
)
*135 (MRCItem
litem &120
pos 9
dimension 20
uid 998,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*136 (MRCItem
litem &102
pos 0
dimension 20
uid 74,0
)
*137 (MRCItem
litem &104
pos 1
dimension 50
uid 75,0
)
*138 (MRCItem
litem &105
pos 2
dimension 100
uid 76,0
)
*139 (MRCItem
litem &106
pos 3
dimension 50
uid 77,0
)
*140 (MRCItem
litem &107
pos 4
dimension 100
uid 78,0
)
*141 (MRCItem
litem &108
pos 5
dimension 100
uid 79,0
)
*142 (MRCItem
litem &109
pos 6
dimension 50
uid 80,0
)
*143 (MRCItem
litem &110
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *144 (LEmptyRow
)
uid 83,0
optionalChildren [
*145 (RefLabelRowHdr
)
*146 (TitleRowHdr
)
*147 (FilterRowHdr
)
*148 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*149 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*150 (GroupColHdr
tm "GroupColHdrMgr"
)
*151 (NameColHdr
tm "GenericNameColHdrMgr"
)
*152 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*153 (InitColHdr
tm "GenericValueColHdrMgr"
)
*154 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*155 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*156 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *157 (MRCItem
litem &144
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*158 (MRCItem
litem &145
pos 0
dimension 20
uid 98,0
)
*159 (MRCItem
litem &146
pos 1
dimension 23
uid 99,0
)
*160 (MRCItem
litem &147
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*161 (MRCItem
litem &148
pos 0
dimension 20
uid 102,0
)
*162 (MRCItem
litem &150
pos 1
dimension 50
uid 103,0
)
*163 (MRCItem
litem &151
pos 2
dimension 100
uid 104,0
)
*164 (MRCItem
litem &152
pos 3
dimension 100
uid 105,0
)
*165 (MRCItem
litem &153
pos 4
dimension 50
uid 106,0
)
*166 (MRCItem
litem &154
pos 5
dimension 50
uid 107,0
)
*167 (MRCItem
litem &155
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
