Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Sep 18 09:54:45 2025
| Host         : Jorge running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/jorge/OneDrive/Documentos/TP1/timing_report.txt
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

data[0]
data[1]
data[2]
data[3]
data[4]
data[5]
data[6]
data[7]
enable_a
enable_b
enable_op
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

carry
result[0]
result[1]
result[2]
result[3]
result[4]
result[5]
result[6]
result[7]
zero

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   76          inf        0.000                      0                   76        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     data_a/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    data_a/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     data_a/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     data_a/out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     data_a/out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     data_a/out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     data_a/out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     data_a/out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    data_b/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    data_a/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     data_a/out_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_op/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.468ns  (logic 4.721ns (30.524%)  route 10.747ns (69.476%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    data_op/CLK
    SLICE_X0Y11          FDRE                                         r  data_op/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  data_op/out_reg[1]/Q
                         net (fo=25, routed)          1.478     7.090    data_op/out_reg_n_0_[1]
    SLICE_X1Y8                                                        f  data_op/result_OBUF[7]_inst_i_7/I1
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     7.214 r  data_op/result_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.970     8.184    data_op/out_reg[5]_0
    SLICE_X5Y9                                                        r  data_op/result_OBUF[6]_inst_i_6/I4
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.124     8.308 r  data_op/result_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.667     8.975    data_op/result_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y9                                                        r  data_op/result_OBUF[6]_inst_i_4/I5
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.099 r  data_op/result_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.798     9.897    data_op/result_OBUF[6]_inst_i_4_n_0
    SLICE_X5Y10                                                       r  data_op/result_OBUF[6]_inst_i_1/I5
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.021 f  data_op/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.747    10.768    data_op/result_OBUF[6]
    SLICE_X0Y10                                                       f  data_op/zero_OBUF_inst_i_2/I3
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.124    10.892 f  data_op/zero_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.952    11.844    data_op/zero_OBUF_inst_i_2_n_0
    SLICE_X0Y11                                                       f  data_op/zero_OBUF_inst_i_1/I4
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124    11.968 r  data_op/zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.135    17.103    zero_OBUF
    L1                                                                r  zero_OBUF_inst/I
    L1                   OBUF (Prop_obuf_I_O)         3.521    20.624 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000    20.624    zero
    L1                                                                r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_b/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.771ns  (logic 5.358ns (41.957%)  route 7.413ns (58.043%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    data_b/CLK
    SLICE_X1Y10          FDRE                                         r  data_b/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  data_b/out_reg[1]/Q
                         net (fo=13, routed)          1.184     6.797    data_b/Q[1]
    SLICE_X2Y9                                                        r  data_b/i__carry_i_3/I0
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  data_b/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.921    alu/S[1]
    SLICE_X2Y9                                                        r  alu/S0_inferred__0/i__carry/S[1]
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  alu/S0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    alu/S0_inferred__0/i__carry_n_0
    SLICE_X2Y10                                                       r  alu/S0_inferred__0/i__carry__0/CI
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  alu/S0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    data_a/carry_OBUF_inst_i_1[0]
    SLICE_X2Y11                                                       r  data_a/carry_OBUF_inst_i_4/CI
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.825 f  data_a/carry_OBUF_inst_i_4/CO[0]
                         net (fo=1, routed)           0.793     8.617    data_op/carry[0]
    SLICE_X1Y11                                                       f  data_op/carry_OBUF_inst_i_1/I5
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.367     8.984 r  data_op/carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.437    14.421    carry_OBUF
    N3                                                                r  carry_OBUF_inst/I
    N3                   OBUF (Prop_obuf_I_O)         3.507    17.928 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000    17.928    carry
    N3                                                                r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.516ns  (logic 4.618ns (43.913%)  route 5.898ns (56.087%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 r  data_a/out_reg[7]/Q
                         net (fo=14, routed)          1.330     6.906    data_b/S0_inferred__0/i__carry__0[6]
    SLICE_X0Y9                                                        r  data_b/result_OBUF[2]_inst_i_6/I2
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.297     7.203 r  data_b/result_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.670     7.874    data_a/result_OBUF[2]_inst_i_2
    SLICE_X0Y9                                                        r  data_a/result_OBUF[2]_inst_i_5/I2
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.998 f  data_a/result_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.586     8.583    data_op/result_OBUF[2]_inst_i_1_0
    SLICE_X0Y10                                                       f  data_op/result_OBUF[1]_inst_i_2/I1
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     8.707 r  data_op/result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.724     9.431    data_op/result_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y11                                                       r  data_op/result_OBUF[1]_inst_i_1/I2
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.555 r  data_op/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.588    12.143    result_OBUF[1]
    E19                                                               r  result_OBUF[1]_inst/I
    E19                  OBUF (Prop_obuf_I_O)         3.530    15.673 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.673    result[1]
    E19                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_op/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.309ns  (logic 4.458ns (43.247%)  route 5.851ns (56.753%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    data_op/CLK
    SLICE_X0Y11          FDRE                                         r  data_op/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  data_op/out_reg[1]/Q
                         net (fo=25, routed)          1.478     7.090    data_op/out_reg_n_0_[1]
    SLICE_X1Y8                                                        r  data_op/result_OBUF[7]_inst_i_7/I1
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     7.214 f  data_op/result_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.970     8.184    data_op/out_reg[5]_0
    SLICE_X5Y9                                                        f  data_op/result_OBUF[6]_inst_i_6/I4
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.124     8.308 f  data_op/result_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.667     8.975    data_op/result_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y9                                                        f  data_op/result_OBUF[6]_inst_i_4/I5
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.099 f  data_op/result_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.798     9.897    data_op/result_OBUF[6]_inst_i_4_n_0
    SLICE_X5Y10                                                       f  data_op/result_OBUF[6]_inst_i_1/I5
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.021 r  data_op/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.937    11.959    result_OBUF[6]
    U14                                                               r  result_OBUF[6]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         3.506    15.465 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.465    result[6]
    U14                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.296ns  (logic 4.589ns (44.572%)  route 5.707ns (55.428%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 r  data_a/out_reg[7]/Q
                         net (fo=14, routed)          1.330     6.906    data_b/S0_inferred__0/i__carry__0[6]
    SLICE_X0Y9                                                        r  data_b/result_OBUF[2]_inst_i_6/I2
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.297     7.203 r  data_b/result_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.670     7.874    data_a/result_OBUF[2]_inst_i_2
    SLICE_X0Y9                                                        r  data_a/result_OBUF[2]_inst_i_5/I2
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.998 f  data_a/result_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.830     8.828    data_op/result_OBUF[2]_inst_i_1_0
    SLICE_X2Y8                                                        f  data_op/result_OBUF[2]_inst_i_2/I1
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     8.952 r  data_op/result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.652     9.604    data_op/result_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y8                                                        r  data_op/result_OBUF[2]_inst_i_1/I2
    SLICE_X4Y8           LUT6 (Prop_lut6_I2_O)        0.124     9.728 r  data_op/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.224    11.952    result_OBUF[2]
    U19                                                               r  result_OBUF[2]_inst/I
    U19                  OBUF (Prop_obuf_I_O)         3.501    15.453 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.453    result[2]
    U19                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_b/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.204ns  (logic 5.266ns (51.605%)  route 4.938ns (48.395%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    data_b/CLK
    SLICE_X1Y10          FDRE                                         r  data_b/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  data_b/out_reg[0]/Q
                         net (fo=13, routed)          1.003     6.616    data_a/result_OBUF[7]_inst_i_6_0[0]
    SLICE_X3Y9                                                        r  data_a/result_OBUF[3]_inst_i_10/I1
    SLICE_X3Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  data_a/result_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.740    data_a/result_OBUF[3]_inst_i_10_n_0
    SLICE_X3Y9                                                        r  data_a/result_OBUF[3]_inst_i_6/S[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.272 r  data_a/result_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    data_a/result_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y10                                                       r  data_a/result_OBUF[7]_inst_i_6/CI
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.494 r  data_a/result_OBUF[7]_inst_i_6/O[0]
                         net (fo=1, routed)           0.808     8.303    data_op/result_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y10                                                       r  data_op/result_OBUF[4]_inst_i_3/I3
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.299     8.602 f  data_op/result_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.951     9.553    data_op/result_OBUF[4]_inst_i_3_n_0
    SLICE_X4Y9                                                        f  data_op/result_OBUF[4]_inst_i_1/I3
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.124     9.677 r  data_op/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.176    11.852    result_OBUF[4]
    W18                                                               r  result_OBUF[4]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         3.509    15.361 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.361    result[4]
    W18                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_b/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 5.380ns (53.841%)  route 4.613ns (46.159%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    data_b/CLK
    SLICE_X1Y10          FDRE                                         r  data_b/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  data_b/out_reg[1]/Q
                         net (fo=13, routed)          1.184     6.797    data_b/Q[1]
    SLICE_X2Y9                                                        r  data_b/i__carry_i_3/I0
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  data_b/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.921    alu/S[1]
    SLICE_X2Y9                                                        r  alu/S0_inferred__0/i__carry/S[1]
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  alu/S0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    alu/S0_inferred__0/i__carry_n_0
    SLICE_X2Y10                                                       r  alu/S0_inferred__0/i__carry__0/CI
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.777 r  alu/S0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.817     8.594    data_op/result_OBUF[7]_inst_i_1_1[1]
    SLICE_X2Y12                                                       r  data_op/result_OBUF[5]_inst_i_4/I0
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.306     8.900 f  data_op/result_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.452     9.352    data_op/result_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y12                                                       f  data_op/result_OBUF[5]_inst_i_1/I5
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124     9.476 r  data_op/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.160    11.636    result_OBUF[5]
    U15                                                               r  result_OBUF[5]_inst/I
    U15                  OBUF (Prop_obuf_I_O)         3.514    15.151 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.151    result[5]
    U15                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_b/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.729ns  (logic 5.360ns (55.089%)  route 4.369ns (44.911%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    data_b/CLK
    SLICE_X1Y10          FDRE                                         r  data_b/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  data_b/out_reg[1]/Q
                         net (fo=13, routed)          1.184     6.797    data_b/Q[1]
    SLICE_X2Y9                                                        r  data_b/i__carry_i_3/I0
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  data_b/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.921    alu/S[1]
    SLICE_X2Y9                                                        r  alu/S0_inferred__0/i__carry/S[1]
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  alu/S0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    alu/S0_inferred__0/i__carry_n_0
    SLICE_X2Y10                                                       r  alu/S0_inferred__0/i__carry__0/CI
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.769 r  alu/S0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.570     8.339    data_op/result_OBUF[7]_inst_i_1_1[3]
    SLICE_X1Y10                                                       r  data_op/result_OBUF[7]_inst_i_4/I4
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.307     8.646 r  data_op/result_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.665     9.311    data_op/result_OBUF[7]_inst_i_4_n_0
    SLICE_X1Y10                                                       r  data_op/result_OBUF[7]_inst_i_1/I3
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     9.435 r  data_op/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.951    11.386    result_OBUF[7]
    V14                                                               r  result_OBUF[7]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.886 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.886    result[7]
    V14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_op/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.694ns  (logic 4.337ns (44.740%)  route 5.357ns (55.260%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  data_op/out_reg[0]/Q
                         net (fo=24, routed)          2.169     7.782    data_a/result_OBUF[7]_inst_i_1[0]
    SLICE_X2Y8                                                        r  data_a/result_OBUF[4]_inst_i_5/I4
    SLICE_X2Y8           LUT6 (Prop_lut6_I4_O)        0.124     7.906 f  data_a/result_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.593     8.499    data_op/result_OBUF[3]_inst_i_1_0
    SLICE_X1Y10                                                       f  data_op/result_OBUF[3]_inst_i_2/I1
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.124     8.623 r  data_op/result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.717     9.340    data_op/result_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y11                                                       r  data_op/result_OBUF[3]_inst_i_1/I2
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.464 r  data_op/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.878    11.342    result_OBUF[3]
    V19                                                               r  result_OBUF[3]_inst/I
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.851 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.851    result[3]
    V19                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_op/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 4.685ns (50.282%)  route 4.632ns (49.718%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    data_op/CLK
    SLICE_X0Y11          FDRE                                         r  data_op/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  data_op/out_reg[1]/Q
                         net (fo=25, routed)          1.478     7.090    data_op/out_reg_n_0_[1]
    SLICE_X1Y8                                                        r  data_op/result_OBUF[0]_inst_i_7/I2
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.150     7.240 f  data_op/result_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.154     7.394    data_a/result_OBUF[0]_inst_i_2
    SLICE_X1Y8                                                        f  data_a/result_OBUF[0]_inst_i_5/I5
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.326     7.720 r  data_a/result_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.659     8.379    data_op/result_OBUF[0]_inst_i_1_0
    SLICE_X0Y8                                                        r  data_op/result_OBUF[0]_inst_i_2/I5
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.503 r  data_op/result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.444     8.947    data_op/result_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y8                                                        r  data_op/result_OBUF[0]_inst_i_1/I2
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.124     9.071 r  data_op/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.898    10.969    result_OBUF[0]
    U16                                                               r  result_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.473 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.473    result[0]
    U16                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_op/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.392ns (70.020%)  route 0.596ns (29.980%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.477    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  data_op/out_reg[4]/Q
                         net (fo=8, routed)           0.168     1.787    data_op/out_reg_n_0_[4]
    SLICE_X0Y8                                                        f  data_op/result_OBUF[0]_inst_i_1/I0
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  data_op/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.428     2.259    result_OBUF[0]
    U16                                                               r  result_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.465 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.465    result[0]
    U16                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_b/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.433ns (68.534%)  route 0.658ns (31.466%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    data_b/CLK
    SLICE_X0Y10          FDRE                                         r  data_b/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  data_b/out_reg[7]/Q
                         net (fo=4, routed)           0.108     1.725    data_a/result_OBUF[7]_inst_i_6_0[7]
    SLICE_X1Y10                                                       r  data_a/result_OBUF[7]_inst_i_3/I2
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  data_a/result_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.082     1.852    data_op/result[7]
    SLICE_X1Y10                                                       r  data_op/result_OBUF[7]_inst_i_1/I1
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.897 r  data_op/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.468     2.365    result_OBUF[7]
    V14                                                               r  result_OBUF[7]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.567 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.567    result[7]
    V14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_op/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.388ns (65.011%)  route 0.747ns (34.989%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.477    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  data_op/out_reg[3]/Q
                         net (fo=8, routed)           0.202     1.820    data_op/out_reg_n_0_[3]
    SLICE_X4Y8                                                        f  data_op/result_OBUF[2]_inst_i_1/I1
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  data_op/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.545     2.410    result_OBUF[2]
    U19                                                               r  result_OBUF[2]_inst/I
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.612 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.612    result[2]
    U19                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_op/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.393ns (65.120%)  route 0.746ns (34.880%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.477    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  data_op/out_reg[3]/Q
                         net (fo=8, routed)           0.288     1.906    data_op/out_reg_n_0_[3]
    SLICE_X5Y10                                                       f  data_op/result_OBUF[6]_inst_i_1/I1
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.951 r  data_op/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.458     2.409    result_OBUF[6]
    U14                                                               r  result_OBUF[6]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.617 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.617    result[6]
    U14                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_op/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.396ns (65.225%)  route 0.744ns (34.775%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.477    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  data_op/out_reg[4]/Q
                         net (fo=8, routed)           0.191     1.809    data_op/out_reg_n_0_[4]
    SLICE_X4Y9                                                        f  data_op/result_OBUF[4]_inst_i_1/I0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  data_op/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.553     2.407    result_OBUF[4]
    W18                                                               r  result_OBUF[4]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.617 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.617    result[4]
    W18                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_b/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.447ns (64.858%)  route 0.784ns (35.142%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    data_b/CLK
    SLICE_X1Y10          FDRE                                         r  data_b/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  data_b/out_reg[5]/Q
                         net (fo=4, routed)           0.150     1.767    data_op/result_OBUF[7]_inst_i_1_0[5]
    SLICE_X1Y11                                                       r  data_op/result_OBUF[5]_inst_i_3/I4
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.812 f  data_op/result_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.101     1.913    data_op/result_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y12                                                       f  data_op/result_OBUF[5]_inst_i_1/I3
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.958 r  data_op/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.533     2.491    result_OBUF[5]
    U15                                                               r  result_OBUF[5]_inst/I
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.706 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.706    result[5]
    U15                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_b/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.441ns (64.409%)  route 0.796ns (35.591%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    data_b/CLK
    SLICE_X0Y10          FDRE                                         r  data_b/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  data_b/out_reg[3]/Q
                         net (fo=4, routed)           0.303     1.920    data_op/result_OBUF[7]_inst_i_1_0[3]
    SLICE_X0Y11                                                       r  data_op/result_OBUF[3]_inst_i_3/I4
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.965 f  data_op/result_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.058     2.023    data_op/result_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y11                                                       f  data_op/result_OBUF[3]_inst_i_1/I3
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.045     2.068 r  data_op/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.436     2.503    result_OBUF[3]
    V19                                                               r  result_OBUF[3]_inst/I
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.714 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.714    result[3]
    V19                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_b/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.462ns (58.696%)  route 1.029ns (41.304%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    data_b/CLK
    SLICE_X1Y10          FDRE                                         r  data_b/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  data_b/out_reg[1]/Q
                         net (fo=13, routed)          0.202     1.819    data_op/result_OBUF[7]_inst_i_1_0[1]
    SLICE_X1Y9                                                        r  data_op/result_OBUF[1]_inst_i_3/I4
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.864 f  data_op/result_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.119     1.983    data_op/result_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y11                                                       f  data_op/result_OBUF[1]_inst_i_1/I3
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.045     2.028 r  data_op/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.708     2.736    result_OBUF[1]
    E19                                                               r  result_OBUF[1]_inst/I
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.966 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.966    result[1]
    E19                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_op/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.734ns  (logic 1.394ns (37.350%)  route 2.339ns (62.650%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    data_op/CLK
    SLICE_X0Y11          FDRE                                         r  data_op/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  data_op/out_reg[1]/Q
                         net (fo=25, routed)          0.146     1.764    data_op/out_reg_n_0_[1]
    SLICE_X1Y11                                                       r  data_op/carry_OBUF_inst_i_1/I4
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  data_op/carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.193     4.001    carry_OBUF
    N3                                                                r  carry_OBUF_inst/I
    N3                   OBUF (Prop_obuf_I_O)         1.208     5.210 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000     5.210    carry
    N3                                                                r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_op/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.843ns  (logic 1.453ns (37.815%)  route 2.390ns (62.185%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.477    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  data_op/out_reg[4]/Q
                         net (fo=8, routed)           0.191     1.809    data_op/out_reg_n_0_[4]
    SLICE_X4Y9                                                        r  data_op/result_OBUF[4]_inst_i_1/I0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.854 f  data_op/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.272     2.126    data_op/result_OBUF[4]
    SLICE_X0Y11                                                       f  data_op/zero_OBUF_inst_i_1/I3
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.045     2.171 r  data_op/zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.927     4.098    zero_OBUF
    L1                                                                r  zero_OBUF_inst/I
    L1                   OBUF (Prop_obuf_I_O)         1.222     5.321 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000     5.321    zero
    L1                                                                r  zero (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_a/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.441ns (46.562%)  route 1.654ns (53.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                                                               r  rst_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.654     3.095    data_a/SR[0]
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_a/out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.441ns (46.562%)  route 1.654ns (53.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                                                               r  rst_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.654     3.095    data_a/SR[0]
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_a/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.441ns (46.562%)  route 1.654ns (53.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                                                               r  rst_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.654     3.095    data_a/SR[0]
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_a/out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.441ns (46.562%)  route 1.654ns (53.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                                                               r  rst_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.654     3.095    data_a/SR[0]
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_a/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.441ns (46.562%)  route 1.654ns (53.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                                                               r  rst_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.654     3.095    data_a/SR[0]
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_a/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.441ns (46.562%)  route 1.654ns (53.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                                                               r  rst_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.654     3.095    data_a/SR[0]
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_a/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.441ns (46.562%)  route 1.654ns (53.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                                                               r  rst_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.654     3.095    data_a/SR[0]
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_op/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.091ns  (logic 1.441ns (46.628%)  route 1.650ns (53.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                                                               r  rst_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.650     3.091    data_op/SR[0]
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_op/out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.091ns  (logic 1.441ns (46.628%)  route 1.650ns (53.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                                                               r  rst_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.650     3.091    data_op/SR[0]
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_op/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.091ns  (logic 1.441ns (46.628%)  route 1.650ns (53.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                                                               r  rst_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.650     3.091    data_op/SR[0]
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data[1]
                            (input port)
  Destination:            data_a/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.229ns (42.453%)  route 0.311ns (57.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data[1] (IN)
                         net (fo=0)                   0.000     0.000    data[1]
    V16                                                               r  data_IBUF[1]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  data_IBUF[1]_inst/O
                         net (fo=3, routed)           0.311     0.540    data_a/D[1]
    SLICE_X0Y12          FDRE                                         r  data_a/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    data_a/CLK
    SLICE_X0Y12          FDRE                                         r  data_a/out_reg[1]/C

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            data_b/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.217ns (38.742%)  route 0.343ns (61.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    W17                                                               r  data_IBUF[3]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  data_IBUF[3]_inst/O
                         net (fo=3, routed)           0.343     0.559    data_b/D[3]
    SLICE_X0Y10          FDRE                                         r  data_b/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    data_b/CLK
    SLICE_X0Y10          FDRE                                         r  data_b/out_reg[3]/C

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            data_b/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.221ns (38.490%)  route 0.353ns (61.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    V17                                                               r  data_IBUF[0]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_IBUF[0]_inst/O
                         net (fo=3, routed)           0.353     0.574    data_b/D[0]
    SLICE_X1Y10          FDRE                                         r  data_b/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    data_b/CLK
    SLICE_X1Y10          FDRE                                         r  data_b/out_reg[0]/C

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            data_op/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.217ns (37.223%)  route 0.365ns (62.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    W17                                                               r  data_IBUF[3]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  data_IBUF[3]_inst/O
                         net (fo=3, routed)           0.365     0.582    data_op/D[3]
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.992    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[3]/C

Slack:                    inf
  Source:                 data[5]
                            (input port)
  Destination:            data_a/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.234ns (40.081%)  route 0.350ns (59.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  data[5] (IN)
                         net (fo=0)                   0.000     0.000    data[5]
    V15                                                               r  data_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  data_IBUF[5]_inst/O
                         net (fo=3, routed)           0.350     0.584    data_a/D[5]
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.992    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[5]/C

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            data_b/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.232ns (39.334%)  route 0.358ns (60.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    W16                                                               r  data_IBUF[2]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  data_IBUF[2]_inst/O
                         net (fo=3, routed)           0.358     0.589    data_b/D[2]
    SLICE_X0Y10          FDRE                                         r  data_b/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    data_b/CLK
    SLICE_X0Y10          FDRE                                         r  data_b/out_reg[2]/C

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            data_op/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.232ns (39.069%)  route 0.362ns (60.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    W16                                                               r  data_IBUF[2]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  data_IBUF[2]_inst/O
                         net (fo=3, routed)           0.362     0.593    data_op/D[2]
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.992    data_op/CLK
    SLICE_X1Y9           FDRE                                         r  data_op/out_reg[2]/C

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            data_a/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.232ns (38.978%)  route 0.363ns (61.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    W16                                                               r  data_IBUF[2]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  data_IBUF[2]_inst/O
                         net (fo=3, routed)           0.363     0.595    data_a/D[2]
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.992    data_a/CLK
    SLICE_X0Y9           FDRE                                         r  data_a/out_reg[2]/C

Slack:                    inf
  Source:                 data[1]
                            (input port)
  Destination:            data_op/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.229ns (38.248%)  route 0.370ns (61.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data[1] (IN)
                         net (fo=0)                   0.000     0.000    data[1]
    V16                                                               r  data_IBUF[1]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  data_IBUF[1]_inst/O
                         net (fo=3, routed)           0.370     0.600    data_op/D[1]
    SLICE_X0Y11          FDRE                                         r  data_op/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    data_op/CLK
    SLICE_X0Y11          FDRE                                         r  data_op/out_reg[1]/C

Slack:                    inf
  Source:                 enable_op
                            (input port)
  Destination:            data_op/out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.222ns (35.797%)  route 0.398ns (64.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  enable_op (IN)
                         net (fo=0)                   0.000     0.000    enable_op
    T18                                                               r  enable_op_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  enable_op_IBUF_inst/O
                         net (fo=6, routed)           0.398     0.620    data_op/E[0]
    SLICE_X0Y11          FDRE                                         r  data_op/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    data_op/CLK
    SLICE_X0Y11          FDRE                                         r  data_op/out_reg[1]/C





