#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Nov 21 00:22:47 2015
# Process ID: 9296
# Log file: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/vivado.log
# Journal file: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 750.715 ; gain = 179.137
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Sat Nov 21 00:32:43 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/synth_1/runme.log
[Sat Nov 21 00:32:44 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat Nov 21 00:34:02 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/synth_1/runme.log
[Sat Nov 21 00:34:02 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat Nov 21 00:35:57 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/synth_1/runme.log
[Sat Nov 21 00:35:57 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat Nov 21 00:37:11 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/synth_1/runme.log
[Sat Nov 21 00:37:11 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat Nov 21 00:38:31 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/synth_1/runme.log
[Sat Nov 21 00:38:31 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat Nov 21 00:39:30 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/synth_1/runme.log
[Sat Nov 21 00:39:30 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat Nov 21 00:40:03 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/synth_1/runme.log
[Sat Nov 21 00:40:03 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat Nov 21 00:41:19 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/synth_1/runme.log
[Sat Nov 21 00:41:20 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat Nov 21 00:42:51 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/synth_1/runme.log
[Sat Nov 21 00:42:51 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat Nov 21 00:43:15 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/synth_1/runme.log
[Sat Nov 21 00:43:15 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 21 00:46:08 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183637323A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183637323A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637323A
set_property PROGRAM.FILE {C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/Basys3.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Jorge/Desktop/ArquiProyectos/Entrega 4/Proyecto Base.runs/impl_1/Basys3.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
