{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651137908796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 11:25:08 2022 " "Processing started: Thu Apr 28 11:25:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651137908798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137908798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137908799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651137909165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651137909165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651137940324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137940324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651137940648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___soc_rst top.v(50) " "Verilog HDL or VHDL warning at top.v(50): object \"__main___soc_rst\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940704 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___cpu_rst top.v(51) " "Verilog HDL or VHDL warning at top.v(51): object \"__main___cpu_rst\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940704 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___scratch_re top.v(55) " "Verilog HDL or VHDL warning at top.v(55): object \"__main___scratch_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940704 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bus_errors_we top.v(57) " "Verilog HDL or VHDL warning at top.v(57): object \"__main___bus_errors_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940704 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bus_errors_re top.v(58) " "Verilog HDL or VHDL warning at top.v(58): object \"__main___bus_errors_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940704 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___interface0_ram_bus_dat_r top.v(63) " "Verilog HDL or VHDL warning at top.v(63): object \"__main___interface0_ram_bus_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940705 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___interface1_ram_bus_dat_r top.v(75) " "Verilog HDL or VHDL warning at top.v(75): object \"__main___interface1_ram_bus_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940705 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___tx_sink_first top.v(87) " "Verilog HDL or VHDL warning at top.v(87): object \"__main___tx_sink_first\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940706 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___tx_sink_last top.v(88) " "Verilog HDL or VHDL warning at top.v(88): object \"__main___tx_sink_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940708 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___rx_source_ready top.v(96) " "Verilog HDL or VHDL warning at top.v(96): object \"__main___rx_source_ready\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940708 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_txfull_we top.v(112) " "Verilog HDL or VHDL warning at top.v(112): object \"__main___uart_txfull_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940709 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_txfull_re top.v(113) " "Verilog HDL or VHDL warning at top.v(113): object \"__main___uart_txfull_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940709 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rxempty_we top.v(115) " "Verilog HDL or VHDL warning at top.v(115): object \"__main___uart_rxempty_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940709 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rxempty_re top.v(116) " "Verilog HDL or VHDL warning at top.v(116): object \"__main___uart_rxempty_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940709 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_irq top.v(117) " "Verilog HDL or VHDL warning at top.v(117): object \"__main___uart_irq\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940709 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_status_we top.v(131) " "Verilog HDL or VHDL warning at top.v(131): object \"__main___uart_status_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940709 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_status_re top.v(132) " "Verilog HDL or VHDL warning at top.v(132): object \"__main___uart_status_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940709 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_pending_we top.v(136) " "Verilog HDL or VHDL warning at top.v(136): object \"__main___uart_pending_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940710 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_tx2 top.v(139) " "Verilog HDL or VHDL warning at top.v(139): object \"__main___uart_tx2\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940710 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rx2 top.v(140) " "Verilog HDL or VHDL warning at top.v(140): object \"__main___uart_rx2\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940710 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_enable_re top.v(142) " "Verilog HDL or VHDL warning at top.v(142): object \"__main___uart_enable_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940710 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_txempty_we top.v(144) " "Verilog HDL or VHDL warning at top.v(144): object \"__main___uart_txempty_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940710 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_txempty_re top.v(145) " "Verilog HDL or VHDL warning at top.v(145): object \"__main___uart_txempty_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940710 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rxfull_we top.v(147) " "Verilog HDL or VHDL warning at top.v(147): object \"__main___uart_rxfull_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940711 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rxfull_re top.v(148) " "Verilog HDL or VHDL warning at top.v(148): object \"__main___uart_rxfull_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940711 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_tx_fifo_wrport_dat_r top.v(182) " "Verilog HDL or VHDL warning at top.v(182): object \"__main___uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940712 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_tx_fifo_level1 top.v(189) " "Verilog HDL or VHDL warning at top.v(189): object \"__main___uart_tx_fifo_level1\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940712 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rx_fifo_source_first top.v(203) " "Verilog HDL or VHDL warning at top.v(203): object \"__main___uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940712 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rx_fifo_source_last top.v(204) " "Verilog HDL or VHDL warning at top.v(204): object \"__main___uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940712 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rx_fifo_wrport_dat_r top.v(219) " "Verilog HDL or VHDL warning at top.v(219): object \"__main___uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940712 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rx_fifo_level1 top.v(226) " "Verilog HDL or VHDL warning at top.v(226): object \"__main___uart_rx_fifo_level1\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940713 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_load_re top.v(234) " "Verilog HDL or VHDL warning at top.v(234): object \"__main___timer_load_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940713 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_reload_re top.v(236) " "Verilog HDL or VHDL warning at top.v(236): object \"__main___timer_reload_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940713 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_en_re top.v(238) " "Verilog HDL or VHDL warning at top.v(238): object \"__main___timer_en_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940713 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_value_we top.v(242) " "Verilog HDL or VHDL warning at top.v(242): object \"__main___timer_value_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940713 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_value_re top.v(243) " "Verilog HDL or VHDL warning at top.v(243): object \"__main___timer_value_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940714 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_irq top.v(244) " "Verilog HDL or VHDL warning at top.v(244): object \"__main___timer_irq\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940721 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_status_we top.v(252) " "Verilog HDL or VHDL warning at top.v(252): object \"__main___timer_status_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940721 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_status_re top.v(253) " "Verilog HDL or VHDL warning at top.v(253): object \"__main___timer_status_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940721 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_pending_we top.v(256) " "Verilog HDL or VHDL warning at top.v(256): object \"__main___timer_pending_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940721 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_zero2 top.v(259) " "Verilog HDL or VHDL warning at top.v(259): object \"__main___timer_zero2\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940721 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_enable_re top.v(261) " "Verilog HDL or VHDL warning at top.v(261): object \"__main___timer_enable_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940721 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___leds_re top.v(264) " "Verilog HDL or VHDL warning at top.v(264): object \"__main___leds_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940722 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___switches_we top.v(266) " "Verilog HDL or VHDL warning at top.v(266): object \"__main___switches_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940722 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___switches_re top.v(267) " "Verilog HDL or VHDL warning at top.v(267): object \"__main___switches_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940722 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___buttons_we top.v(269) " "Verilog HDL or VHDL warning at top.v(269): object \"__main___buttons_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940722 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___buttons_re top.v(270) " "Verilog HDL or VHDL warning at top.v(270): object \"__main___buttons_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940723 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display1_re top.v(272) " "Verilog HDL or VHDL warning at top.v(272): object \"__main___display1_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940723 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display1_write_r top.v(274) " "Verilog HDL or VHDL warning at top.v(274): object \"__main___display1_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940723 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display1_write_we top.v(275) " "Verilog HDL or VHDL warning at top.v(275): object \"__main___display1_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940723 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display1_abcdefg0 top.v(277) " "Verilog HDL or VHDL warning at top.v(277): object \"__main___display1_abcdefg0\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940723 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display2_re top.v(281) " "Verilog HDL or VHDL warning at top.v(281): object \"__main___display2_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940724 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display2_write_r top.v(283) " "Verilog HDL or VHDL warning at top.v(283): object \"__main___display2_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940724 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display2_write_we top.v(284) " "Verilog HDL or VHDL warning at top.v(284): object \"__main___display2_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940724 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display2_abcdefg0 top.v(286) " "Verilog HDL or VHDL warning at top.v(286): object \"__main___display2_abcdefg0\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940724 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display3_re top.v(290) " "Verilog HDL or VHDL warning at top.v(290): object \"__main___display3_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940725 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display3_write_r top.v(292) " "Verilog HDL or VHDL warning at top.v(292): object \"__main___display3_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940725 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display3_write_we top.v(293) " "Verilog HDL or VHDL warning at top.v(293): object \"__main___display3_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940725 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display3_abcdefg0 top.v(295) " "Verilog HDL or VHDL warning at top.v(295): object \"__main___display3_abcdefg0\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940725 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display4_re top.v(299) " "Verilog HDL or VHDL warning at top.v(299): object \"__main___display4_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940726 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display4_write_r top.v(301) " "Verilog HDL or VHDL warning at top.v(301): object \"__main___display4_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940726 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display4_write_we top.v(302) " "Verilog HDL or VHDL warning at top.v(302): object \"__main___display4_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940726 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display4_abcdefg0 top.v(304) " "Verilog HDL or VHDL warning at top.v(304): object \"__main___display4_abcdefg0\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940727 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display5_re top.v(308) " "Verilog HDL or VHDL warning at top.v(308): object \"__main___display5_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940729 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display5_write_r top.v(310) " "Verilog HDL or VHDL warning at top.v(310): object \"__main___display5_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940729 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display5_write_we top.v(311) " "Verilog HDL or VHDL warning at top.v(311): object \"__main___display5_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940729 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display5_abcdefg0 top.v(313) " "Verilog HDL or VHDL warning at top.v(313): object \"__main___display5_abcdefg0\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940730 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display6_re top.v(317) " "Verilog HDL or VHDL warning at top.v(317): object \"__main___display6_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940730 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display6_write_r top.v(319) " "Verilog HDL or VHDL warning at top.v(319): object \"__main___display6_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940730 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display6_write_we top.v(320) " "Verilog HDL or VHDL warning at top.v(320): object \"__main___display6_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940731 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display6_abcdefg0 top.v(322) " "Verilog HDL or VHDL warning at top.v(322): object \"__main___display6_abcdefg0\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940731 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_wishbone_dat_r top.v(345) " "Verilog HDL or VHDL warning at top.v(345): object \"builder_basesoc_wishbone_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940731 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_wishbone_ack top.v(349) " "Verilog HDL or VHDL warning at top.v(349): object \"builder_basesoc_wishbone_ack\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940732 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank0_in_r top.v(356) " "Verilog HDL or VHDL warning at top.v(356): object \"builder_csr_bankarray_csrbank0_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940734 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank1_reset0_we top.v(366) " "Verilog HDL or VHDL warning at top.v(366): object \"builder_csr_bankarray_csrbank1_reset0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940735 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank1_scratch0_we top.v(370) " "Verilog HDL or VHDL warning at top.v(370): object \"builder_csr_bankarray_csrbank1_scratch0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940735 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank1_bus_errors_r top.v(373) " "Verilog HDL or VHDL warning at top.v(373): object \"builder_csr_bankarray_csrbank1_bus_errors_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940736 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank2_value0_we top.v(383) " "Verilog HDL or VHDL warning at top.v(383): object \"builder_csr_bankarray_csrbank2_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940736 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_value0_we top.v(392) " "Verilog HDL or VHDL warning at top.v(392): object \"builder_csr_bankarray_csrbank3_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940737 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_value0_we top.v(401) " "Verilog HDL or VHDL warning at top.v(401): object \"builder_csr_bankarray_csrbank4_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 401 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940737 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_value0_we top.v(410) " "Verilog HDL or VHDL warning at top.v(410): object \"builder_csr_bankarray_csrbank5_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940737 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank6_value0_we top.v(419) " "Verilog HDL or VHDL warning at top.v(419): object \"builder_csr_bankarray_csrbank6_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940738 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank7_value0_we top.v(428) " "Verilog HDL or VHDL warning at top.v(428): object \"builder_csr_bankarray_csrbank7_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940748 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_sram_bus_we top.v(432) " "Verilog HDL or VHDL warning at top.v(432): object \"builder_csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940748 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_sram_bus_dat_w top.v(433) " "Verilog HDL or VHDL warning at top.v(433): object \"builder_csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940748 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank8_out0_we top.v(445) " "Verilog HDL or VHDL warning at top.v(445): object \"builder_csr_bankarray_csrbank8_out0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940749 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank9_in_r top.v(453) " "Verilog HDL or VHDL warning at top.v(453): object \"builder_csr_bankarray_csrbank9_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940749 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank10_load0_we top.v(463) " "Verilog HDL or VHDL warning at top.v(463): object \"builder_csr_bankarray_csrbank10_load0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940749 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank10_reload0_we top.v(467) " "Verilog HDL or VHDL warning at top.v(467): object \"builder_csr_bankarray_csrbank10_reload0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 467 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940750 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank10_en0_we top.v(471) " "Verilog HDL or VHDL warning at top.v(471): object \"builder_csr_bankarray_csrbank10_en0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940750 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank10_update_value0_we top.v(475) " "Verilog HDL or VHDL warning at top.v(475): object \"builder_csr_bankarray_csrbank10_update_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940750 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank10_value_r top.v(478) " "Verilog HDL or VHDL warning at top.v(478): object \"builder_csr_bankarray_csrbank10_value_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940750 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank10_ev_status_r top.v(482) " "Verilog HDL or VHDL warning at top.v(482): object \"builder_csr_bankarray_csrbank10_ev_status_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940751 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank10_ev_enable0_we top.v(491) " "Verilog HDL or VHDL warning at top.v(491): object \"builder_csr_bankarray_csrbank10_ev_enable0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940751 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank11_txfull_r top.v(499) " "Verilog HDL or VHDL warning at top.v(499): object \"builder_csr_bankarray_csrbank11_txfull_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940751 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank11_rxempty_r top.v(503) " "Verilog HDL or VHDL warning at top.v(503): object \"builder_csr_bankarray_csrbank11_rxempty_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 503 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940751 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank11_ev_status_r top.v(507) " "Verilog HDL or VHDL warning at top.v(507): object \"builder_csr_bankarray_csrbank11_ev_status_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 507 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940751 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank11_ev_enable0_we top.v(516) " "Verilog HDL or VHDL warning at top.v(516): object \"builder_csr_bankarray_csrbank11_ev_enable0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 516 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940752 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank11_txempty_r top.v(519) " "Verilog HDL or VHDL warning at top.v(519): object \"builder_csr_bankarray_csrbank11_txempty_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940752 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank11_rxfull_r top.v(523) " "Verilog HDL or VHDL warning at top.v(523): object \"builder_csr_bankarray_csrbank11_rxfull_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 523 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651137940752 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top.v(584) " "Verilog HDL assignment warning at top.v(584): truncated value with size 8 to match size of target (1)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651137941033 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 top.v(1107) " "Verilog HDL assignment warning at top.v(1107): truncated value with size 30 to match size of target (14)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651137941060 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 top.v(2036) " "Verilog HDL warning at top.v(2036): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 2036 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1651137941165 "|top"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem top.v(2035) " "Verilog HDL warning at top.v(2035): initial value for variable mem should be constant" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 2035 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1651137941180 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 top.v(2059) " "Verilog HDL warning at top.v(2059): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 2059 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1651137942942 "|top"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem_1 top.v(2058) " "Verilog HDL warning at top.v(2058): initial value for variable mem_1 should be constant" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 2058 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1651137942953 "|top"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651137952155 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651137952155 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651137952155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651137952308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:storage_rtl_0 " "Instantiated megafunction \"altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651137952314 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651137952314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2b1 " "Found entity 1: altsyncram_a2b1" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651137952510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137952510 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137952966 "|top|altsyncram:storage_rtl_0|altsyncram_a2b1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137952966 "|top|altsyncram:storage_rtl_0|altsyncram_a2b1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651137952966 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651137952966 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "user_led0 GND " "Pin \"user_led0\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651137953202 "|top|user_led0"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led1 GND " "Pin \"user_led1\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651137953202 "|top|user_led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led2 GND " "Pin \"user_led2\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651137953202 "|top|user_led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led3 GND " "Pin \"user_led3\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651137953202 "|top|user_led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led4 GND " "Pin \"user_led4\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651137953202 "|top|user_led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led5 GND " "Pin \"user_led5\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651137953202 "|top|user_led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led6 GND " "Pin \"user_led6\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651137953202 "|top|user_led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led7 GND " "Pin \"user_led7\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651137953202 "|top|user_led7"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led8 GND " "Pin \"user_led8\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651137953202 "|top|user_led8"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651137953202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651137953451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651137955104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651137955104 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137955169 "|top|altsyncram:storage_rtl_0|altsyncram_a2b1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137955170 "|top|altsyncram:storage_rtl_0|altsyncram_a2b1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 92 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137955170 "|top|altsyncram:storage_rtl_0|altsyncram_a2b1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137955171 "|top|altsyncram:storage_rtl_0|altsyncram_a2b1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137955171 "|top|altsyncram:storage_rtl_0|altsyncram_a2b1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137955171 "|top|altsyncram:storage_rtl_0|altsyncram_a2b1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137955172 "|top|altsyncram:storage_rtl_0|altsyncram_a2b1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"altsyncram:storage_rtl_0\|altsyncram_a2b1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/db/altsyncram_a2b1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137955172 "|top|altsyncram:storage_rtl_0|altsyncram_a2b1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_rx " "No output dependent on input pin \"serial_rx\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|serial_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw0 " "No output dependent on input pin \"user_sw0\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|user_sw0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw1 " "No output dependent on input pin \"user_sw1\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|user_sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw2 " "No output dependent on input pin \"user_sw2\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|user_sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw3 " "No output dependent on input pin \"user_sw3\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|user_sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw4 " "No output dependent on input pin \"user_sw4\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|user_sw4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw5 " "No output dependent on input pin \"user_sw5\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|user_sw5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw6 " "No output dependent on input pin \"user_sw6\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|user_sw6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw7 " "No output dependent on input pin \"user_sw7\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|user_sw7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw8 " "No output dependent on input pin \"user_sw8\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|user_sw8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_btn0 " "No output dependent on input pin \"user_btn0\"" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/subCores/build/gateware/top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651137955209 "|top|user_btn0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651137955209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651137955210 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651137955210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651137955210 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651137955210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651137955210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1188 " "Peak virtual memory: 1188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651137955254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 11:25:55 2022 " "Processing ended: Thu Apr 28 11:25:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651137955254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651137955254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651137955254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651137955254 ""}
