circuit AdderModule : @[:@2.0]
  module Adder : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_a : SInt<32> @[:@6.4]
    input io_b : SInt<32> @[:@6.4]
    output io_output : SInt<32> @[:@6.4]
  
    node _T_11 = add(io_a, io_b) @[Adder.scala 11:21:@8.4]
    node _T_12 = tail(_T_11, 1) @[Adder.scala 11:21:@9.4]
    node _T_13 = asSInt(_T_12) @[Adder.scala 11:21:@10.4]
    io_output <= _T_13 @[Adder.scala 11:13:@11.4]

  module VectorAdder : @[:@33.2]
    input clock : Clock @[:@34.4]
    input reset : UInt<1> @[:@35.4]
    input io_inputData_0 : SInt<32> @[:@36.4]
    input io_inputData_1 : SInt<32> @[:@36.4]
    input io_inputData_2 : SInt<32> @[:@36.4]
    output io_output : SInt<32> @[:@36.4]
  
    inst adds_0 of Adder @[VectorAdder.scala 11:36:@38.4]
    inst adds_1 of Adder @[VectorAdder.scala 11:36:@41.4]
    inst adds_2 of Adder @[VectorAdder.scala 11:36:@44.4]
    io_output <= adds_2.io_output @[VectorAdder.scala 22:13:@53.4]
    adds_0.clock <= clock @[:@39.4]
    adds_0.reset <= reset @[:@40.4]
    adds_0.io_a <= asSInt(UInt<32>("h0")) @[VectorAdder.scala 16:16:@49.4]
    adds_0.io_b <= io_inputData_0 @[VectorAdder.scala 18:18:@50.4]
    adds_1.clock <= clock @[:@42.4]
    adds_1.reset <= reset @[:@43.4]
    adds_1.io_a <= adds_0.io_output @[VectorAdder.scala 14:23:@47.4]
    adds_1.io_b <= io_inputData_1 @[VectorAdder.scala 18:18:@51.4]
    adds_2.clock <= clock @[:@45.4]
    adds_2.reset <= reset @[:@46.4]
    adds_2.io_a <= adds_1.io_output @[VectorAdder.scala 14:23:@48.4]
    adds_2.io_b <= io_inputData_2 @[VectorAdder.scala 18:18:@52.4]

  module AdderModule : @[:@189.2]
    input clock : Clock @[:@190.4]
    input reset : UInt<1> @[:@191.4]
    input io_en : UInt<1> @[:@192.4]
    input io_inputData_0_0 : SInt<32> @[:@192.4]
    input io_inputData_0_1 : SInt<32> @[:@192.4]
    input io_inputData_0_2 : SInt<32> @[:@192.4]
    input io_inputData_1_0 : SInt<32> @[:@192.4]
    input io_inputData_1_1 : SInt<32> @[:@192.4]
    input io_inputData_1_2 : SInt<32> @[:@192.4]
    input io_inputData_2_0 : SInt<32> @[:@192.4]
    input io_inputData_2_1 : SInt<32> @[:@192.4]
    input io_inputData_2_2 : SInt<32> @[:@192.4]
    output io_outputData : SInt<32> @[:@192.4]
    output io_valid : UInt<1> @[:@192.4]
  
    inst VectorAdder of VectorAdder @[AdderModule.scala 16:31:@201.6]
    inst VectorAdder_1 of VectorAdder @[AdderModule.scala 16:31:@208.6]
    inst VectorAdder_2 of VectorAdder @[AdderModule.scala 16:31:@215.6]
    inst Adder of Adder @[AdderModule.scala 20:44:@222.6]
    inst Adder_1 of Adder @[AdderModule.scala 20:44:@225.6]
    inst Adder_2 of Adder @[AdderModule.scala 20:44:@228.6]
    node _GEN_0 = mux(io_en, VectorAdder.io_output, asSInt(UInt<32>("h0"))) @[AdderModule.scala 14:15:@200.4]
    node _GEN_1 = mux(io_en, VectorAdder_1.io_output, asSInt(UInt<32>("h0"))) @[AdderModule.scala 14:15:@200.4]
    node _GEN_2 = mux(io_en, VectorAdder_2.io_output, asSInt(UInt<32>("h0"))) @[AdderModule.scala 14:15:@200.4]
    node _GEN_3 = asSInt(UInt<32>("h0")) @[AdderModule.scala 14:15:@200.4]
    node _GEN_4 = mux(io_en, Adder_2.io_output, asSInt(UInt<32>("h0"))) @[AdderModule.scala 14:15:@200.4]
    node _GEN_5 = mux(io_en, UInt<1>("h1"), UInt<1>("h0")) @[AdderModule.scala 14:15:@200.4]
    node vecResult_0 = _GEN_0 @[:@194.4 :@195.4 AdderModule.scala 18:20:@207.6]
    node vecResult_1 = _GEN_1 @[:@196.4 :@197.4 AdderModule.scala 18:20:@214.6]
    node vecResult_2 = _GEN_2 @[:@198.4 :@199.4 AdderModule.scala 18:20:@221.6]
    io_outputData <= _GEN_4 @[AdderModule.scala 28:19:@237.6 AdderModule.scala 31:19:@241.6]
    io_valid <= _GEN_5 @[AdderModule.scala 29:14:@238.6 AdderModule.scala 32:14:@242.6]
    VectorAdder.clock <= clock @[:@202.6]
    VectorAdder.reset <= reset @[:@203.6]
    VectorAdder.io_inputData_0 <= io_inputData_0_0 @[AdderModule.scala 17:32:@204.6]
    VectorAdder.io_inputData_1 <= io_inputData_0_1 @[AdderModule.scala 17:32:@205.6]
    VectorAdder.io_inputData_2 <= io_inputData_0_2 @[AdderModule.scala 17:32:@206.6]
    VectorAdder_1.clock <= clock @[:@209.6]
    VectorAdder_1.reset <= reset @[:@210.6]
    VectorAdder_1.io_inputData_0 <= io_inputData_1_0 @[AdderModule.scala 17:32:@211.6]
    VectorAdder_1.io_inputData_1 <= io_inputData_1_1 @[AdderModule.scala 17:32:@212.6]
    VectorAdder_1.io_inputData_2 <= io_inputData_1_2 @[AdderModule.scala 17:32:@213.6]
    VectorAdder_2.clock <= clock @[:@216.6]
    VectorAdder_2.reset <= reset @[:@217.6]
    VectorAdder_2.io_inputData_0 <= io_inputData_2_0 @[AdderModule.scala 17:32:@218.6]
    VectorAdder_2.io_inputData_1 <= io_inputData_2_1 @[AdderModule.scala 17:32:@219.6]
    VectorAdder_2.io_inputData_2 <= io_inputData_2_2 @[AdderModule.scala 17:32:@220.6]
    Adder.clock <= clock @[:@223.6]
    Adder.reset <= reset @[:@224.6]
    Adder.io_a <= _GEN_3 @[AdderModule.scala 24:18:@233.6]
    Adder.io_b <= vecResult_0 @[AdderModule.scala 26:20:@234.6]
    Adder_1.clock <= clock @[:@226.6]
    Adder_1.reset <= reset @[:@227.6]
    Adder_1.io_a <= Adder.io_output @[AdderModule.scala 22:25:@231.6]
    Adder_1.io_b <= vecResult_1 @[AdderModule.scala 26:20:@235.6]
    Adder_2.clock <= clock @[:@229.6]
    Adder_2.reset <= reset @[:@230.6]
    Adder_2.io_a <= Adder_1.io_output @[AdderModule.scala 22:25:@232.6]
    Adder_2.io_b <= vecResult_2 @[AdderModule.scala 26:20:@236.6]
