
uart_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003494  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800361c  0800361c  0000461c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003654  08003654  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003654  08003654  00005010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003654  08003654  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003654  08003654  00004654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003658  08003658  00004658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800365c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000010  0800366c  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  0800366c  000050f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009dee  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a78  00000000  00000000  0000ee2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000740  00000000  00000000  000108a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000584  00000000  00000000  00010fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a43b  00000000  00000000  0001156c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a796  00000000  00000000  0002b9a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009876b  00000000  00000000  0003613d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce8a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ba8  00000000  00000000  000ce8ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000d0494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003604 	.word	0x08003604

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08003604 	.word	0x08003604

080001c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08a      	sub	sp, #40	@ 0x28
 80001cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ce:	f107 0314 	add.w	r3, r7, #20
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001de:	4b2b      	ldr	r3, [pc, #172]	@ (800028c <MX_GPIO_Init+0xc4>)
 80001e0:	695b      	ldr	r3, [r3, #20]
 80001e2:	4a2a      	ldr	r2, [pc, #168]	@ (800028c <MX_GPIO_Init+0xc4>)
 80001e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80001e8:	6153      	str	r3, [r2, #20]
 80001ea:	4b28      	ldr	r3, [pc, #160]	@ (800028c <MX_GPIO_Init+0xc4>)
 80001ec:	695b      	ldr	r3, [r3, #20]
 80001ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80001f2:	613b      	str	r3, [r7, #16]
 80001f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80001f6:	4b25      	ldr	r3, [pc, #148]	@ (800028c <MX_GPIO_Init+0xc4>)
 80001f8:	695b      	ldr	r3, [r3, #20]
 80001fa:	4a24      	ldr	r2, [pc, #144]	@ (800028c <MX_GPIO_Init+0xc4>)
 80001fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000200:	6153      	str	r3, [r2, #20]
 8000202:	4b22      	ldr	r3, [pc, #136]	@ (800028c <MX_GPIO_Init+0xc4>)
 8000204:	695b      	ldr	r3, [r3, #20]
 8000206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800020a:	60fb      	str	r3, [r7, #12]
 800020c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020e:	4b1f      	ldr	r3, [pc, #124]	@ (800028c <MX_GPIO_Init+0xc4>)
 8000210:	695b      	ldr	r3, [r3, #20]
 8000212:	4a1e      	ldr	r2, [pc, #120]	@ (800028c <MX_GPIO_Init+0xc4>)
 8000214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000218:	6153      	str	r3, [r2, #20]
 800021a:	4b1c      	ldr	r3, [pc, #112]	@ (800028c <MX_GPIO_Init+0xc4>)
 800021c:	695b      	ldr	r3, [r3, #20]
 800021e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000222:	60bb      	str	r3, [r7, #8]
 8000224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000226:	4b19      	ldr	r3, [pc, #100]	@ (800028c <MX_GPIO_Init+0xc4>)
 8000228:	695b      	ldr	r3, [r3, #20]
 800022a:	4a18      	ldr	r2, [pc, #96]	@ (800028c <MX_GPIO_Init+0xc4>)
 800022c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000230:	6153      	str	r3, [r2, #20]
 8000232:	4b16      	ldr	r3, [pc, #88]	@ (800028c <MX_GPIO_Init+0xc4>)
 8000234:	695b      	ldr	r3, [r3, #20]
 8000236:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800023a:	607b      	str	r3, [r7, #4]
 800023c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800023e:	2200      	movs	r2, #0
 8000240:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000244:	4812      	ldr	r0, [pc, #72]	@ (8000290 <MX_GPIO_Init+0xc8>)
 8000246:	f000 fd4d 	bl	8000ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800024a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800024e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000250:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000254:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000256:	2300      	movs	r3, #0
 8000258:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800025a:	f107 0314 	add.w	r3, r7, #20
 800025e:	4619      	mov	r1, r3
 8000260:	480c      	ldr	r0, [pc, #48]	@ (8000294 <MX_GPIO_Init+0xcc>)
 8000262:	f000 fbcd 	bl	8000a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000266:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800026a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800026c:	2301      	movs	r3, #1
 800026e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000270:	2300      	movs	r3, #0
 8000272:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000274:	2300      	movs	r3, #0
 8000276:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000278:	f107 0314 	add.w	r3, r7, #20
 800027c:	4619      	mov	r1, r3
 800027e:	4804      	ldr	r0, [pc, #16]	@ (8000290 <MX_GPIO_Init+0xc8>)
 8000280:	f000 fbbe 	bl	8000a00 <HAL_GPIO_Init>

}
 8000284:	bf00      	nop
 8000286:	3728      	adds	r7, #40	@ 0x28
 8000288:	46bd      	mov	sp, r7
 800028a:	bd80      	pop	{r7, pc}
 800028c:	40021000 	.word	0x40021000
 8000290:	48000400 	.word	0x48000400
 8000294:	48000800 	.word	0x48000800

08000298 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800029c:	f000 f9bc 	bl	8000618 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002a0:	f000 f810 	bl	80002c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a4:	f7ff ff90 	bl	80001c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002a8:	f000 f912 	bl	80004d0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &rx, 1);
 80002ac:	2201      	movs	r2, #1
 80002ae:	4903      	ldr	r1, [pc, #12]	@ (80002bc <main+0x24>)
 80002b0:	4803      	ldr	r0, [pc, #12]	@ (80002c0 <main+0x28>)
 80002b2:	f002 f826 	bl	8002302 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002b6:	bf00      	nop
 80002b8:	e7fd      	b.n	80002b6 <main+0x1e>
 80002ba:	bf00      	nop
 80002bc:	2000002c 	.word	0x2000002c
 80002c0:	20000064 	.word	0x20000064

080002c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b090      	sub	sp, #64	@ 0x40
 80002c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ca:	f107 0318 	add.w	r3, r7, #24
 80002ce:	2228      	movs	r2, #40	@ 0x28
 80002d0:	2100      	movs	r1, #0
 80002d2:	4618      	mov	r0, r3
 80002d4:	f003 f96a 	bl	80035ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d8:	1d3b      	adds	r3, r7, #4
 80002da:	2200      	movs	r2, #0
 80002dc:	601a      	str	r2, [r3, #0]
 80002de:	605a      	str	r2, [r3, #4]
 80002e0:	609a      	str	r2, [r3, #8]
 80002e2:	60da      	str	r2, [r3, #12]
 80002e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002e6:	2301      	movs	r3, #1
 80002e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002f0:	2300      	movs	r3, #0
 80002f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002f4:	2301      	movs	r3, #1
 80002f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002f8:	2302      	movs	r3, #2
 80002fa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000300:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000302:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000306:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000308:	f107 0318 	add.w	r3, r7, #24
 800030c:	4618      	mov	r0, r3
 800030e:	f000 fd01 	bl	8000d14 <HAL_RCC_OscConfig>
 8000312:	4603      	mov	r3, r0
 8000314:	2b00      	cmp	r3, #0
 8000316:	d001      	beq.n	800031c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000318:	f000 f864 	bl	80003e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800031c:	230f      	movs	r3, #15
 800031e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000320:	2302      	movs	r3, #2
 8000322:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000324:	2380      	movs	r3, #128	@ 0x80
 8000326:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000328:	2300      	movs	r3, #0
 800032a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800032c:	2300      	movs	r3, #0
 800032e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000330:	1d3b      	adds	r3, r7, #4
 8000332:	2101      	movs	r1, #1
 8000334:	4618      	mov	r0, r3
 8000336:	f001 fcfb 	bl	8001d30 <HAL_RCC_ClockConfig>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000340:	f000 f850 	bl	80003e4 <Error_Handler>
  }
}
 8000344:	bf00      	nop
 8000346:	3740      	adds	r7, #64	@ 0x40
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}

0800034c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]

    if (rx == '\r' || rx == '\n')
 8000354:	4b1e      	ldr	r3, [pc, #120]	@ (80003d0 <HAL_UART_RxCpltCallback+0x84>)
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	2b0d      	cmp	r3, #13
 800035a:	d003      	beq.n	8000364 <HAL_UART_RxCpltCallback+0x18>
 800035c:	4b1c      	ldr	r3, [pc, #112]	@ (80003d0 <HAL_UART_RxCpltCallback+0x84>)
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	2b0a      	cmp	r3, #10
 8000362:	d117      	bne.n	8000394 <HAL_UART_RxCpltCallback+0x48>
    {
      HAL_UART_Transmit(&huart2, var, 2, 10);
 8000364:	230a      	movs	r3, #10
 8000366:	2202      	movs	r2, #2
 8000368:	491a      	ldr	r1, [pc, #104]	@ (80003d4 <HAL_UART_RxCpltCallback+0x88>)
 800036a:	481b      	ldr	r0, [pc, #108]	@ (80003d8 <HAL_UART_RxCpltCallback+0x8c>)
 800036c:	f001 ff40 	bl	80021f0 <HAL_UART_Transmit>
      HAL_UART_Transmit(&huart2, buffer, idx, 100);
 8000370:	4b1a      	ldr	r3, [pc, #104]	@ (80003dc <HAL_UART_RxCpltCallback+0x90>)
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	461a      	mov	r2, r3
 8000376:	2364      	movs	r3, #100	@ 0x64
 8000378:	4919      	ldr	r1, [pc, #100]	@ (80003e0 <HAL_UART_RxCpltCallback+0x94>)
 800037a:	4817      	ldr	r0, [pc, #92]	@ (80003d8 <HAL_UART_RxCpltCallback+0x8c>)
 800037c:	f001 ff38 	bl	80021f0 <HAL_UART_Transmit>
      HAL_UART_Transmit(&huart2, var, 2, 10);
 8000380:	230a      	movs	r3, #10
 8000382:	2202      	movs	r2, #2
 8000384:	4913      	ldr	r1, [pc, #76]	@ (80003d4 <HAL_UART_RxCpltCallback+0x88>)
 8000386:	4814      	ldr	r0, [pc, #80]	@ (80003d8 <HAL_UART_RxCpltCallback+0x8c>)
 8000388:	f001 ff32 	bl	80021f0 <HAL_UART_Transmit>
	  idx = 0;
 800038c:	4b13      	ldr	r3, [pc, #76]	@ (80003dc <HAL_UART_RxCpltCallback+0x90>)
 800038e:	2200      	movs	r2, #0
 8000390:	701a      	strb	r2, [r3, #0]
 8000392:	e014      	b.n	80003be <HAL_UART_RxCpltCallback+0x72>
    }
    else
	{
	  if (idx < sizeof(buffer))
 8000394:	4b11      	ldr	r3, [pc, #68]	@ (80003dc <HAL_UART_RxCpltCallback+0x90>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	2b31      	cmp	r3, #49	@ 0x31
 800039a:	d810      	bhi.n	80003be <HAL_UART_RxCpltCallback+0x72>
	  {
		 buffer[idx++] = rx;
 800039c:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <HAL_UART_RxCpltCallback+0x90>)
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	1c5a      	adds	r2, r3, #1
 80003a2:	b2d1      	uxtb	r1, r2
 80003a4:	4a0d      	ldr	r2, [pc, #52]	@ (80003dc <HAL_UART_RxCpltCallback+0x90>)
 80003a6:	7011      	strb	r1, [r2, #0]
 80003a8:	461a      	mov	r2, r3
 80003aa:	4b09      	ldr	r3, [pc, #36]	@ (80003d0 <HAL_UART_RxCpltCallback+0x84>)
 80003ac:	7819      	ldrb	r1, [r3, #0]
 80003ae:	4b0c      	ldr	r3, [pc, #48]	@ (80003e0 <HAL_UART_RxCpltCallback+0x94>)
 80003b0:	5499      	strb	r1, [r3, r2]
		 HAL_UART_Transmit(&huart2, &rx, 1, 10);
 80003b2:	230a      	movs	r3, #10
 80003b4:	2201      	movs	r2, #1
 80003b6:	4906      	ldr	r1, [pc, #24]	@ (80003d0 <HAL_UART_RxCpltCallback+0x84>)
 80003b8:	4807      	ldr	r0, [pc, #28]	@ (80003d8 <HAL_UART_RxCpltCallback+0x8c>)
 80003ba:	f001 ff19 	bl	80021f0 <HAL_UART_Transmit>
	  }
	}
	HAL_UART_Receive_IT(huart,&rx, 1);
 80003be:	2201      	movs	r2, #1
 80003c0:	4903      	ldr	r1, [pc, #12]	@ (80003d0 <HAL_UART_RxCpltCallback+0x84>)
 80003c2:	6878      	ldr	r0, [r7, #4]
 80003c4:	f001 ff9d 	bl	8002302 <HAL_UART_Receive_IT>




}
 80003c8:	bf00      	nop
 80003ca:	3708      	adds	r7, #8
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	2000002c 	.word	0x2000002c
 80003d4:	20000000 	.word	0x20000000
 80003d8:	20000064 	.word	0x20000064
 80003dc:	20000062 	.word	0x20000062
 80003e0:	20000030 	.word	0x20000030

080003e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003e8:	b672      	cpsid	i
}
 80003ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ec:	bf00      	nop
 80003ee:	e7fd      	b.n	80003ec <Error_Handler+0x8>

080003f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000434 <HAL_MspInit+0x44>)
 80003f8:	699b      	ldr	r3, [r3, #24]
 80003fa:	4a0e      	ldr	r2, [pc, #56]	@ (8000434 <HAL_MspInit+0x44>)
 80003fc:	f043 0301 	orr.w	r3, r3, #1
 8000400:	6193      	str	r3, [r2, #24]
 8000402:	4b0c      	ldr	r3, [pc, #48]	@ (8000434 <HAL_MspInit+0x44>)
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	f003 0301 	and.w	r3, r3, #1
 800040a:	607b      	str	r3, [r7, #4]
 800040c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800040e:	4b09      	ldr	r3, [pc, #36]	@ (8000434 <HAL_MspInit+0x44>)
 8000410:	69db      	ldr	r3, [r3, #28]
 8000412:	4a08      	ldr	r2, [pc, #32]	@ (8000434 <HAL_MspInit+0x44>)
 8000414:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000418:	61d3      	str	r3, [r2, #28]
 800041a:	4b06      	ldr	r3, [pc, #24]	@ (8000434 <HAL_MspInit+0x44>)
 800041c:	69db      	ldr	r3, [r3, #28]
 800041e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000422:	603b      	str	r3, [r7, #0]
 8000424:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000426:	2007      	movs	r0, #7
 8000428:	f000 fa2c 	bl	8000884 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800042c:	bf00      	nop
 800042e:	3708      	adds	r7, #8
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	40021000 	.word	0x40021000

08000438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800043c:	bf00      	nop
 800043e:	e7fd      	b.n	800043c <NMI_Handler+0x4>

08000440 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000444:	bf00      	nop
 8000446:	e7fd      	b.n	8000444 <HardFault_Handler+0x4>

08000448 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800044c:	bf00      	nop
 800044e:	e7fd      	b.n	800044c <MemManage_Handler+0x4>

08000450 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000454:	bf00      	nop
 8000456:	e7fd      	b.n	8000454 <BusFault_Handler+0x4>

08000458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800045c:	bf00      	nop
 800045e:	e7fd      	b.n	800045c <UsageFault_Handler+0x4>

08000460 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000464:	bf00      	nop
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr

0800046e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800046e:	b480      	push	{r7}
 8000470:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000472:	bf00      	nop
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr

0800047c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000480:	bf00      	nop
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr

0800048a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800048a:	b580      	push	{r7, lr}
 800048c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800048e:	f000 f909 	bl	80006a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
	...

08000498 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800049c:	4802      	ldr	r0, [pc, #8]	@ (80004a8 <USART2_IRQHandler+0x10>)
 800049e:	f001 ff75 	bl	800238c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	20000064 	.word	0x20000064

080004ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004b0:	4b06      	ldr	r3, [pc, #24]	@ (80004cc <SystemInit+0x20>)
 80004b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80004b6:	4a05      	ldr	r2, [pc, #20]	@ (80004cc <SystemInit+0x20>)
 80004b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80004bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004c0:	bf00      	nop
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop
 80004cc:	e000ed00 	.word	0xe000ed00

080004d0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004d4:	4b14      	ldr	r3, [pc, #80]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 80004d6:	4a15      	ldr	r2, [pc, #84]	@ (800052c <MX_USART2_UART_Init+0x5c>)
 80004d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80004da:	4b13      	ldr	r3, [pc, #76]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 80004dc:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80004e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004e2:	4b11      	ldr	r3, [pc, #68]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 80004f6:	220c      	movs	r2, #12
 80004f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000500:	4b09      	ldr	r3, [pc, #36]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 8000502:	2200      	movs	r2, #0
 8000504:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000506:	4b08      	ldr	r3, [pc, #32]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 8000508:	2200      	movs	r2, #0
 800050a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800050c:	4b06      	ldr	r3, [pc, #24]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 800050e:	2200      	movs	r2, #0
 8000510:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000512:	4805      	ldr	r0, [pc, #20]	@ (8000528 <MX_USART2_UART_Init+0x58>)
 8000514:	f001 fe1e 	bl	8002154 <HAL_UART_Init>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800051e:	f7ff ff61 	bl	80003e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000522:	bf00      	nop
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	20000064 	.word	0x20000064
 800052c:	40004400 	.word	0x40004400

08000530 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b08a      	sub	sp, #40	@ 0x28
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000538:	f107 0314 	add.w	r3, r7, #20
 800053c:	2200      	movs	r2, #0
 800053e:	601a      	str	r2, [r3, #0]
 8000540:	605a      	str	r2, [r3, #4]
 8000542:	609a      	str	r2, [r3, #8]
 8000544:	60da      	str	r2, [r3, #12]
 8000546:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a1b      	ldr	r2, [pc, #108]	@ (80005bc <HAL_UART_MspInit+0x8c>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d130      	bne.n	80005b4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000552:	4b1b      	ldr	r3, [pc, #108]	@ (80005c0 <HAL_UART_MspInit+0x90>)
 8000554:	69db      	ldr	r3, [r3, #28]
 8000556:	4a1a      	ldr	r2, [pc, #104]	@ (80005c0 <HAL_UART_MspInit+0x90>)
 8000558:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800055c:	61d3      	str	r3, [r2, #28]
 800055e:	4b18      	ldr	r3, [pc, #96]	@ (80005c0 <HAL_UART_MspInit+0x90>)
 8000560:	69db      	ldr	r3, [r3, #28]
 8000562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000566:	613b      	str	r3, [r7, #16]
 8000568:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800056a:	4b15      	ldr	r3, [pc, #84]	@ (80005c0 <HAL_UART_MspInit+0x90>)
 800056c:	695b      	ldr	r3, [r3, #20]
 800056e:	4a14      	ldr	r2, [pc, #80]	@ (80005c0 <HAL_UART_MspInit+0x90>)
 8000570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000574:	6153      	str	r3, [r2, #20]
 8000576:	4b12      	ldr	r3, [pc, #72]	@ (80005c0 <HAL_UART_MspInit+0x90>)
 8000578:	695b      	ldr	r3, [r3, #20]
 800057a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000582:	230c      	movs	r3, #12
 8000584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000586:	2302      	movs	r3, #2
 8000588:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058a:	2300      	movs	r3, #0
 800058c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800058e:	2300      	movs	r3, #0
 8000590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000592:	2307      	movs	r3, #7
 8000594:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000596:	f107 0314 	add.w	r3, r7, #20
 800059a:	4619      	mov	r1, r3
 800059c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005a0:	f000 fa2e 	bl	8000a00 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80005a4:	2200      	movs	r2, #0
 80005a6:	2100      	movs	r1, #0
 80005a8:	2026      	movs	r0, #38	@ 0x26
 80005aa:	f000 f976 	bl	800089a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80005ae:	2026      	movs	r0, #38	@ 0x26
 80005b0:	f000 f98f 	bl	80008d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80005b4:	bf00      	nop
 80005b6:	3728      	adds	r7, #40	@ 0x28
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	40004400 	.word	0x40004400
 80005c0:	40021000 	.word	0x40021000

080005c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80005fc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80005c8:	f7ff ff70 	bl	80004ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005cc:	480c      	ldr	r0, [pc, #48]	@ (8000600 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ce:	490d      	ldr	r1, [pc, #52]	@ (8000604 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000608 <LoopForever+0xe>)
  movs r3, #0
 80005d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005d4:	e002      	b.n	80005dc <LoopCopyDataInit>

080005d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005da:	3304      	adds	r3, #4

080005dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e0:	d3f9      	bcc.n	80005d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005e2:	4a0a      	ldr	r2, [pc, #40]	@ (800060c <LoopForever+0x12>)
  ldr r4, =_ebss
 80005e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000610 <LoopForever+0x16>)
  movs r3, #0
 80005e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005e8:	e001      	b.n	80005ee <LoopFillZerobss>

080005ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005ec:	3204      	adds	r2, #4

080005ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f0:	d3fb      	bcc.n	80005ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005f2:	f002 ffe3 	bl	80035bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005f6:	f7ff fe4f 	bl	8000298 <main>

080005fa <LoopForever>:

LoopForever:
    b LoopForever
 80005fa:	e7fe      	b.n	80005fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005fc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000604:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000608:	0800365c 	.word	0x0800365c
  ldr r2, =_sbss
 800060c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000610:	200000f0 	.word	0x200000f0

08000614 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000614:	e7fe      	b.n	8000614 <ADC1_IRQHandler>
	...

08000618 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800061c:	4b08      	ldr	r3, [pc, #32]	@ (8000640 <HAL_Init+0x28>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a07      	ldr	r2, [pc, #28]	@ (8000640 <HAL_Init+0x28>)
 8000622:	f043 0310 	orr.w	r3, r3, #16
 8000626:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000628:	2003      	movs	r0, #3
 800062a:	f000 f92b 	bl	8000884 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800062e:	2000      	movs	r0, #0
 8000630:	f000 f808 	bl	8000644 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000634:	f7ff fedc 	bl	80003f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000638:	2300      	movs	r3, #0
}
 800063a:	4618      	mov	r0, r3
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40022000 	.word	0x40022000

08000644 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800064c:	4b12      	ldr	r3, [pc, #72]	@ (8000698 <HAL_InitTick+0x54>)
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	4b12      	ldr	r3, [pc, #72]	@ (800069c <HAL_InitTick+0x58>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4619      	mov	r1, r3
 8000656:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800065a:	fbb3 f3f1 	udiv	r3, r3, r1
 800065e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000662:	4618      	mov	r0, r3
 8000664:	f000 f943 	bl	80008ee <HAL_SYSTICK_Config>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800066e:	2301      	movs	r3, #1
 8000670:	e00e      	b.n	8000690 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	2b0f      	cmp	r3, #15
 8000676:	d80a      	bhi.n	800068e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000678:	2200      	movs	r2, #0
 800067a:	6879      	ldr	r1, [r7, #4]
 800067c:	f04f 30ff 	mov.w	r0, #4294967295
 8000680:	f000 f90b 	bl	800089a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000684:	4a06      	ldr	r2, [pc, #24]	@ (80006a0 <HAL_InitTick+0x5c>)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800068a:	2300      	movs	r3, #0
 800068c:	e000      	b.n	8000690 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800068e:	2301      	movs	r3, #1
}
 8000690:	4618      	mov	r0, r3
 8000692:	3708      	adds	r7, #8
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000004 	.word	0x20000004
 800069c:	2000000c 	.word	0x2000000c
 80006a0:	20000008 	.word	0x20000008

080006a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <HAL_IncTick+0x20>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	461a      	mov	r2, r3
 80006ae:	4b06      	ldr	r3, [pc, #24]	@ (80006c8 <HAL_IncTick+0x24>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4413      	add	r3, r2
 80006b4:	4a04      	ldr	r2, [pc, #16]	@ (80006c8 <HAL_IncTick+0x24>)
 80006b6:	6013      	str	r3, [r2, #0]
}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	2000000c 	.word	0x2000000c
 80006c8:	200000ec 	.word	0x200000ec

080006cc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  return uwTick;  
 80006d0:	4b03      	ldr	r3, [pc, #12]	@ (80006e0 <HAL_GetTick+0x14>)
 80006d2:	681b      	ldr	r3, [r3, #0]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	200000ec 	.word	0x200000ec

080006e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f003 0307 	and.w	r3, r3, #7
 80006f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fa:	68ba      	ldr	r2, [r7, #8]
 80006fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000700:	4013      	ands	r3, r2
 8000702:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800070c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000710:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000716:	4a04      	ldr	r2, [pc, #16]	@ (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	60d3      	str	r3, [r2, #12]
}
 800071c:	bf00      	nop
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000730:	4b04      	ldr	r3, [pc, #16]	@ (8000744 <__NVIC_GetPriorityGrouping+0x18>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	0a1b      	lsrs	r3, r3, #8
 8000736:	f003 0307 	and.w	r3, r3, #7
}
 800073a:	4618      	mov	r0, r3
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000756:	2b00      	cmp	r3, #0
 8000758:	db0b      	blt.n	8000772 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	f003 021f 	and.w	r2, r3, #31
 8000760:	4907      	ldr	r1, [pc, #28]	@ (8000780 <__NVIC_EnableIRQ+0x38>)
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	095b      	lsrs	r3, r3, #5
 8000768:	2001      	movs	r0, #1
 800076a:	fa00 f202 	lsl.w	r2, r0, r2
 800076e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000772:	bf00      	nop
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	e000e100 	.word	0xe000e100

08000784 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	6039      	str	r1, [r7, #0]
 800078e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000794:	2b00      	cmp	r3, #0
 8000796:	db0a      	blt.n	80007ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	b2da      	uxtb	r2, r3
 800079c:	490c      	ldr	r1, [pc, #48]	@ (80007d0 <__NVIC_SetPriority+0x4c>)
 800079e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a2:	0112      	lsls	r2, r2, #4
 80007a4:	b2d2      	uxtb	r2, r2
 80007a6:	440b      	add	r3, r1
 80007a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007ac:	e00a      	b.n	80007c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	b2da      	uxtb	r2, r3
 80007b2:	4908      	ldr	r1, [pc, #32]	@ (80007d4 <__NVIC_SetPriority+0x50>)
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	f003 030f 	and.w	r3, r3, #15
 80007ba:	3b04      	subs	r3, #4
 80007bc:	0112      	lsls	r2, r2, #4
 80007be:	b2d2      	uxtb	r2, r2
 80007c0:	440b      	add	r3, r1
 80007c2:	761a      	strb	r2, [r3, #24]
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	e000e100 	.word	0xe000e100
 80007d4:	e000ed00 	.word	0xe000ed00

080007d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007d8:	b480      	push	{r7}
 80007da:	b089      	sub	sp, #36	@ 0x24
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	f003 0307 	and.w	r3, r3, #7
 80007ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007ec:	69fb      	ldr	r3, [r7, #28]
 80007ee:	f1c3 0307 	rsb	r3, r3, #7
 80007f2:	2b04      	cmp	r3, #4
 80007f4:	bf28      	it	cs
 80007f6:	2304      	movcs	r3, #4
 80007f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	3304      	adds	r3, #4
 80007fe:	2b06      	cmp	r3, #6
 8000800:	d902      	bls.n	8000808 <NVIC_EncodePriority+0x30>
 8000802:	69fb      	ldr	r3, [r7, #28]
 8000804:	3b03      	subs	r3, #3
 8000806:	e000      	b.n	800080a <NVIC_EncodePriority+0x32>
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800080c:	f04f 32ff 	mov.w	r2, #4294967295
 8000810:	69bb      	ldr	r3, [r7, #24]
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	43da      	mvns	r2, r3
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	401a      	ands	r2, r3
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000820:	f04f 31ff 	mov.w	r1, #4294967295
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	fa01 f303 	lsl.w	r3, r1, r3
 800082a:	43d9      	mvns	r1, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000830:	4313      	orrs	r3, r2
         );
}
 8000832:	4618      	mov	r0, r3
 8000834:	3724      	adds	r7, #36	@ 0x24
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
	...

08000840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	3b01      	subs	r3, #1
 800084c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000850:	d301      	bcc.n	8000856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000852:	2301      	movs	r3, #1
 8000854:	e00f      	b.n	8000876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000856:	4a0a      	ldr	r2, [pc, #40]	@ (8000880 <SysTick_Config+0x40>)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	3b01      	subs	r3, #1
 800085c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800085e:	210f      	movs	r1, #15
 8000860:	f04f 30ff 	mov.w	r0, #4294967295
 8000864:	f7ff ff8e 	bl	8000784 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000868:	4b05      	ldr	r3, [pc, #20]	@ (8000880 <SysTick_Config+0x40>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800086e:	4b04      	ldr	r3, [pc, #16]	@ (8000880 <SysTick_Config+0x40>)
 8000870:	2207      	movs	r2, #7
 8000872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	e000e010 	.word	0xe000e010

08000884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f7ff ff29 	bl	80006e4 <__NVIC_SetPriorityGrouping>
}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	b086      	sub	sp, #24
 800089e:	af00      	add	r7, sp, #0
 80008a0:	4603      	mov	r3, r0
 80008a2:	60b9      	str	r1, [r7, #8]
 80008a4:	607a      	str	r2, [r7, #4]
 80008a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008ac:	f7ff ff3e 	bl	800072c <__NVIC_GetPriorityGrouping>
 80008b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	68b9      	ldr	r1, [r7, #8]
 80008b6:	6978      	ldr	r0, [r7, #20]
 80008b8:	f7ff ff8e 	bl	80007d8 <NVIC_EncodePriority>
 80008bc:	4602      	mov	r2, r0
 80008be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008c2:	4611      	mov	r1, r2
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff ff5d 	bl	8000784 <__NVIC_SetPriority>
}
 80008ca:	bf00      	nop
 80008cc:	3718      	adds	r7, #24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b082      	sub	sp, #8
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	4603      	mov	r3, r0
 80008da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff ff31 	bl	8000748 <__NVIC_EnableIRQ>
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}

080008ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b082      	sub	sp, #8
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f7ff ffa2 	bl	8000840 <SysTick_Config>
 80008fc:	4603      	mov	r3, r0
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000906:	b480      	push	{r7}
 8000908:	b083      	sub	sp, #12
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d101      	bne.n	8000918 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000914:	2301      	movs	r3, #1
 8000916:	e02e      	b.n	8000976 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800091e:	2b02      	cmp	r3, #2
 8000920:	d008      	beq.n	8000934 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2204      	movs	r2, #4
 8000926:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	2200      	movs	r2, #0
 800092c:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8000930:	2301      	movs	r3, #1
 8000932:	e020      	b.n	8000976 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f022 020e 	bic.w	r2, r2, #14
 8000942:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f022 0201 	bic.w	r2, r2, #1
 8000952:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800095c:	2101      	movs	r1, #1
 800095e:	fa01 f202 	lsl.w	r2, r1, r2
 8000962:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2201      	movs	r2, #1
 8000968:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2200      	movs	r2, #0
 8000970:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000974:	2300      	movs	r3, #0
}
 8000976:	4618      	mov	r0, r3
 8000978:	370c      	adds	r7, #12
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr

08000982 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b084      	sub	sp, #16
 8000986:	af00      	add	r7, sp, #0
 8000988:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800098a:	2300      	movs	r3, #0
 800098c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000994:	2b02      	cmp	r3, #2
 8000996:	d005      	beq.n	80009a4 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2204      	movs	r2, #4
 800099c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800099e:	2301      	movs	r3, #1
 80009a0:	73fb      	strb	r3, [r7, #15]
 80009a2:	e027      	b.n	80009f4 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f022 020e 	bic.w	r2, r2, #14
 80009b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f022 0201 	bic.w	r2, r2, #1
 80009c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009cc:	2101      	movs	r1, #1
 80009ce:	fa01 f202 	lsl.w	r2, r1, r2
 80009d2:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2201      	movs	r2, #1
 80009d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2200      	movs	r2, #0
 80009e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d003      	beq.n	80009f4 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	4798      	blx	r3
    }
  }
  return status;
 80009f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3710      	adds	r7, #16
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b087      	sub	sp, #28
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a0e:	e14e      	b.n	8000cae <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	2101      	movs	r1, #1
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	fa01 f303 	lsl.w	r3, r1, r3
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	f000 8140 	beq.w	8000ca8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f003 0303 	and.w	r3, r3, #3
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d005      	beq.n	8000a40 <HAL_GPIO_Init+0x40>
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f003 0303 	and.w	r3, r3, #3
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	d130      	bne.n	8000aa2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	2203      	movs	r2, #3
 8000a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a50:	43db      	mvns	r3, r3
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	4013      	ands	r3, r2
 8000a56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	68da      	ldr	r2, [r3, #12]
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a76:	2201      	movs	r2, #1
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	43db      	mvns	r3, r3
 8000a80:	693a      	ldr	r2, [r7, #16]
 8000a82:	4013      	ands	r3, r2
 8000a84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	091b      	lsrs	r3, r3, #4
 8000a8c:	f003 0201 	and.w	r2, r3, #1
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f003 0303 	and.w	r3, r3, #3
 8000aaa:	2b03      	cmp	r3, #3
 8000aac:	d017      	beq.n	8000ade <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	68db      	ldr	r3, [r3, #12]
 8000ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	2203      	movs	r2, #3
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	43db      	mvns	r3, r3
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	689a      	ldr	r2, [r3, #8]
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f003 0303 	and.w	r3, r3, #3
 8000ae6:	2b02      	cmp	r3, #2
 8000ae8:	d123      	bne.n	8000b32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	08da      	lsrs	r2, r3, #3
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	3208      	adds	r2, #8
 8000af2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000af6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	f003 0307 	and.w	r3, r3, #7
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	220f      	movs	r2, #15
 8000b02:	fa02 f303 	lsl.w	r3, r2, r3
 8000b06:	43db      	mvns	r3, r3
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	691a      	ldr	r2, [r3, #16]
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	f003 0307 	and.w	r3, r3, #7
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	4313      	orrs	r3, r2
 8000b22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	08da      	lsrs	r2, r3, #3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	3208      	adds	r2, #8
 8000b2c:	6939      	ldr	r1, [r7, #16]
 8000b2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b42:	43db      	mvns	r3, r3
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	4013      	ands	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f003 0203 	and.w	r2, r3, #3
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	f000 809a 	beq.w	8000ca8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b74:	4b55      	ldr	r3, [pc, #340]	@ (8000ccc <HAL_GPIO_Init+0x2cc>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	4a54      	ldr	r2, [pc, #336]	@ (8000ccc <HAL_GPIO_Init+0x2cc>)
 8000b7a:	f043 0301 	orr.w	r3, r3, #1
 8000b7e:	6193      	str	r3, [r2, #24]
 8000b80:	4b52      	ldr	r3, [pc, #328]	@ (8000ccc <HAL_GPIO_Init+0x2cc>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	f003 0301 	and.w	r3, r3, #1
 8000b88:	60bb      	str	r3, [r7, #8]
 8000b8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b8c:	4a50      	ldr	r2, [pc, #320]	@ (8000cd0 <HAL_GPIO_Init+0x2d0>)
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	089b      	lsrs	r3, r3, #2
 8000b92:	3302      	adds	r3, #2
 8000b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	f003 0303 	and.w	r3, r3, #3
 8000ba0:	009b      	lsls	r3, r3, #2
 8000ba2:	220f      	movs	r2, #15
 8000ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4013      	ands	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000bb6:	d013      	beq.n	8000be0 <HAL_GPIO_Init+0x1e0>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a46      	ldr	r2, [pc, #280]	@ (8000cd4 <HAL_GPIO_Init+0x2d4>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d00d      	beq.n	8000bdc <HAL_GPIO_Init+0x1dc>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a45      	ldr	r2, [pc, #276]	@ (8000cd8 <HAL_GPIO_Init+0x2d8>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d007      	beq.n	8000bd8 <HAL_GPIO_Init+0x1d8>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a44      	ldr	r2, [pc, #272]	@ (8000cdc <HAL_GPIO_Init+0x2dc>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d101      	bne.n	8000bd4 <HAL_GPIO_Init+0x1d4>
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	e006      	b.n	8000be2 <HAL_GPIO_Init+0x1e2>
 8000bd4:	2305      	movs	r3, #5
 8000bd6:	e004      	b.n	8000be2 <HAL_GPIO_Init+0x1e2>
 8000bd8:	2302      	movs	r3, #2
 8000bda:	e002      	b.n	8000be2 <HAL_GPIO_Init+0x1e2>
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e000      	b.n	8000be2 <HAL_GPIO_Init+0x1e2>
 8000be0:	2300      	movs	r3, #0
 8000be2:	697a      	ldr	r2, [r7, #20]
 8000be4:	f002 0203 	and.w	r2, r2, #3
 8000be8:	0092      	lsls	r2, r2, #2
 8000bea:	4093      	lsls	r3, r2
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bf2:	4937      	ldr	r1, [pc, #220]	@ (8000cd0 <HAL_GPIO_Init+0x2d0>)
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	089b      	lsrs	r3, r3, #2
 8000bf8:	3302      	adds	r3, #2
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c00:	4b37      	ldr	r3, [pc, #220]	@ (8000ce0 <HAL_GPIO_Init+0x2e0>)
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d003      	beq.n	8000c24 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000c1c:	693a      	ldr	r2, [r7, #16]
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c24:	4a2e      	ldr	r2, [pc, #184]	@ (8000ce0 <HAL_GPIO_Init+0x2e0>)
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ce0 <HAL_GPIO_Init+0x2e0>)
 8000c2c:	68db      	ldr	r3, [r3, #12]
 8000c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	43db      	mvns	r3, r3
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	4013      	ands	r3, r2
 8000c38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d003      	beq.n	8000c4e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c4e:	4a24      	ldr	r2, [pc, #144]	@ (8000ce0 <HAL_GPIO_Init+0x2e0>)
 8000c50:	693b      	ldr	r3, [r7, #16]
 8000c52:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c54:	4b22      	ldr	r3, [pc, #136]	@ (8000ce0 <HAL_GPIO_Init+0x2e0>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	4013      	ands	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d003      	beq.n	8000c78 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c78:	4a19      	ldr	r2, [pc, #100]	@ (8000ce0 <HAL_GPIO_Init+0x2e0>)
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c7e:	4b18      	ldr	r3, [pc, #96]	@ (8000ce0 <HAL_GPIO_Init+0x2e0>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	43db      	mvns	r3, r3
 8000c88:	693a      	ldr	r2, [r7, #16]
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d003      	beq.n	8000ca2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ca2:	4a0f      	ldr	r2, [pc, #60]	@ (8000ce0 <HAL_GPIO_Init+0x2e0>)
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	3301      	adds	r3, #1
 8000cac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	f47f aea9 	bne.w	8000a10 <HAL_GPIO_Init+0x10>
  }
}
 8000cbe:	bf00      	nop
 8000cc0:	bf00      	nop
 8000cc2:	371c      	adds	r7, #28
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	40010000 	.word	0x40010000
 8000cd4:	48000400 	.word	0x48000400
 8000cd8:	48000800 	.word	0x48000800
 8000cdc:	48000c00 	.word	0x48000c00
 8000ce0:	40010400 	.word	0x40010400

08000ce4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	460b      	mov	r3, r1
 8000cee:	807b      	strh	r3, [r7, #2]
 8000cf0:	4613      	mov	r3, r2
 8000cf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cf4:	787b      	ldrb	r3, [r7, #1]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d003      	beq.n	8000d02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cfa:	887a      	ldrh	r2, [r7, #2]
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d00:	e002      	b.n	8000d08 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d02:	887a      	ldrh	r2, [r7, #2]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d24:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d102      	bne.n	8000d3a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	f000 bff4 	b.w	8001d22 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d3e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	f000 816d 	beq.w	800102a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d50:	4bb4      	ldr	r3, [pc, #720]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f003 030c 	and.w	r3, r3, #12
 8000d58:	2b04      	cmp	r3, #4
 8000d5a:	d00c      	beq.n	8000d76 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d5c:	4bb1      	ldr	r3, [pc, #708]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 030c 	and.w	r3, r3, #12
 8000d64:	2b08      	cmp	r3, #8
 8000d66:	d157      	bne.n	8000e18 <HAL_RCC_OscConfig+0x104>
 8000d68:	4bae      	ldr	r3, [pc, #696]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d74:	d150      	bne.n	8000e18 <HAL_RCC_OscConfig+0x104>
 8000d76:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d7a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d7e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000d82:	fa93 f3a3 	rbit	r3, r3
 8000d86:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d8a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d8e:	fab3 f383 	clz	r3, r3
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d96:	d802      	bhi.n	8000d9e <HAL_RCC_OscConfig+0x8a>
 8000d98:	4ba2      	ldr	r3, [pc, #648]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	e015      	b.n	8000dca <HAL_RCC_OscConfig+0xb6>
 8000d9e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000da2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000da6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000daa:	fa93 f3a3 	rbit	r3, r3
 8000dae:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000db2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000db6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000dba:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000dbe:	fa93 f3a3 	rbit	r3, r3
 8000dc2:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000dc6:	4b97      	ldr	r3, [pc, #604]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000dce:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000dd2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000dd6:	fa92 f2a2 	rbit	r2, r2
 8000dda:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000dde:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000de2:	fab2 f282 	clz	r2, r2
 8000de6:	b2d2      	uxtb	r2, r2
 8000de8:	f042 0220 	orr.w	r2, r2, #32
 8000dec:	b2d2      	uxtb	r2, r2
 8000dee:	f002 021f 	and.w	r2, r2, #31
 8000df2:	2101      	movs	r1, #1
 8000df4:	fa01 f202 	lsl.w	r2, r1, r2
 8000df8:	4013      	ands	r3, r2
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	f000 8114 	beq.w	8001028 <HAL_RCC_OscConfig+0x314>
 8000e00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	f040 810b 	bne.w	8001028 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	f000 bf85 	b.w	8001d22 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e1c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e28:	d106      	bne.n	8000e38 <HAL_RCC_OscConfig+0x124>
 8000e2a:	4b7e      	ldr	r3, [pc, #504]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a7d      	ldr	r2, [pc, #500]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e34:	6013      	str	r3, [r2, #0]
 8000e36:	e036      	b.n	8000ea6 <HAL_RCC_OscConfig+0x192>
 8000e38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e3c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d10c      	bne.n	8000e62 <HAL_RCC_OscConfig+0x14e>
 8000e48:	4b76      	ldr	r3, [pc, #472]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a75      	ldr	r2, [pc, #468]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e52:	6013      	str	r3, [r2, #0]
 8000e54:	4b73      	ldr	r3, [pc, #460]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a72      	ldr	r2, [pc, #456]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	e021      	b.n	8000ea6 <HAL_RCC_OscConfig+0x192>
 8000e62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e72:	d10c      	bne.n	8000e8e <HAL_RCC_OscConfig+0x17a>
 8000e74:	4b6b      	ldr	r3, [pc, #428]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a6a      	ldr	r2, [pc, #424]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e7a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	4b68      	ldr	r3, [pc, #416]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a67      	ldr	r2, [pc, #412]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e8a:	6013      	str	r3, [r2, #0]
 8000e8c:	e00b      	b.n	8000ea6 <HAL_RCC_OscConfig+0x192>
 8000e8e:	4b65      	ldr	r3, [pc, #404]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a64      	ldr	r2, [pc, #400]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e98:	6013      	str	r3, [r2, #0]
 8000e9a:	4b62      	ldr	r3, [pc, #392]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a61      	ldr	r2, [pc, #388]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000ea0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ea4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ea6:	4b5f      	ldr	r3, [pc, #380]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eaa:	f023 020f 	bic.w	r2, r3, #15
 8000eae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000eb2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	495a      	ldr	r1, [pc, #360]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ec0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000ec4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d054      	beq.n	8000f7a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed0:	f7ff fbfc 	bl	80006cc <HAL_GetTick>
 8000ed4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ed8:	e00a      	b.n	8000ef0 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000eda:	f7ff fbf7 	bl	80006cc <HAL_GetTick>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	2b64      	cmp	r3, #100	@ 0x64
 8000ee8:	d902      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8000eea:	2303      	movs	r3, #3
 8000eec:	f000 bf19 	b.w	8001d22 <HAL_RCC_OscConfig+0x100e>
 8000ef0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ef4:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ef8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000efc:	fa93 f3a3 	rbit	r3, r3
 8000f00:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000f04:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f08:	fab3 f383 	clz	r3, r3
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f10:	d802      	bhi.n	8000f18 <HAL_RCC_OscConfig+0x204>
 8000f12:	4b44      	ldr	r3, [pc, #272]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	e015      	b.n	8000f44 <HAL_RCC_OscConfig+0x230>
 8000f18:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f1c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f20:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000f24:	fa93 f3a3 	rbit	r3, r3
 8000f28:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000f2c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f30:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000f34:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000f38:	fa93 f3a3 	rbit	r3, r3
 8000f3c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000f40:	4b38      	ldr	r3, [pc, #224]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f44:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f48:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000f4c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000f50:	fa92 f2a2 	rbit	r2, r2
 8000f54:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000f58:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000f5c:	fab2 f282 	clz	r2, r2
 8000f60:	b2d2      	uxtb	r2, r2
 8000f62:	f042 0220 	orr.w	r2, r2, #32
 8000f66:	b2d2      	uxtb	r2, r2
 8000f68:	f002 021f 	and.w	r2, r2, #31
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f72:	4013      	ands	r3, r2
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d0b0      	beq.n	8000eda <HAL_RCC_OscConfig+0x1c6>
 8000f78:	e057      	b.n	800102a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f7a:	f7ff fba7 	bl	80006cc <HAL_GetTick>
 8000f7e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f82:	e00a      	b.n	8000f9a <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f84:	f7ff fba2 	bl	80006cc <HAL_GetTick>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000f8e:	1ad3      	subs	r3, r2, r3
 8000f90:	2b64      	cmp	r3, #100	@ 0x64
 8000f92:	d902      	bls.n	8000f9a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8000f94:	2303      	movs	r3, #3
 8000f96:	f000 bec4 	b.w	8001d22 <HAL_RCC_OscConfig+0x100e>
 8000f9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f9e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fa2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000fa6:	fa93 f3a3 	rbit	r3, r3
 8000faa:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000fae:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fb2:	fab3 f383 	clz	r3, r3
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fba:	d802      	bhi.n	8000fc2 <HAL_RCC_OscConfig+0x2ae>
 8000fbc:	4b19      	ldr	r3, [pc, #100]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	e015      	b.n	8000fee <HAL_RCC_OscConfig+0x2da>
 8000fc2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fc6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fca:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000fce:	fa93 f3a3 	rbit	r3, r3
 8000fd2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000fd6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fda:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000fde:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000fe2:	fa93 f3a3 	rbit	r3, r3
 8000fe6:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000fea:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <HAL_RCC_OscConfig+0x310>)
 8000fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ff2:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000ff6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000ffa:	fa92 f2a2 	rbit	r2, r2
 8000ffe:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001002:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001006:	fab2 f282 	clz	r2, r2
 800100a:	b2d2      	uxtb	r2, r2
 800100c:	f042 0220 	orr.w	r2, r2, #32
 8001010:	b2d2      	uxtb	r2, r2
 8001012:	f002 021f 	and.w	r2, r2, #31
 8001016:	2101      	movs	r1, #1
 8001018:	fa01 f202 	lsl.w	r2, r1, r2
 800101c:	4013      	ands	r3, r2
 800101e:	2b00      	cmp	r3, #0
 8001020:	d1b0      	bne.n	8000f84 <HAL_RCC_OscConfig+0x270>
 8001022:	e002      	b.n	800102a <HAL_RCC_OscConfig+0x316>
 8001024:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001028:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800102a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800102e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	2b00      	cmp	r3, #0
 800103c:	f000 816c 	beq.w	8001318 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001040:	4bcc      	ldr	r3, [pc, #816]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 030c 	and.w	r3, r3, #12
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00b      	beq.n	8001064 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800104c:	4bc9      	ldr	r3, [pc, #804]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 030c 	and.w	r3, r3, #12
 8001054:	2b08      	cmp	r3, #8
 8001056:	d16d      	bne.n	8001134 <HAL_RCC_OscConfig+0x420>
 8001058:	4bc6      	ldr	r3, [pc, #792]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001060:	2b00      	cmp	r3, #0
 8001062:	d167      	bne.n	8001134 <HAL_RCC_OscConfig+0x420>
 8001064:	2302      	movs	r3, #2
 8001066:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800106a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800106e:	fa93 f3a3 	rbit	r3, r3
 8001072:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001076:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800107a:	fab3 f383 	clz	r3, r3
 800107e:	b2db      	uxtb	r3, r3
 8001080:	2b3f      	cmp	r3, #63	@ 0x3f
 8001082:	d802      	bhi.n	800108a <HAL_RCC_OscConfig+0x376>
 8001084:	4bbb      	ldr	r3, [pc, #748]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	e013      	b.n	80010b2 <HAL_RCC_OscConfig+0x39e>
 800108a:	2302      	movs	r3, #2
 800108c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001090:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001094:	fa93 f3a3 	rbit	r3, r3
 8001098:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800109c:	2302      	movs	r3, #2
 800109e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80010a2:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80010a6:	fa93 f3a3 	rbit	r3, r3
 80010aa:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80010ae:	4bb1      	ldr	r3, [pc, #708]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 80010b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b2:	2202      	movs	r2, #2
 80010b4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80010b8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80010bc:	fa92 f2a2 	rbit	r2, r2
 80010c0:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80010c4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80010c8:	fab2 f282 	clz	r2, r2
 80010cc:	b2d2      	uxtb	r2, r2
 80010ce:	f042 0220 	orr.w	r2, r2, #32
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	f002 021f 	and.w	r2, r2, #31
 80010d8:	2101      	movs	r1, #1
 80010da:	fa01 f202 	lsl.w	r2, r1, r2
 80010de:	4013      	ands	r3, r2
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d00a      	beq.n	80010fa <HAL_RCC_OscConfig+0x3e6>
 80010e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d002      	beq.n	80010fa <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	f000 be14 	b.w	8001d22 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fa:	4b9e      	ldr	r3, [pc, #632]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001102:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001106:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	21f8      	movs	r1, #248	@ 0xf8
 8001110:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001114:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001118:	fa91 f1a1 	rbit	r1, r1
 800111c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001120:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001124:	fab1 f181 	clz	r1, r1
 8001128:	b2c9      	uxtb	r1, r1
 800112a:	408b      	lsls	r3, r1
 800112c:	4991      	ldr	r1, [pc, #580]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 800112e:	4313      	orrs	r3, r2
 8001130:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001132:	e0f1      	b.n	8001318 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001138:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	2b00      	cmp	r3, #0
 8001142:	f000 8083 	beq.w	800124c <HAL_RCC_OscConfig+0x538>
 8001146:	2301      	movs	r3, #1
 8001148:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800114c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001150:	fa93 f3a3 	rbit	r3, r3
 8001154:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001158:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800115c:	fab3 f383 	clz	r3, r3
 8001160:	b2db      	uxtb	r3, r3
 8001162:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001166:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	461a      	mov	r2, r3
 800116e:	2301      	movs	r3, #1
 8001170:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001172:	f7ff faab 	bl	80006cc <HAL_GetTick>
 8001176:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800117a:	e00a      	b.n	8001192 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800117c:	f7ff faa6 	bl	80006cc <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d902      	bls.n	8001192 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	f000 bdc8 	b.w	8001d22 <HAL_RCC_OscConfig+0x100e>
 8001192:	2302      	movs	r3, #2
 8001194:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001198:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800119c:	fa93 f3a3 	rbit	r3, r3
 80011a0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80011a4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011a8:	fab3 f383 	clz	r3, r3
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80011b0:	d802      	bhi.n	80011b8 <HAL_RCC_OscConfig+0x4a4>
 80011b2:	4b70      	ldr	r3, [pc, #448]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	e013      	b.n	80011e0 <HAL_RCC_OscConfig+0x4cc>
 80011b8:	2302      	movs	r3, #2
 80011ba:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011be:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80011c2:	fa93 f3a3 	rbit	r3, r3
 80011c6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80011ca:	2302      	movs	r3, #2
 80011cc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80011d0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80011d4:	fa93 f3a3 	rbit	r3, r3
 80011d8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80011dc:	4b65      	ldr	r3, [pc, #404]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 80011de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e0:	2202      	movs	r2, #2
 80011e2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80011e6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80011ea:	fa92 f2a2 	rbit	r2, r2
 80011ee:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80011f2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80011f6:	fab2 f282 	clz	r2, r2
 80011fa:	b2d2      	uxtb	r2, r2
 80011fc:	f042 0220 	orr.w	r2, r2, #32
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	f002 021f 	and.w	r2, r2, #31
 8001206:	2101      	movs	r1, #1
 8001208:	fa01 f202 	lsl.w	r2, r1, r2
 800120c:	4013      	ands	r3, r2
 800120e:	2b00      	cmp	r3, #0
 8001210:	d0b4      	beq.n	800117c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001212:	4b58      	ldr	r3, [pc, #352]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800121a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800121e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	695b      	ldr	r3, [r3, #20]
 8001226:	21f8      	movs	r1, #248	@ 0xf8
 8001228:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800122c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001230:	fa91 f1a1 	rbit	r1, r1
 8001234:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001238:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800123c:	fab1 f181 	clz	r1, r1
 8001240:	b2c9      	uxtb	r1, r1
 8001242:	408b      	lsls	r3, r1
 8001244:	494b      	ldr	r1, [pc, #300]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 8001246:	4313      	orrs	r3, r2
 8001248:	600b      	str	r3, [r1, #0]
 800124a:	e065      	b.n	8001318 <HAL_RCC_OscConfig+0x604>
 800124c:	2301      	movs	r3, #1
 800124e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001252:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001256:	fa93 f3a3 	rbit	r3, r3
 800125a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800125e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001262:	fab3 f383 	clz	r3, r3
 8001266:	b2db      	uxtb	r3, r3
 8001268:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800126c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	461a      	mov	r2, r3
 8001274:	2300      	movs	r3, #0
 8001276:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001278:	f7ff fa28 	bl	80006cc <HAL_GetTick>
 800127c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001280:	e00a      	b.n	8001298 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001282:	f7ff fa23 	bl	80006cc <HAL_GetTick>
 8001286:	4602      	mov	r2, r0
 8001288:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b02      	cmp	r3, #2
 8001290:	d902      	bls.n	8001298 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	f000 bd45 	b.w	8001d22 <HAL_RCC_OscConfig+0x100e>
 8001298:	2302      	movs	r3, #2
 800129a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80012a2:	fa93 f3a3 	rbit	r3, r3
 80012a6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80012aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ae:	fab3 f383 	clz	r3, r3
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80012b6:	d802      	bhi.n	80012be <HAL_RCC_OscConfig+0x5aa>
 80012b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	e013      	b.n	80012e6 <HAL_RCC_OscConfig+0x5d2>
 80012be:	2302      	movs	r3, #2
 80012c0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80012c8:	fa93 f3a3 	rbit	r3, r3
 80012cc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80012d0:	2302      	movs	r3, #2
 80012d2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80012d6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012da:	fa93 f3a3 	rbit	r3, r3
 80012de:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80012e2:	4b24      	ldr	r3, [pc, #144]	@ (8001374 <HAL_RCC_OscConfig+0x660>)
 80012e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012e6:	2202      	movs	r2, #2
 80012e8:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80012ec:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80012f0:	fa92 f2a2 	rbit	r2, r2
 80012f4:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80012f8:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80012fc:	fab2 f282 	clz	r2, r2
 8001300:	b2d2      	uxtb	r2, r2
 8001302:	f042 0220 	orr.w	r2, r2, #32
 8001306:	b2d2      	uxtb	r2, r2
 8001308:	f002 021f 	and.w	r2, r2, #31
 800130c:	2101      	movs	r1, #1
 800130e:	fa01 f202 	lsl.w	r2, r1, r2
 8001312:	4013      	ands	r3, r2
 8001314:	2b00      	cmp	r3, #0
 8001316:	d1b4      	bne.n	8001282 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001318:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800131c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0308 	and.w	r3, r3, #8
 8001328:	2b00      	cmp	r3, #0
 800132a:	f000 8115 	beq.w	8001558 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800132e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001332:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d07e      	beq.n	800143c <HAL_RCC_OscConfig+0x728>
 800133e:	2301      	movs	r3, #1
 8001340:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001344:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001348:	fa93 f3a3 	rbit	r3, r3
 800134c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001350:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001354:	fab3 f383 	clz	r3, r3
 8001358:	b2db      	uxtb	r3, r3
 800135a:	461a      	mov	r2, r3
 800135c:	4b06      	ldr	r3, [pc, #24]	@ (8001378 <HAL_RCC_OscConfig+0x664>)
 800135e:	4413      	add	r3, r2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	461a      	mov	r2, r3
 8001364:	2301      	movs	r3, #1
 8001366:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001368:	f7ff f9b0 	bl	80006cc <HAL_GetTick>
 800136c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001370:	e00f      	b.n	8001392 <HAL_RCC_OscConfig+0x67e>
 8001372:	bf00      	nop
 8001374:	40021000 	.word	0x40021000
 8001378:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800137c:	f7ff f9a6 	bl	80006cc <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	2b02      	cmp	r3, #2
 800138a:	d902      	bls.n	8001392 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 800138c:	2303      	movs	r3, #3
 800138e:	f000 bcc8 	b.w	8001d22 <HAL_RCC_OscConfig+0x100e>
 8001392:	2302      	movs	r3, #2
 8001394:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001398:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800139c:	fa93 f3a3 	rbit	r3, r3
 80013a0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80013a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013a8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80013ac:	2202      	movs	r2, #2
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013b4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	fa93 f2a3 	rbit	r2, r3
 80013be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80013d0:	2202      	movs	r2, #2
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	fa93 f2a3 	rbit	r2, r3
 80013e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80013ea:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ec:	4bb0      	ldr	r3, [pc, #704]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 80013ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013f4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80013f8:	2102      	movs	r1, #2
 80013fa:	6019      	str	r1, [r3, #0]
 80013fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001400:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	fa93 f1a3 	rbit	r1, r3
 800140a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800140e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001412:	6019      	str	r1, [r3, #0]
  return result;
 8001414:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001418:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	fab3 f383 	clz	r3, r3
 8001422:	b2db      	uxtb	r3, r3
 8001424:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001428:	b2db      	uxtb	r3, r3
 800142a:	f003 031f 	and.w	r3, r3, #31
 800142e:	2101      	movs	r1, #1
 8001430:	fa01 f303 	lsl.w	r3, r1, r3
 8001434:	4013      	ands	r3, r2
 8001436:	2b00      	cmp	r3, #0
 8001438:	d0a0      	beq.n	800137c <HAL_RCC_OscConfig+0x668>
 800143a:	e08d      	b.n	8001558 <HAL_RCC_OscConfig+0x844>
 800143c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001440:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001444:	2201      	movs	r2, #1
 8001446:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800144c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	fa93 f2a3 	rbit	r2, r3
 8001456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800145a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800145e:	601a      	str	r2, [r3, #0]
  return result;
 8001460:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001464:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001468:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800146a:	fab3 f383 	clz	r3, r3
 800146e:	b2db      	uxtb	r3, r3
 8001470:	461a      	mov	r2, r3
 8001472:	4b90      	ldr	r3, [pc, #576]	@ (80016b4 <HAL_RCC_OscConfig+0x9a0>)
 8001474:	4413      	add	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	461a      	mov	r2, r3
 800147a:	2300      	movs	r3, #0
 800147c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800147e:	f7ff f925 	bl	80006cc <HAL_GetTick>
 8001482:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001486:	e00a      	b.n	800149e <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001488:	f7ff f920 	bl	80006cc <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d902      	bls.n	800149e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	f000 bc42 	b.w	8001d22 <HAL_RCC_OscConfig+0x100e>
 800149e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014a2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80014a6:	2202      	movs	r2, #2
 80014a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ae:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	fa93 f2a3 	rbit	r2, r3
 80014b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014bc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014c6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014ca:	2202      	movs	r2, #2
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014d2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	fa93 f2a3 	rbit	r2, r3
 80014dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014ee:	2202      	movs	r2, #2
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014f6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	fa93 f2a3 	rbit	r2, r3
 8001500:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001504:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001508:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800150a:	4b69      	ldr	r3, [pc, #420]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 800150c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800150e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001512:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001516:	2102      	movs	r1, #2
 8001518:	6019      	str	r1, [r3, #0]
 800151a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800151e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	fa93 f1a3 	rbit	r1, r3
 8001528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800152c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001530:	6019      	str	r1, [r3, #0]
  return result;
 8001532:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001536:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	fab3 f383 	clz	r3, r3
 8001540:	b2db      	uxtb	r3, r3
 8001542:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001546:	b2db      	uxtb	r3, r3
 8001548:	f003 031f 	and.w	r3, r3, #31
 800154c:	2101      	movs	r1, #1
 800154e:	fa01 f303 	lsl.w	r3, r1, r3
 8001552:	4013      	ands	r3, r2
 8001554:	2b00      	cmp	r3, #0
 8001556:	d197      	bne.n	8001488 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001558:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800155c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	2b00      	cmp	r3, #0
 800156a:	f000 819e 	beq.w	80018aa <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800156e:	2300      	movs	r3, #0
 8001570:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001574:	4b4e      	ldr	r3, [pc, #312]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001576:	69db      	ldr	r3, [r3, #28]
 8001578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d116      	bne.n	80015ae <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001580:	4b4b      	ldr	r3, [pc, #300]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001582:	69db      	ldr	r3, [r3, #28]
 8001584:	4a4a      	ldr	r2, [pc, #296]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001586:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800158a:	61d3      	str	r3, [r2, #28]
 800158c:	4b48      	ldr	r3, [pc, #288]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 800158e:	69db      	ldr	r3, [r3, #28]
 8001590:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001594:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001598:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015a2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80015a6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80015a8:	2301      	movs	r3, #1
 80015aa:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ae:	4b42      	ldr	r3, [pc, #264]	@ (80016b8 <HAL_RCC_OscConfig+0x9a4>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d11a      	bne.n	80015f0 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ba:	4b3f      	ldr	r3, [pc, #252]	@ (80016b8 <HAL_RCC_OscConfig+0x9a4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a3e      	ldr	r2, [pc, #248]	@ (80016b8 <HAL_RCC_OscConfig+0x9a4>)
 80015c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015c6:	f7ff f881 	bl	80006cc <HAL_GetTick>
 80015ca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ce:	e009      	b.n	80015e4 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015d0:	f7ff f87c 	bl	80006cc <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	2b64      	cmp	r3, #100	@ 0x64
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e39e      	b.n	8001d22 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015e4:	4b34      	ldr	r3, [pc, #208]	@ (80016b8 <HAL_RCC_OscConfig+0x9a4>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d0ef      	beq.n	80015d0 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d106      	bne.n	800160e <HAL_RCC_OscConfig+0x8fa>
 8001600:	4b2b      	ldr	r3, [pc, #172]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001602:	6a1b      	ldr	r3, [r3, #32]
 8001604:	4a2a      	ldr	r2, [pc, #168]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001606:	f043 0301 	orr.w	r3, r3, #1
 800160a:	6213      	str	r3, [r2, #32]
 800160c:	e035      	b.n	800167a <HAL_RCC_OscConfig+0x966>
 800160e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001612:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d10c      	bne.n	8001638 <HAL_RCC_OscConfig+0x924>
 800161e:	4b24      	ldr	r3, [pc, #144]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001620:	6a1b      	ldr	r3, [r3, #32]
 8001622:	4a23      	ldr	r2, [pc, #140]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001624:	f023 0301 	bic.w	r3, r3, #1
 8001628:	6213      	str	r3, [r2, #32]
 800162a:	4b21      	ldr	r3, [pc, #132]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 800162c:	6a1b      	ldr	r3, [r3, #32]
 800162e:	4a20      	ldr	r2, [pc, #128]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001630:	f023 0304 	bic.w	r3, r3, #4
 8001634:	6213      	str	r3, [r2, #32]
 8001636:	e020      	b.n	800167a <HAL_RCC_OscConfig+0x966>
 8001638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800163c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	2b05      	cmp	r3, #5
 8001646:	d10c      	bne.n	8001662 <HAL_RCC_OscConfig+0x94e>
 8001648:	4b19      	ldr	r3, [pc, #100]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 800164a:	6a1b      	ldr	r3, [r3, #32]
 800164c:	4a18      	ldr	r2, [pc, #96]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 800164e:	f043 0304 	orr.w	r3, r3, #4
 8001652:	6213      	str	r3, [r2, #32]
 8001654:	4b16      	ldr	r3, [pc, #88]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001656:	6a1b      	ldr	r3, [r3, #32]
 8001658:	4a15      	ldr	r2, [pc, #84]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 800165a:	f043 0301 	orr.w	r3, r3, #1
 800165e:	6213      	str	r3, [r2, #32]
 8001660:	e00b      	b.n	800167a <HAL_RCC_OscConfig+0x966>
 8001662:	4b13      	ldr	r3, [pc, #76]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001664:	6a1b      	ldr	r3, [r3, #32]
 8001666:	4a12      	ldr	r2, [pc, #72]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001668:	f023 0301 	bic.w	r3, r3, #1
 800166c:	6213      	str	r3, [r2, #32]
 800166e:	4b10      	ldr	r3, [pc, #64]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001670:	6a1b      	ldr	r3, [r3, #32]
 8001672:	4a0f      	ldr	r2, [pc, #60]	@ (80016b0 <HAL_RCC_OscConfig+0x99c>)
 8001674:	f023 0304 	bic.w	r3, r3, #4
 8001678:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800167a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800167e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	2b00      	cmp	r3, #0
 8001688:	f000 8087 	beq.w	800179a <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800168c:	f7ff f81e 	bl	80006cc <HAL_GetTick>
 8001690:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001694:	e012      	b.n	80016bc <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001696:	f7ff f819 	bl	80006cc <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d908      	bls.n	80016bc <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e339      	b.n	8001d22 <HAL_RCC_OscConfig+0x100e>
 80016ae:	bf00      	nop
 80016b0:	40021000 	.word	0x40021000
 80016b4:	10908120 	.word	0x10908120
 80016b8:	40007000 	.word	0x40007000
 80016bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016c0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80016c4:	2202      	movs	r2, #2
 80016c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016cc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	fa93 f2a3 	rbit	r2, r3
 80016d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016da:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016e4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80016e8:	2202      	movs	r2, #2
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016f0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	fa93 f2a3 	rbit	r2, r3
 80016fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016fe:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001702:	601a      	str	r2, [r3, #0]
  return result;
 8001704:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001708:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800170c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800170e:	fab3 f383 	clz	r3, r3
 8001712:	b2db      	uxtb	r3, r3
 8001714:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d102      	bne.n	8001724 <HAL_RCC_OscConfig+0xa10>
 800171e:	4b98      	ldr	r3, [pc, #608]	@ (8001980 <HAL_RCC_OscConfig+0xc6c>)
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	e013      	b.n	800174c <HAL_RCC_OscConfig+0xa38>
 8001724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001728:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800172c:	2202      	movs	r2, #2
 800172e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001730:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001734:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	fa93 f2a3 	rbit	r2, r3
 800173e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001742:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	4b8d      	ldr	r3, [pc, #564]	@ (8001980 <HAL_RCC_OscConfig+0xc6c>)
 800174a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800174c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001750:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001754:	2102      	movs	r1, #2
 8001756:	6011      	str	r1, [r2, #0]
 8001758:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800175c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001760:	6812      	ldr	r2, [r2, #0]
 8001762:	fa92 f1a2 	rbit	r1, r2
 8001766:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800176a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800176e:	6011      	str	r1, [r2, #0]
  return result;
 8001770:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001774:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	fab2 f282 	clz	r2, r2
 800177e:	b2d2      	uxtb	r2, r2
 8001780:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001784:	b2d2      	uxtb	r2, r2
 8001786:	f002 021f 	and.w	r2, r2, #31
 800178a:	2101      	movs	r1, #1
 800178c:	fa01 f202 	lsl.w	r2, r1, r2
 8001790:	4013      	ands	r3, r2
 8001792:	2b00      	cmp	r3, #0
 8001794:	f43f af7f 	beq.w	8001696 <HAL_RCC_OscConfig+0x982>
 8001798:	e07d      	b.n	8001896 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800179a:	f7fe ff97 	bl	80006cc <HAL_GetTick>
 800179e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017a2:	e00b      	b.n	80017bc <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017a4:	f7fe ff92 	bl	80006cc <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e2b2      	b.n	8001d22 <HAL_RCC_OscConfig+0x100e>
 80017bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80017c4:	2202      	movs	r2, #2
 80017c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017cc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	fa93 f2a3 	rbit	r2, r3
 80017d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017da:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017e8:	2202      	movs	r2, #2
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	fa93 f2a3 	rbit	r2, r3
 80017fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017fe:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001802:	601a      	str	r2, [r3, #0]
  return result;
 8001804:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001808:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800180c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800180e:	fab3 f383 	clz	r3, r3
 8001812:	b2db      	uxtb	r3, r3
 8001814:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001818:	b2db      	uxtb	r3, r3
 800181a:	2b00      	cmp	r3, #0
 800181c:	d102      	bne.n	8001824 <HAL_RCC_OscConfig+0xb10>
 800181e:	4b58      	ldr	r3, [pc, #352]	@ (8001980 <HAL_RCC_OscConfig+0xc6c>)
 8001820:	6a1b      	ldr	r3, [r3, #32]
 8001822:	e013      	b.n	800184c <HAL_RCC_OscConfig+0xb38>
 8001824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001828:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800182c:	2202      	movs	r2, #2
 800182e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001830:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001834:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	fa93 f2a3 	rbit	r2, r3
 800183e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001842:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	4b4d      	ldr	r3, [pc, #308]	@ (8001980 <HAL_RCC_OscConfig+0xc6c>)
 800184a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800184c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001850:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001854:	2102      	movs	r1, #2
 8001856:	6011      	str	r1, [r2, #0]
 8001858:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800185c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001860:	6812      	ldr	r2, [r2, #0]
 8001862:	fa92 f1a2 	rbit	r1, r2
 8001866:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800186a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800186e:	6011      	str	r1, [r2, #0]
  return result;
 8001870:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001874:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001878:	6812      	ldr	r2, [r2, #0]
 800187a:	fab2 f282 	clz	r2, r2
 800187e:	b2d2      	uxtb	r2, r2
 8001880:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001884:	b2d2      	uxtb	r2, r2
 8001886:	f002 021f 	and.w	r2, r2, #31
 800188a:	2101      	movs	r1, #1
 800188c:	fa01 f202 	lsl.w	r2, r1, r2
 8001890:	4013      	ands	r3, r2
 8001892:	2b00      	cmp	r3, #0
 8001894:	d186      	bne.n	80017a4 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001896:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800189a:	2b01      	cmp	r3, #1
 800189c:	d105      	bne.n	80018aa <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800189e:	4b38      	ldr	r3, [pc, #224]	@ (8001980 <HAL_RCC_OscConfig+0xc6c>)
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	4a37      	ldr	r2, [pc, #220]	@ (8001980 <HAL_RCC_OscConfig+0xc6c>)
 80018a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018a8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 8232 	beq.w	8001d20 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018bc:	4b30      	ldr	r3, [pc, #192]	@ (8001980 <HAL_RCC_OscConfig+0xc6c>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f003 030c 	and.w	r3, r3, #12
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	f000 8201 	beq.w	8001ccc <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	69db      	ldr	r3, [r3, #28]
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	f040 8157 	bne.w	8001b8a <HAL_RCC_OscConfig+0xe76>
 80018dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80018e4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ee:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	fa93 f2a3 	rbit	r2, r3
 80018f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018fc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001900:	601a      	str	r2, [r3, #0]
  return result;
 8001902:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001906:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800190a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800190c:	fab3 f383 	clz	r3, r3
 8001910:	b2db      	uxtb	r3, r3
 8001912:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001916:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	461a      	mov	r2, r3
 800191e:	2300      	movs	r3, #0
 8001920:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001922:	f7fe fed3 	bl	80006cc <HAL_GetTick>
 8001926:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800192a:	e009      	b.n	8001940 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800192c:	f7fe fece 	bl	80006cc <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	2b02      	cmp	r3, #2
 800193a:	d901      	bls.n	8001940 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e1f0      	b.n	8001d22 <HAL_RCC_OscConfig+0x100e>
 8001940:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001944:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001948:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800194c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001952:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	fa93 f2a3 	rbit	r2, r3
 800195c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001960:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001964:	601a      	str	r2, [r3, #0]
  return result;
 8001966:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800196e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001970:	fab3 f383 	clz	r3, r3
 8001974:	b2db      	uxtb	r3, r3
 8001976:	2b3f      	cmp	r3, #63	@ 0x3f
 8001978:	d804      	bhi.n	8001984 <HAL_RCC_OscConfig+0xc70>
 800197a:	4b01      	ldr	r3, [pc, #4]	@ (8001980 <HAL_RCC_OscConfig+0xc6c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	e029      	b.n	80019d4 <HAL_RCC_OscConfig+0xcc0>
 8001980:	40021000 	.word	0x40021000
 8001984:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001988:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800198c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001990:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001992:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001996:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	fa93 f2a3 	rbit	r2, r3
 80019a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019a4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ae:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80019b2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019bc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	fa93 f2a3 	rbit	r2, r3
 80019c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ca:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	4bc3      	ldr	r3, [pc, #780]	@ (8001ce0 <HAL_RCC_OscConfig+0xfcc>)
 80019d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019d8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80019dc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80019e0:	6011      	str	r1, [r2, #0]
 80019e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019e6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80019ea:	6812      	ldr	r2, [r2, #0]
 80019ec:	fa92 f1a2 	rbit	r1, r2
 80019f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019f4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80019f8:	6011      	str	r1, [r2, #0]
  return result;
 80019fa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019fe:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	fab2 f282 	clz	r2, r2
 8001a08:	b2d2      	uxtb	r2, r2
 8001a0a:	f042 0220 	orr.w	r2, r2, #32
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	f002 021f 	and.w	r2, r2, #31
 8001a14:	2101      	movs	r1, #1
 8001a16:	fa01 f202 	lsl.w	r2, r1, r2
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d185      	bne.n	800192c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a20:	4baf      	ldr	r3, [pc, #700]	@ (8001ce0 <HAL_RCC_OscConfig+0xfcc>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001a34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	6a1b      	ldr	r3, [r3, #32]
 8001a40:	430b      	orrs	r3, r1
 8001a42:	49a7      	ldr	r1, [pc, #668]	@ (8001ce0 <HAL_RCC_OscConfig+0xfcc>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	604b      	str	r3, [r1, #4]
 8001a48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a4c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a50:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a5a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	fa93 f2a3 	rbit	r2, r3
 8001a64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a68:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a6c:	601a      	str	r2, [r3, #0]
  return result;
 8001a6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a72:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a76:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a78:	fab3 f383 	clz	r3, r3
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001a82:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	461a      	mov	r2, r3
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a8e:	f7fe fe1d 	bl	80006cc <HAL_GetTick>
 8001a92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a96:	e009      	b.n	8001aac <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a98:	f7fe fe18 	bl	80006cc <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e13a      	b.n	8001d22 <HAL_RCC_OscConfig+0x100e>
 8001aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ab0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001ab4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ab8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001abe:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	fa93 f2a3 	rbit	r2, r3
 8001ac8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001acc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ad0:	601a      	str	r2, [r3, #0]
  return result;
 8001ad2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ada:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001adc:	fab3 f383 	clz	r3, r3
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ae4:	d802      	bhi.n	8001aec <HAL_RCC_OscConfig+0xdd8>
 8001ae6:	4b7e      	ldr	r3, [pc, #504]	@ (8001ce0 <HAL_RCC_OscConfig+0xfcc>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	e027      	b.n	8001b3c <HAL_RCC_OscConfig+0xe28>
 8001aec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001af0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001af4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001af8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001afe:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	fa93 f2a3 	rbit	r2, r3
 8001b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b0c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b16:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001b1a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b24:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	fa93 f2a3 	rbit	r2, r3
 8001b2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b32:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	4b69      	ldr	r3, [pc, #420]	@ (8001ce0 <HAL_RCC_OscConfig+0xfcc>)
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b40:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001b44:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b48:	6011      	str	r1, [r2, #0]
 8001b4a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b4e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	fa92 f1a2 	rbit	r1, r2
 8001b58:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b5c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b60:	6011      	str	r1, [r2, #0]
  return result;
 8001b62:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b66:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b6a:	6812      	ldr	r2, [r2, #0]
 8001b6c:	fab2 f282 	clz	r2, r2
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	f042 0220 	orr.w	r2, r2, #32
 8001b76:	b2d2      	uxtb	r2, r2
 8001b78:	f002 021f 	and.w	r2, r2, #31
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b82:	4013      	ands	r3, r2
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d087      	beq.n	8001a98 <HAL_RCC_OscConfig+0xd84>
 8001b88:	e0ca      	b.n	8001d20 <HAL_RCC_OscConfig+0x100c>
 8001b8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b8e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001b92:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001b96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b9c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	fa93 f2a3 	rbit	r2, r3
 8001ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001baa:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001bae:	601a      	str	r2, [r3, #0]
  return result;
 8001bb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bb4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001bb8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bba:	fab3 f383 	clz	r3, r3
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001bc4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	461a      	mov	r2, r3
 8001bcc:	2300      	movs	r3, #0
 8001bce:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd0:	f7fe fd7c 	bl	80006cc <HAL_GetTick>
 8001bd4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd8:	e009      	b.n	8001bee <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bda:	f7fe fd77 	bl	80006cc <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e099      	b.n	8001d22 <HAL_RCC_OscConfig+0x100e>
 8001bee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bf2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001bf6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c00:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	fa93 f2a3 	rbit	r2, r3
 8001c0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c0e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c12:	601a      	str	r2, [r3, #0]
  return result;
 8001c14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c18:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c1c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c1e:	fab3 f383 	clz	r3, r3
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c26:	d802      	bhi.n	8001c2e <HAL_RCC_OscConfig+0xf1a>
 8001c28:	4b2d      	ldr	r3, [pc, #180]	@ (8001ce0 <HAL_RCC_OscConfig+0xfcc>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	e027      	b.n	8001c7e <HAL_RCC_OscConfig+0xf6a>
 8001c2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c32:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c36:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c40:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	fa93 f2a3 	rbit	r2, r3
 8001c4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c4e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c58:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001c5c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c66:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	fa93 f2a3 	rbit	r2, r3
 8001c70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c74:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	4b19      	ldr	r3, [pc, #100]	@ (8001ce0 <HAL_RCC_OscConfig+0xfcc>)
 8001c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c82:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001c86:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001c8a:	6011      	str	r1, [r2, #0]
 8001c8c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c90:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001c94:	6812      	ldr	r2, [r2, #0]
 8001c96:	fa92 f1a2 	rbit	r1, r2
 8001c9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c9e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001ca2:	6011      	str	r1, [r2, #0]
  return result;
 8001ca4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ca8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001cac:	6812      	ldr	r2, [r2, #0]
 8001cae:	fab2 f282 	clz	r2, r2
 8001cb2:	b2d2      	uxtb	r2, r2
 8001cb4:	f042 0220 	orr.w	r2, r2, #32
 8001cb8:	b2d2      	uxtb	r2, r2
 8001cba:	f002 021f 	and.w	r2, r2, #31
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d187      	bne.n	8001bda <HAL_RCC_OscConfig+0xec6>
 8001cca:	e029      	b.n	8001d20 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ccc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cd0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	69db      	ldr	r3, [r3, #28]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d103      	bne.n	8001ce4 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e020      	b.n	8001d22 <HAL_RCC_OscConfig+0x100e>
 8001ce0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ce4:	4b11      	ldr	r3, [pc, #68]	@ (8001d2c <HAL_RCC_OscConfig+0x1018>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001cec:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001cf0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001cf4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cf8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d10b      	bne.n	8001d1c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001d04:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001d08:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d001      	beq.n	8001d20 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e000      	b.n	8001d22 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40021000 	.word	0x40021000

08001d30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b09e      	sub	sp, #120	@ 0x78
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e154      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d48:	4b89      	ldr	r3, [pc, #548]	@ (8001f70 <HAL_RCC_ClockConfig+0x240>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0307 	and.w	r3, r3, #7
 8001d50:	683a      	ldr	r2, [r7, #0]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d910      	bls.n	8001d78 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d56:	4b86      	ldr	r3, [pc, #536]	@ (8001f70 <HAL_RCC_ClockConfig+0x240>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f023 0207 	bic.w	r2, r3, #7
 8001d5e:	4984      	ldr	r1, [pc, #528]	@ (8001f70 <HAL_RCC_ClockConfig+0x240>)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d66:	4b82      	ldr	r3, [pc, #520]	@ (8001f70 <HAL_RCC_ClockConfig+0x240>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0307 	and.w	r3, r3, #7
 8001d6e:	683a      	ldr	r2, [r7, #0]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d001      	beq.n	8001d78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e13c      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d008      	beq.n	8001d96 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d84:	4b7b      	ldr	r3, [pc, #492]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	4978      	ldr	r1, [pc, #480]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f000 80cd 	beq.w	8001f3e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d137      	bne.n	8001e1c <HAL_RCC_ClockConfig+0xec>
 8001dac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001db0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001db4:	fa93 f3a3 	rbit	r3, r3
 8001db8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001dba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dbc:	fab3 f383 	clz	r3, r3
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001dc4:	d802      	bhi.n	8001dcc <HAL_RCC_ClockConfig+0x9c>
 8001dc6:	4b6b      	ldr	r3, [pc, #428]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	e00f      	b.n	8001dec <HAL_RCC_ClockConfig+0xbc>
 8001dcc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dd0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001dd4:	fa93 f3a3 	rbit	r3, r3
 8001dd8:	667b      	str	r3, [r7, #100]	@ 0x64
 8001dda:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dde:	663b      	str	r3, [r7, #96]	@ 0x60
 8001de0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001de2:	fa93 f3a3 	rbit	r3, r3
 8001de6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001de8:	4b62      	ldr	r3, [pc, #392]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001df0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001df2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001df4:	fa92 f2a2 	rbit	r2, r2
 8001df8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001dfa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001dfc:	fab2 f282 	clz	r2, r2
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	f042 0220 	orr.w	r2, r2, #32
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	f002 021f 	and.w	r2, r2, #31
 8001e0c:	2101      	movs	r1, #1
 8001e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e12:	4013      	ands	r3, r2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d171      	bne.n	8001efc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e0ea      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d137      	bne.n	8001e94 <HAL_RCC_ClockConfig+0x164>
 8001e24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e28:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e2c:	fa93 f3a3 	rbit	r3, r3
 8001e30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001e32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e34:	fab3 f383 	clz	r3, r3
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e3c:	d802      	bhi.n	8001e44 <HAL_RCC_ClockConfig+0x114>
 8001e3e:	4b4d      	ldr	r3, [pc, #308]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	e00f      	b.n	8001e64 <HAL_RCC_ClockConfig+0x134>
 8001e44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e48:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e4c:	fa93 f3a3 	rbit	r3, r3
 8001e50:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e56:	643b      	str	r3, [r7, #64]	@ 0x40
 8001e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e5a:	fa93 f3a3 	rbit	r3, r3
 8001e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e60:	4b44      	ldr	r3, [pc, #272]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e64:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e68:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001e6a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001e6c:	fa92 f2a2 	rbit	r2, r2
 8001e70:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001e72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e74:	fab2 f282 	clz	r2, r2
 8001e78:	b2d2      	uxtb	r2, r2
 8001e7a:	f042 0220 	orr.w	r2, r2, #32
 8001e7e:	b2d2      	uxtb	r2, r2
 8001e80:	f002 021f 	and.w	r2, r2, #31
 8001e84:	2101      	movs	r1, #1
 8001e86:	fa01 f202 	lsl.w	r2, r1, r2
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d135      	bne.n	8001efc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e0ae      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x2c2>
 8001e94:	2302      	movs	r3, #2
 8001e96:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e9a:	fa93 f3a3 	rbit	r3, r3
 8001e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea2:	fab3 f383 	clz	r3, r3
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001eaa:	d802      	bhi.n	8001eb2 <HAL_RCC_ClockConfig+0x182>
 8001eac:	4b31      	ldr	r3, [pc, #196]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	e00d      	b.n	8001ece <HAL_RCC_ClockConfig+0x19e>
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001eb8:	fa93 f3a3 	rbit	r3, r3
 8001ebc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	623b      	str	r3, [r7, #32]
 8001ec2:	6a3b      	ldr	r3, [r7, #32]
 8001ec4:	fa93 f3a3 	rbit	r3, r3
 8001ec8:	61fb      	str	r3, [r7, #28]
 8001eca:	4b2a      	ldr	r3, [pc, #168]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ece:	2202      	movs	r2, #2
 8001ed0:	61ba      	str	r2, [r7, #24]
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	fa92 f2a2 	rbit	r2, r2
 8001ed8:	617a      	str	r2, [r7, #20]
  return result;
 8001eda:	697a      	ldr	r2, [r7, #20]
 8001edc:	fab2 f282 	clz	r2, r2
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	f042 0220 	orr.w	r2, r2, #32
 8001ee6:	b2d2      	uxtb	r2, r2
 8001ee8:	f002 021f 	and.w	r2, r2, #31
 8001eec:	2101      	movs	r1, #1
 8001eee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d101      	bne.n	8001efc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e07a      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001efc:	4b1d      	ldr	r3, [pc, #116]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f023 0203 	bic.w	r2, r3, #3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	491a      	ldr	r1, [pc, #104]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f0e:	f7fe fbdd 	bl	80006cc <HAL_GetTick>
 8001f12:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f14:	e00a      	b.n	8001f2c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f16:	f7fe fbd9 	bl	80006cc <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e062      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f2c:	4b11      	ldr	r3, [pc, #68]	@ (8001f74 <HAL_RCC_ClockConfig+0x244>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f003 020c 	and.w	r2, r3, #12
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d1eb      	bne.n	8001f16 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f70 <HAL_RCC_ClockConfig+0x240>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	683a      	ldr	r2, [r7, #0]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d215      	bcs.n	8001f78 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f4c:	4b08      	ldr	r3, [pc, #32]	@ (8001f70 <HAL_RCC_ClockConfig+0x240>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f023 0207 	bic.w	r2, r3, #7
 8001f54:	4906      	ldr	r1, [pc, #24]	@ (8001f70 <HAL_RCC_ClockConfig+0x240>)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f5c:	4b04      	ldr	r3, [pc, #16]	@ (8001f70 <HAL_RCC_ClockConfig+0x240>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0307 	and.w	r3, r3, #7
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d006      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e041      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x2c2>
 8001f6e:	bf00      	nop
 8001f70:	40022000 	.word	0x40022000
 8001f74:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0304 	and.w	r3, r3, #4
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d008      	beq.n	8001f96 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f84:	4b1d      	ldr	r3, [pc, #116]	@ (8001ffc <HAL_RCC_ClockConfig+0x2cc>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	491a      	ldr	r1, [pc, #104]	@ (8001ffc <HAL_RCC_ClockConfig+0x2cc>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d009      	beq.n	8001fb6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fa2:	4b16      	ldr	r3, [pc, #88]	@ (8001ffc <HAL_RCC_ClockConfig+0x2cc>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	4912      	ldr	r1, [pc, #72]	@ (8001ffc <HAL_RCC_ClockConfig+0x2cc>)
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001fb6:	f000 f829 	bl	800200c <HAL_RCC_GetSysClockFreq>
 8001fba:	4601      	mov	r1, r0
 8001fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001ffc <HAL_RCC_ClockConfig+0x2cc>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fc4:	22f0      	movs	r2, #240	@ 0xf0
 8001fc6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	fa92 f2a2 	rbit	r2, r2
 8001fce:	60fa      	str	r2, [r7, #12]
  return result;
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	fab2 f282 	clz	r2, r2
 8001fd6:	b2d2      	uxtb	r2, r2
 8001fd8:	40d3      	lsrs	r3, r2
 8001fda:	4a09      	ldr	r2, [pc, #36]	@ (8002000 <HAL_RCC_ClockConfig+0x2d0>)
 8001fdc:	5cd3      	ldrb	r3, [r2, r3]
 8001fde:	fa21 f303 	lsr.w	r3, r1, r3
 8001fe2:	4a08      	ldr	r2, [pc, #32]	@ (8002004 <HAL_RCC_ClockConfig+0x2d4>)
 8001fe4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001fe6:	4b08      	ldr	r3, [pc, #32]	@ (8002008 <HAL_RCC_ClockConfig+0x2d8>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7fe fb2a 	bl	8000644 <HAL_InitTick>
  
  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3778      	adds	r7, #120	@ 0x78
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40021000 	.word	0x40021000
 8002000:	0800361c 	.word	0x0800361c
 8002004:	20000004 	.word	0x20000004
 8002008:	20000008 	.word	0x20000008

0800200c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800200c:	b480      	push	{r7}
 800200e:	b087      	sub	sp, #28
 8002010:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002012:	2300      	movs	r3, #0
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	2300      	movs	r3, #0
 8002018:	60bb      	str	r3, [r7, #8]
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
 800201e:	2300      	movs	r3, #0
 8002020:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002022:	2300      	movs	r3, #0
 8002024:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002026:	4b1e      	ldr	r3, [pc, #120]	@ (80020a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f003 030c 	and.w	r3, r3, #12
 8002032:	2b04      	cmp	r3, #4
 8002034:	d002      	beq.n	800203c <HAL_RCC_GetSysClockFreq+0x30>
 8002036:	2b08      	cmp	r3, #8
 8002038:	d003      	beq.n	8002042 <HAL_RCC_GetSysClockFreq+0x36>
 800203a:	e026      	b.n	800208a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800203c:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800203e:	613b      	str	r3, [r7, #16]
      break;
 8002040:	e026      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	0c9b      	lsrs	r3, r3, #18
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	4a17      	ldr	r2, [pc, #92]	@ (80020a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800204c:	5cd3      	ldrb	r3, [r2, r3]
 800204e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002050:	4b13      	ldr	r3, [pc, #76]	@ (80020a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002054:	f003 030f 	and.w	r3, r3, #15
 8002058:	4a14      	ldr	r2, [pc, #80]	@ (80020ac <HAL_RCC_GetSysClockFreq+0xa0>)
 800205a:	5cd3      	ldrb	r3, [r2, r3]
 800205c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d008      	beq.n	800207a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002068:	4a0e      	ldr	r2, [pc, #56]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	fb02 f303 	mul.w	r3, r2, r3
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	e004      	b.n	8002084 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a0c      	ldr	r2, [pc, #48]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800207e:	fb02 f303 	mul.w	r3, r2, r3
 8002082:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	613b      	str	r3, [r7, #16]
      break;
 8002088:	e002      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800208a:	4b06      	ldr	r3, [pc, #24]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800208c:	613b      	str	r3, [r7, #16]
      break;
 800208e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002090:	693b      	ldr	r3, [r7, #16]
}
 8002092:	4618      	mov	r0, r3
 8002094:	371c      	adds	r7, #28
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	40021000 	.word	0x40021000
 80020a4:	007a1200 	.word	0x007a1200
 80020a8:	08003634 	.word	0x08003634
 80020ac:	08003644 	.word	0x08003644
 80020b0:	003d0900 	.word	0x003d0900

080020b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020b8:	4b03      	ldr	r3, [pc, #12]	@ (80020c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80020ba:	681b      	ldr	r3, [r3, #0]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	20000004 	.word	0x20000004

080020cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80020d2:	f7ff ffef 	bl	80020b4 <HAL_RCC_GetHCLKFreq>
 80020d6:	4601      	mov	r1, r0
 80020d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80020e0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80020e4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	fa92 f2a2 	rbit	r2, r2
 80020ec:	603a      	str	r2, [r7, #0]
  return result;
 80020ee:	683a      	ldr	r2, [r7, #0]
 80020f0:	fab2 f282 	clz	r2, r2
 80020f4:	b2d2      	uxtb	r2, r2
 80020f6:	40d3      	lsrs	r3, r2
 80020f8:	4a04      	ldr	r2, [pc, #16]	@ (800210c <HAL_RCC_GetPCLK1Freq+0x40>)
 80020fa:	5cd3      	ldrb	r3, [r2, r3]
 80020fc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002100:	4618      	mov	r0, r3
 8002102:	3708      	adds	r7, #8
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	40021000 	.word	0x40021000
 800210c:	0800362c 	.word	0x0800362c

08002110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002116:	f7ff ffcd 	bl	80020b4 <HAL_RCC_GetHCLKFreq>
 800211a:	4601      	mov	r1, r0
 800211c:	4b0b      	ldr	r3, [pc, #44]	@ (800214c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002124:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002128:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	fa92 f2a2 	rbit	r2, r2
 8002130:	603a      	str	r2, [r7, #0]
  return result;
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	fab2 f282 	clz	r2, r2
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	40d3      	lsrs	r3, r2
 800213c:	4a04      	ldr	r2, [pc, #16]	@ (8002150 <HAL_RCC_GetPCLK2Freq+0x40>)
 800213e:	5cd3      	ldrb	r3, [r2, r3]
 8002140:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002144:	4618      	mov	r0, r3
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40021000 	.word	0x40021000
 8002150:	0800362c 	.word	0x0800362c

08002154 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e040      	b.n	80021e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800216a:	2b00      	cmp	r3, #0
 800216c:	d106      	bne.n	800217c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7fe f9da 	bl	8000530 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2224      	movs	r2, #36	@ 0x24
 8002180:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f022 0201 	bic.w	r2, r2, #1
 8002190:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002196:	2b00      	cmp	r3, #0
 8002198:	d002      	beq.n	80021a0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 fd32 	bl	8002c04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 fbf9 	bl	8002998 <UART_SetConfig>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d101      	bne.n	80021b0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e01b      	b.n	80021e8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80021be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689a      	ldr	r2, [r3, #8]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80021ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f042 0201 	orr.w	r2, r2, #1
 80021de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f000 fdb1 	bl	8002d48 <UART_CheckIdleState>
 80021e6:	4603      	mov	r3, r0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08a      	sub	sp, #40	@ 0x28
 80021f4:	af02      	add	r7, sp, #8
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	60b9      	str	r1, [r7, #8]
 80021fa:	603b      	str	r3, [r7, #0]
 80021fc:	4613      	mov	r3, r2
 80021fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002204:	2b20      	cmp	r3, #32
 8002206:	d177      	bne.n	80022f8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d002      	beq.n	8002214 <HAL_UART_Transmit+0x24>
 800220e:	88fb      	ldrh	r3, [r7, #6]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d101      	bne.n	8002218 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e070      	b.n	80022fa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2200      	movs	r2, #0
 800221c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2221      	movs	r2, #33	@ 0x21
 8002224:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002226:	f7fe fa51 	bl	80006cc <HAL_GetTick>
 800222a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	88fa      	ldrh	r2, [r7, #6]
 8002230:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	88fa      	ldrh	r2, [r7, #6]
 8002238:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002244:	d108      	bne.n	8002258 <HAL_UART_Transmit+0x68>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d104      	bne.n	8002258 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800224e:	2300      	movs	r3, #0
 8002250:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	61bb      	str	r3, [r7, #24]
 8002256:	e003      	b.n	8002260 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800225c:	2300      	movs	r3, #0
 800225e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002260:	e02f      	b.n	80022c2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	2200      	movs	r2, #0
 800226a:	2180      	movs	r1, #128	@ 0x80
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	f000 fe13 	bl	8002e98 <UART_WaitOnFlagUntilTimeout>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d004      	beq.n	8002282 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2220      	movs	r2, #32
 800227c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e03b      	b.n	80022fa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d10b      	bne.n	80022a0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	881a      	ldrh	r2, [r3, #0]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002294:	b292      	uxth	r2, r2
 8002296:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	3302      	adds	r3, #2
 800229c:	61bb      	str	r3, [r7, #24]
 800229e:	e007      	b.n	80022b0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	781a      	ldrb	r2, [r3, #0]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	3301      	adds	r3, #1
 80022ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	3b01      	subs	r3, #1
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1c9      	bne.n	8002262 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	2200      	movs	r2, #0
 80022d6:	2140      	movs	r1, #64	@ 0x40
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f000 fddd 	bl	8002e98 <UART_WaitOnFlagUntilTimeout>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d004      	beq.n	80022ee <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2220      	movs	r2, #32
 80022e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e005      	b.n	80022fa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2220      	movs	r2, #32
 80022f2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80022f4:	2300      	movs	r3, #0
 80022f6:	e000      	b.n	80022fa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80022f8:	2302      	movs	r3, #2
  }
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3720      	adds	r7, #32
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b08a      	sub	sp, #40	@ 0x28
 8002306:	af00      	add	r7, sp, #0
 8002308:	60f8      	str	r0, [r7, #12]
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	4613      	mov	r3, r2
 800230e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002316:	2b20      	cmp	r3, #32
 8002318:	d132      	bne.n	8002380 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d002      	beq.n	8002326 <HAL_UART_Receive_IT+0x24>
 8002320:	88fb      	ldrh	r3, [r7, #6]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e02b      	b.n	8002382 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2200      	movs	r2, #0
 800232e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d018      	beq.n	8002370 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	e853 3f00 	ldrex	r3, [r3]
 800234a:	613b      	str	r3, [r7, #16]
   return(result);
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002352:	627b      	str	r3, [r7, #36]	@ 0x24
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	461a      	mov	r2, r3
 800235a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235c:	623b      	str	r3, [r7, #32]
 800235e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002360:	69f9      	ldr	r1, [r7, #28]
 8002362:	6a3a      	ldr	r2, [r7, #32]
 8002364:	e841 2300 	strex	r3, r2, [r1]
 8002368:	61bb      	str	r3, [r7, #24]
   return(result);
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d1e6      	bne.n	800233e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002370:	88fb      	ldrh	r3, [r7, #6]
 8002372:	461a      	mov	r2, r3
 8002374:	68b9      	ldr	r1, [r7, #8]
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 fdfc 	bl	8002f74 <UART_Start_Receive_IT>
 800237c:	4603      	mov	r3, r0
 800237e:	e000      	b.n	8002382 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8002380:	2302      	movs	r3, #2
  }
}
 8002382:	4618      	mov	r0, r3
 8002384:	3728      	adds	r7, #40	@ 0x28
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
	...

0800238c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b0ba      	sub	sp, #232	@ 0xe8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	69db      	ldr	r3, [r3, #28]
 800239a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80023b2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80023b6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80023ba:	4013      	ands	r3, r2
 80023bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80023c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d115      	bne.n	80023f4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80023c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023cc:	f003 0320 	and.w	r3, r3, #32
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00f      	beq.n	80023f4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80023d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023d8:	f003 0320 	and.w	r3, r3, #32
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d009      	beq.n	80023f4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f000 82ab 	beq.w	8002940 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	4798      	blx	r3
      }
      return;
 80023f2:	e2a5      	b.n	8002940 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80023f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 8117 	beq.w	800262c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80023fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d106      	bne.n	8002418 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800240a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800240e:	4b85      	ldr	r3, [pc, #532]	@ (8002624 <HAL_UART_IRQHandler+0x298>)
 8002410:	4013      	ands	r3, r2
 8002412:	2b00      	cmp	r3, #0
 8002414:	f000 810a 	beq.w	800262c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b00      	cmp	r3, #0
 8002422:	d011      	beq.n	8002448 <HAL_UART_IRQHandler+0xbc>
 8002424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800242c:	2b00      	cmp	r3, #0
 800242e:	d00b      	beq.n	8002448 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2201      	movs	r2, #1
 8002436:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800243e:	f043 0201 	orr.w	r2, r3, #1
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d011      	beq.n	8002478 <HAL_UART_IRQHandler+0xec>
 8002454:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00b      	beq.n	8002478 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2202      	movs	r2, #2
 8002466:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800246e:	f043 0204 	orr.w	r2, r3, #4
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800247c:	f003 0304 	and.w	r3, r3, #4
 8002480:	2b00      	cmp	r3, #0
 8002482:	d011      	beq.n	80024a8 <HAL_UART_IRQHandler+0x11c>
 8002484:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	2b00      	cmp	r3, #0
 800248e:	d00b      	beq.n	80024a8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2204      	movs	r2, #4
 8002496:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800249e:	f043 0202 	orr.w	r2, r3, #2
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80024a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024ac:	f003 0308 	and.w	r3, r3, #8
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d017      	beq.n	80024e4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80024b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024b8:	f003 0320 	and.w	r3, r3, #32
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d105      	bne.n	80024cc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80024c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80024c4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00b      	beq.n	80024e4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2208      	movs	r2, #8
 80024d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80024da:	f043 0208 	orr.w	r2, r3, #8
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80024e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d012      	beq.n	8002516 <HAL_UART_IRQHandler+0x18a>
 80024f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00c      	beq.n	8002516 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002504:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800250c:	f043 0220 	orr.w	r2, r3, #32
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800251c:	2b00      	cmp	r3, #0
 800251e:	f000 8211 	beq.w	8002944 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002526:	f003 0320 	and.w	r3, r3, #32
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00d      	beq.n	800254a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800252e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002532:	f003 0320 	and.w	r3, r3, #32
 8002536:	2b00      	cmp	r3, #0
 8002538:	d007      	beq.n	800254a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002550:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800255e:	2b40      	cmp	r3, #64	@ 0x40
 8002560:	d005      	beq.n	800256e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002562:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002566:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800256a:	2b00      	cmp	r3, #0
 800256c:	d04f      	beq.n	800260e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f000 fdc6 	bl	8003100 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800257e:	2b40      	cmp	r3, #64	@ 0x40
 8002580:	d141      	bne.n	8002606 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	3308      	adds	r3, #8
 8002588:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800258c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002590:	e853 3f00 	ldrex	r3, [r3]
 8002594:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002598:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800259c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80025a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	3308      	adds	r3, #8
 80025aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80025ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80025b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80025ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80025be:	e841 2300 	strex	r3, r2, [r1]
 80025c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80025c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1d9      	bne.n	8002582 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d013      	beq.n	80025fe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025da:	4a13      	ldr	r2, [pc, #76]	@ (8002628 <HAL_UART_IRQHandler+0x29c>)
 80025dc:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe f9cd 	bl	8000982 <HAL_DMA_Abort_IT>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d017      	beq.n	800261e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80025f8:	4610      	mov	r0, r2
 80025fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025fc:	e00f      	b.n	800261e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 f9b4 	bl	800296c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002604:	e00b      	b.n	800261e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 f9b0 	bl	800296c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800260c:	e007      	b.n	800261e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 f9ac 	bl	800296c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800261c:	e192      	b.n	8002944 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800261e:	bf00      	nop
    return;
 8002620:	e190      	b.n	8002944 <HAL_UART_IRQHandler+0x5b8>
 8002622:	bf00      	nop
 8002624:	04000120 	.word	0x04000120
 8002628:	080031c9 	.word	0x080031c9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002630:	2b01      	cmp	r3, #1
 8002632:	f040 814b 	bne.w	80028cc <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800263a:	f003 0310 	and.w	r3, r3, #16
 800263e:	2b00      	cmp	r3, #0
 8002640:	f000 8144 	beq.w	80028cc <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002648:	f003 0310 	and.w	r3, r3, #16
 800264c:	2b00      	cmp	r3, #0
 800264e:	f000 813d 	beq.w	80028cc <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2210      	movs	r2, #16
 8002658:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002664:	2b40      	cmp	r3, #64	@ 0x40
 8002666:	f040 80b5 	bne.w	80027d4 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002676:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800267a:	2b00      	cmp	r3, #0
 800267c:	f000 8164 	beq.w	8002948 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002686:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800268a:	429a      	cmp	r2, r3
 800268c:	f080 815c 	bcs.w	8002948 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002696:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	2b20      	cmp	r3, #32
 80026a2:	f000 8086 	beq.w	80027b2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026b2:	e853 3f00 	ldrex	r3, [r3]
 80026b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80026ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80026be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	461a      	mov	r2, r3
 80026cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80026d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80026d4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026d8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80026dc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80026e0:	e841 2300 	strex	r3, r2, [r1]
 80026e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80026e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1da      	bne.n	80026a6 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	3308      	adds	r3, #8
 80026f6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026fa:	e853 3f00 	ldrex	r3, [r3]
 80026fe:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002700:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002702:	f023 0301 	bic.w	r3, r3, #1
 8002706:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	3308      	adds	r3, #8
 8002710:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002714:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002718:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800271a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800271c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002720:	e841 2300 	strex	r3, r2, [r1]
 8002724:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002726:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002728:	2b00      	cmp	r3, #0
 800272a:	d1e1      	bne.n	80026f0 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	3308      	adds	r3, #8
 8002732:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002734:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002736:	e853 3f00 	ldrex	r3, [r3]
 800273a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800273c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800273e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002742:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	3308      	adds	r3, #8
 800274c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002750:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002752:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002754:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002756:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002758:	e841 2300 	strex	r3, r2, [r1]
 800275c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800275e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002760:	2b00      	cmp	r3, #0
 8002762:	d1e3      	bne.n	800272c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2220      	movs	r2, #32
 8002768:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002778:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800277a:	e853 3f00 	ldrex	r3, [r3]
 800277e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002780:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002782:	f023 0310 	bic.w	r3, r3, #16
 8002786:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	461a      	mov	r2, r3
 8002790:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002794:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002796:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002798:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800279a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800279c:	e841 2300 	strex	r3, r2, [r1]
 80027a0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80027a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1e4      	bne.n	8002772 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fe f8aa 	bl	8000906 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2202      	movs	r2, #2
 80027b6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	4619      	mov	r1, r3
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f000 f8d7 	bl	8002980 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80027d2:	e0b9      	b.n	8002948 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f000 80ab 	beq.w	800294c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80027f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 80a6 	beq.w	800294c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002808:	e853 3f00 	ldrex	r3, [r3]
 800280c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800280e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002810:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002814:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	461a      	mov	r2, r3
 800281e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002822:	647b      	str	r3, [r7, #68]	@ 0x44
 8002824:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002826:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002828:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800282a:	e841 2300 	strex	r3, r2, [r1]
 800282e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1e4      	bne.n	8002800 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	3308      	adds	r3, #8
 800283c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800283e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002840:	e853 3f00 	ldrex	r3, [r3]
 8002844:	623b      	str	r3, [r7, #32]
   return(result);
 8002846:	6a3b      	ldr	r3, [r7, #32]
 8002848:	f023 0301 	bic.w	r3, r3, #1
 800284c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	3308      	adds	r3, #8
 8002856:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800285a:	633a      	str	r2, [r7, #48]	@ 0x30
 800285c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800285e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002862:	e841 2300 	strex	r3, r2, [r1]
 8002866:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1e3      	bne.n	8002836 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2220      	movs	r2, #32
 8002872:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	e853 3f00 	ldrex	r3, [r3]
 800288e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f023 0310 	bic.w	r3, r3, #16
 8002896:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	461a      	mov	r2, r3
 80028a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028a4:	61fb      	str	r3, [r7, #28]
 80028a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028a8:	69b9      	ldr	r1, [r7, #24]
 80028aa:	69fa      	ldr	r2, [r7, #28]
 80028ac:	e841 2300 	strex	r3, r2, [r1]
 80028b0:	617b      	str	r3, [r7, #20]
   return(result);
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1e4      	bne.n	8002882 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2202      	movs	r2, #2
 80028bc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80028be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80028c2:	4619      	mov	r1, r3
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f000 f85b 	bl	8002980 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80028ca:	e03f      	b.n	800294c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80028cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d00e      	beq.n	80028f6 <HAL_UART_IRQHandler+0x56a>
 80028d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d008      	beq.n	80028f6 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80028ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 fe52 	bl	8003598 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80028f4:	e02d      	b.n	8002952 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80028f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00e      	beq.n	8002920 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002902:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800290a:	2b00      	cmp	r3, #0
 800290c:	d008      	beq.n	8002920 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002912:	2b00      	cmp	r3, #0
 8002914:	d01c      	beq.n	8002950 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	4798      	blx	r3
    }
    return;
 800291e:	e017      	b.n	8002950 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002928:	2b00      	cmp	r3, #0
 800292a:	d012      	beq.n	8002952 <HAL_UART_IRQHandler+0x5c6>
 800292c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002934:	2b00      	cmp	r3, #0
 8002936:	d00c      	beq.n	8002952 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f000 fc5b 	bl	80031f4 <UART_EndTransmit_IT>
    return;
 800293e:	e008      	b.n	8002952 <HAL_UART_IRQHandler+0x5c6>
      return;
 8002940:	bf00      	nop
 8002942:	e006      	b.n	8002952 <HAL_UART_IRQHandler+0x5c6>
    return;
 8002944:	bf00      	nop
 8002946:	e004      	b.n	8002952 <HAL_UART_IRQHandler+0x5c6>
      return;
 8002948:	bf00      	nop
 800294a:	e002      	b.n	8002952 <HAL_UART_IRQHandler+0x5c6>
      return;
 800294c:	bf00      	nop
 800294e:	e000      	b.n	8002952 <HAL_UART_IRQHandler+0x5c6>
    return;
 8002950:	bf00      	nop
  }

}
 8002952:	37e8      	adds	r7, #232	@ 0xe8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	460b      	mov	r3, r1
 800298a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b088      	sub	sp, #32
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029a0:	2300      	movs	r3, #0
 80029a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	431a      	orrs	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	431a      	orrs	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	4b8a      	ldr	r3, [pc, #552]	@ (8002bec <UART_SetConfig+0x254>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6812      	ldr	r2, [r2, #0]
 80029ca:	6979      	ldr	r1, [r7, #20]
 80029cc:	430b      	orrs	r3, r1
 80029ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	68da      	ldr	r2, [r3, #12]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a1b      	ldr	r3, [r3, #32]
 80029f0:	697a      	ldr	r2, [r7, #20]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a78      	ldr	r2, [pc, #480]	@ (8002bf0 <UART_SetConfig+0x258>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d120      	bne.n	8002a56 <UART_SetConfig+0xbe>
 8002a14:	4b77      	ldr	r3, [pc, #476]	@ (8002bf4 <UART_SetConfig+0x25c>)
 8002a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a18:	f003 0303 	and.w	r3, r3, #3
 8002a1c:	2b03      	cmp	r3, #3
 8002a1e:	d817      	bhi.n	8002a50 <UART_SetConfig+0xb8>
 8002a20:	a201      	add	r2, pc, #4	@ (adr r2, 8002a28 <UART_SetConfig+0x90>)
 8002a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a26:	bf00      	nop
 8002a28:	08002a39 	.word	0x08002a39
 8002a2c:	08002a45 	.word	0x08002a45
 8002a30:	08002a4b 	.word	0x08002a4b
 8002a34:	08002a3f 	.word	0x08002a3f
 8002a38:	2300      	movs	r3, #0
 8002a3a:	77fb      	strb	r3, [r7, #31]
 8002a3c:	e01d      	b.n	8002a7a <UART_SetConfig+0xe2>
 8002a3e:	2302      	movs	r3, #2
 8002a40:	77fb      	strb	r3, [r7, #31]
 8002a42:	e01a      	b.n	8002a7a <UART_SetConfig+0xe2>
 8002a44:	2304      	movs	r3, #4
 8002a46:	77fb      	strb	r3, [r7, #31]
 8002a48:	e017      	b.n	8002a7a <UART_SetConfig+0xe2>
 8002a4a:	2308      	movs	r3, #8
 8002a4c:	77fb      	strb	r3, [r7, #31]
 8002a4e:	e014      	b.n	8002a7a <UART_SetConfig+0xe2>
 8002a50:	2310      	movs	r3, #16
 8002a52:	77fb      	strb	r3, [r7, #31]
 8002a54:	e011      	b.n	8002a7a <UART_SetConfig+0xe2>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a67      	ldr	r2, [pc, #412]	@ (8002bf8 <UART_SetConfig+0x260>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d102      	bne.n	8002a66 <UART_SetConfig+0xce>
 8002a60:	2300      	movs	r3, #0
 8002a62:	77fb      	strb	r3, [r7, #31]
 8002a64:	e009      	b.n	8002a7a <UART_SetConfig+0xe2>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a64      	ldr	r2, [pc, #400]	@ (8002bfc <UART_SetConfig+0x264>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d102      	bne.n	8002a76 <UART_SetConfig+0xde>
 8002a70:	2300      	movs	r3, #0
 8002a72:	77fb      	strb	r3, [r7, #31]
 8002a74:	e001      	b.n	8002a7a <UART_SetConfig+0xe2>
 8002a76:	2310      	movs	r3, #16
 8002a78:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a82:	d15a      	bne.n	8002b3a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002a84:	7ffb      	ldrb	r3, [r7, #31]
 8002a86:	2b08      	cmp	r3, #8
 8002a88:	d827      	bhi.n	8002ada <UART_SetConfig+0x142>
 8002a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8002a90 <UART_SetConfig+0xf8>)
 8002a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a90:	08002ab5 	.word	0x08002ab5
 8002a94:	08002abd 	.word	0x08002abd
 8002a98:	08002ac5 	.word	0x08002ac5
 8002a9c:	08002adb 	.word	0x08002adb
 8002aa0:	08002acb 	.word	0x08002acb
 8002aa4:	08002adb 	.word	0x08002adb
 8002aa8:	08002adb 	.word	0x08002adb
 8002aac:	08002adb 	.word	0x08002adb
 8002ab0:	08002ad3 	.word	0x08002ad3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ab4:	f7ff fb0a 	bl	80020cc <HAL_RCC_GetPCLK1Freq>
 8002ab8:	61b8      	str	r0, [r7, #24]
        break;
 8002aba:	e013      	b.n	8002ae4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002abc:	f7ff fb28 	bl	8002110 <HAL_RCC_GetPCLK2Freq>
 8002ac0:	61b8      	str	r0, [r7, #24]
        break;
 8002ac2:	e00f      	b.n	8002ae4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ac4:	4b4e      	ldr	r3, [pc, #312]	@ (8002c00 <UART_SetConfig+0x268>)
 8002ac6:	61bb      	str	r3, [r7, #24]
        break;
 8002ac8:	e00c      	b.n	8002ae4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002aca:	f7ff fa9f 	bl	800200c <HAL_RCC_GetSysClockFreq>
 8002ace:	61b8      	str	r0, [r7, #24]
        break;
 8002ad0:	e008      	b.n	8002ae4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ad6:	61bb      	str	r3, [r7, #24]
        break;
 8002ad8:	e004      	b.n	8002ae4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8002ada:	2300      	movs	r3, #0
 8002adc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	77bb      	strb	r3, [r7, #30]
        break;
 8002ae2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d074      	beq.n	8002bd4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	005a      	lsls	r2, r3, #1
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	085b      	lsrs	r3, r3, #1
 8002af4:	441a      	add	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002afe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	2b0f      	cmp	r3, #15
 8002b04:	d916      	bls.n	8002b34 <UART_SetConfig+0x19c>
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b0c:	d212      	bcs.n	8002b34 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	f023 030f 	bic.w	r3, r3, #15
 8002b16:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	085b      	lsrs	r3, r3, #1
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	b29a      	uxth	r2, r3
 8002b24:	89fb      	ldrh	r3, [r7, #14]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	89fa      	ldrh	r2, [r7, #14]
 8002b30:	60da      	str	r2, [r3, #12]
 8002b32:	e04f      	b.n	8002bd4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	77bb      	strb	r3, [r7, #30]
 8002b38:	e04c      	b.n	8002bd4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002b3a:	7ffb      	ldrb	r3, [r7, #31]
 8002b3c:	2b08      	cmp	r3, #8
 8002b3e:	d828      	bhi.n	8002b92 <UART_SetConfig+0x1fa>
 8002b40:	a201      	add	r2, pc, #4	@ (adr r2, 8002b48 <UART_SetConfig+0x1b0>)
 8002b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b46:	bf00      	nop
 8002b48:	08002b6d 	.word	0x08002b6d
 8002b4c:	08002b75 	.word	0x08002b75
 8002b50:	08002b7d 	.word	0x08002b7d
 8002b54:	08002b93 	.word	0x08002b93
 8002b58:	08002b83 	.word	0x08002b83
 8002b5c:	08002b93 	.word	0x08002b93
 8002b60:	08002b93 	.word	0x08002b93
 8002b64:	08002b93 	.word	0x08002b93
 8002b68:	08002b8b 	.word	0x08002b8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b6c:	f7ff faae 	bl	80020cc <HAL_RCC_GetPCLK1Freq>
 8002b70:	61b8      	str	r0, [r7, #24]
        break;
 8002b72:	e013      	b.n	8002b9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b74:	f7ff facc 	bl	8002110 <HAL_RCC_GetPCLK2Freq>
 8002b78:	61b8      	str	r0, [r7, #24]
        break;
 8002b7a:	e00f      	b.n	8002b9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b7c:	4b20      	ldr	r3, [pc, #128]	@ (8002c00 <UART_SetConfig+0x268>)
 8002b7e:	61bb      	str	r3, [r7, #24]
        break;
 8002b80:	e00c      	b.n	8002b9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b82:	f7ff fa43 	bl	800200c <HAL_RCC_GetSysClockFreq>
 8002b86:	61b8      	str	r0, [r7, #24]
        break;
 8002b88:	e008      	b.n	8002b9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b8e:	61bb      	str	r3, [r7, #24]
        break;
 8002b90:	e004      	b.n	8002b9c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002b92:	2300      	movs	r3, #0
 8002b94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	77bb      	strb	r3, [r7, #30]
        break;
 8002b9a:	bf00      	nop
    }

    if (pclk != 0U)
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d018      	beq.n	8002bd4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	085a      	lsrs	r2, r3, #1
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	441a      	add	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	2b0f      	cmp	r3, #15
 8002bba:	d909      	bls.n	8002bd0 <UART_SetConfig+0x238>
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bc2:	d205      	bcs.n	8002bd0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	b29a      	uxth	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	60da      	str	r2, [r3, #12]
 8002bce:	e001      	b.n	8002bd4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002be0:	7fbb      	ldrb	r3, [r7, #30]
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3720      	adds	r7, #32
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	efff69f3 	.word	0xefff69f3
 8002bf0:	40013800 	.word	0x40013800
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	40004400 	.word	0x40004400
 8002bfc:	40004800 	.word	0x40004800
 8002c00:	007a1200 	.word	0x007a1200

08002c04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c10:	f003 0308 	and.w	r3, r3, #8
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00a      	beq.n	8002c2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00a      	beq.n	8002c50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00a      	beq.n	8002c72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c76:	f003 0304 	and.w	r3, r3, #4
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00a      	beq.n	8002c94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	430a      	orrs	r2, r1
 8002c92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00a      	beq.n	8002cb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cba:	f003 0320 	and.w	r3, r3, #32
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00a      	beq.n	8002cd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d01a      	beq.n	8002d1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d02:	d10a      	bne.n	8002d1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00a      	beq.n	8002d3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	605a      	str	r2, [r3, #4]
  }
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b098      	sub	sp, #96	@ 0x60
 8002d4c:	af02      	add	r7, sp, #8
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002d58:	f7fd fcb8 	bl	80006cc <HAL_GetTick>
 8002d5c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0308 	and.w	r3, r3, #8
 8002d68:	2b08      	cmp	r3, #8
 8002d6a:	d12e      	bne.n	8002dca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d74:	2200      	movs	r2, #0
 8002d76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 f88c 	bl	8002e98 <UART_WaitOnFlagUntilTimeout>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d021      	beq.n	8002dca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d8e:	e853 3f00 	ldrex	r3, [r3]
 8002d92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	461a      	mov	r2, r3
 8002da2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002da4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002da6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002da8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002daa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002dac:	e841 2300 	strex	r3, r2, [r1]
 8002db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002db2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d1e6      	bne.n	8002d86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2220      	movs	r2, #32
 8002dbc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e062      	b.n	8002e90 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	2b04      	cmp	r3, #4
 8002dd6:	d149      	bne.n	8002e6c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002dd8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002ddc:	9300      	str	r3, [sp, #0]
 8002dde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002de0:	2200      	movs	r2, #0
 8002de2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 f856 	bl	8002e98 <UART_WaitOnFlagUntilTimeout>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d03c      	beq.n	8002e6c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfa:	e853 3f00 	ldrex	r3, [r3]
 8002dfe:	623b      	str	r3, [r7, #32]
   return(result);
 8002e00:	6a3b      	ldr	r3, [r7, #32]
 8002e02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e10:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e12:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e18:	e841 2300 	strex	r3, r2, [r1]
 8002e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1e6      	bne.n	8002df2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	3308      	adds	r3, #8
 8002e2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	e853 3f00 	ldrex	r3, [r3]
 8002e32:	60fb      	str	r3, [r7, #12]
   return(result);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f023 0301 	bic.w	r3, r3, #1
 8002e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	3308      	adds	r3, #8
 8002e42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e44:	61fa      	str	r2, [r7, #28]
 8002e46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e48:	69b9      	ldr	r1, [r7, #24]
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	e841 2300 	strex	r3, r2, [r1]
 8002e50:	617b      	str	r3, [r7, #20]
   return(result);
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1e5      	bne.n	8002e24 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e011      	b.n	8002e90 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2220      	movs	r2, #32
 8002e70:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3758      	adds	r7, #88	@ 0x58
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	603b      	str	r3, [r7, #0]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ea8:	e04f      	b.n	8002f4a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb0:	d04b      	beq.n	8002f4a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eb2:	f7fd fc0b 	bl	80006cc <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d302      	bcc.n	8002ec8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d101      	bne.n	8002ecc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e04e      	b.n	8002f6a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0304 	and.w	r3, r3, #4
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d037      	beq.n	8002f4a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b80      	cmp	r3, #128	@ 0x80
 8002ede:	d034      	beq.n	8002f4a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	2b40      	cmp	r3, #64	@ 0x40
 8002ee4:	d031      	beq.n	8002f4a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	f003 0308 	and.w	r3, r3, #8
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d110      	bne.n	8002f16 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2208      	movs	r2, #8
 8002efa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f000 f8ff 	bl	8003100 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2208      	movs	r2, #8
 8002f06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e029      	b.n	8002f6a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	69db      	ldr	r3, [r3, #28]
 8002f1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f24:	d111      	bne.n	8002f4a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002f2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f30:	68f8      	ldr	r0, [r7, #12]
 8002f32:	f000 f8e5 	bl	8003100 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2220      	movs	r2, #32
 8002f3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e00f      	b.n	8002f6a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	69da      	ldr	r2, [r3, #28]
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	4013      	ands	r3, r2
 8002f54:	68ba      	ldr	r2, [r7, #8]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	bf0c      	ite	eq
 8002f5a:	2301      	moveq	r3, #1
 8002f5c:	2300      	movne	r3, #0
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	461a      	mov	r2, r3
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d0a0      	beq.n	8002eaa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3710      	adds	r7, #16
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
	...

08002f74 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b097      	sub	sp, #92	@ 0x5c
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	68ba      	ldr	r2, [r7, #8]
 8002f86:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	88fa      	ldrh	r2, [r7, #6]
 8002f8c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	88fa      	ldrh	r2, [r7, #6]
 8002f94:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fa6:	d10e      	bne.n	8002fc6 <UART_Start_Receive_IT+0x52>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d105      	bne.n	8002fbc <UART_Start_Receive_IT+0x48>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002fb6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002fba:	e02d      	b.n	8003018 <UART_Start_Receive_IT+0xa4>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	22ff      	movs	r2, #255	@ 0xff
 8002fc0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002fc4:	e028      	b.n	8003018 <UART_Start_Receive_IT+0xa4>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10d      	bne.n	8002fea <UART_Start_Receive_IT+0x76>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d104      	bne.n	8002fe0 <UART_Start_Receive_IT+0x6c>
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	22ff      	movs	r2, #255	@ 0xff
 8002fda:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002fde:	e01b      	b.n	8003018 <UART_Start_Receive_IT+0xa4>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	227f      	movs	r2, #127	@ 0x7f
 8002fe4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002fe8:	e016      	b.n	8003018 <UART_Start_Receive_IT+0xa4>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ff2:	d10d      	bne.n	8003010 <UART_Start_Receive_IT+0x9c>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d104      	bne.n	8003006 <UART_Start_Receive_IT+0x92>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	227f      	movs	r2, #127	@ 0x7f
 8003000:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003004:	e008      	b.n	8003018 <UART_Start_Receive_IT+0xa4>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	223f      	movs	r2, #63	@ 0x3f
 800300a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800300e:	e003      	b.n	8003018 <UART_Start_Receive_IT+0xa4>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2200      	movs	r2, #0
 8003014:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2222      	movs	r2, #34	@ 0x22
 8003024:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	3308      	adds	r3, #8
 800302e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003030:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003032:	e853 3f00 	ldrex	r3, [r3]
 8003036:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800303a:	f043 0301 	orr.w	r3, r3, #1
 800303e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	3308      	adds	r3, #8
 8003046:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003048:	64ba      	str	r2, [r7, #72]	@ 0x48
 800304a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800304c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800304e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003050:	e841 2300 	strex	r3, r2, [r1]
 8003054:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003058:	2b00      	cmp	r3, #0
 800305a:	d1e5      	bne.n	8003028 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003064:	d107      	bne.n	8003076 <UART_Start_Receive_IT+0x102>
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d103      	bne.n	8003076 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	4a21      	ldr	r2, [pc, #132]	@ (80030f8 <UART_Start_Receive_IT+0x184>)
 8003072:	669a      	str	r2, [r3, #104]	@ 0x68
 8003074:	e002      	b.n	800307c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4a20      	ldr	r2, [pc, #128]	@ (80030fc <UART_Start_Receive_IT+0x188>)
 800307a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d019      	beq.n	80030b8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800308a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800308c:	e853 3f00 	ldrex	r3, [r3]
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003098:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	461a      	mov	r2, r3
 80030a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80030a4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80030a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030aa:	e841 2300 	strex	r3, r2, [r1]
 80030ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80030b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1e6      	bne.n	8003084 <UART_Start_Receive_IT+0x110>
 80030b6:	e018      	b.n	80030ea <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	e853 3f00 	ldrex	r3, [r3]
 80030c4:	613b      	str	r3, [r7, #16]
   return(result);
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	f043 0320 	orr.w	r3, r3, #32
 80030cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	461a      	mov	r2, r3
 80030d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030d6:	623b      	str	r3, [r7, #32]
 80030d8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030da:	69f9      	ldr	r1, [r7, #28]
 80030dc:	6a3a      	ldr	r2, [r7, #32]
 80030de:	e841 2300 	strex	r3, r2, [r1]
 80030e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1e6      	bne.n	80030b8 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	375c      	adds	r7, #92	@ 0x5c
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	080033f1 	.word	0x080033f1
 80030fc:	08003249 	.word	0x08003249

08003100 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003100:	b480      	push	{r7}
 8003102:	b095      	sub	sp, #84	@ 0x54
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800310e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003110:	e853 3f00 	ldrex	r3, [r3]
 8003114:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003118:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800311c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	461a      	mov	r2, r3
 8003124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003126:	643b      	str	r3, [r7, #64]	@ 0x40
 8003128:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800312a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800312c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800312e:	e841 2300 	strex	r3, r2, [r1]
 8003132:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1e6      	bne.n	8003108 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	3308      	adds	r3, #8
 8003140:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003142:	6a3b      	ldr	r3, [r7, #32]
 8003144:	e853 3f00 	ldrex	r3, [r3]
 8003148:	61fb      	str	r3, [r7, #28]
   return(result);
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	f023 0301 	bic.w	r3, r3, #1
 8003150:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	3308      	adds	r3, #8
 8003158:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800315a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800315c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800315e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003160:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003162:	e841 2300 	strex	r3, r2, [r1]
 8003166:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1e5      	bne.n	800313a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003172:	2b01      	cmp	r3, #1
 8003174:	d118      	bne.n	80031a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	e853 3f00 	ldrex	r3, [r3]
 8003182:	60bb      	str	r3, [r7, #8]
   return(result);
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	f023 0310 	bic.w	r3, r3, #16
 800318a:	647b      	str	r3, [r7, #68]	@ 0x44
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	461a      	mov	r2, r3
 8003192:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003194:	61bb      	str	r3, [r7, #24]
 8003196:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003198:	6979      	ldr	r1, [r7, #20]
 800319a:	69ba      	ldr	r2, [r7, #24]
 800319c:	e841 2300 	strex	r3, r2, [r1]
 80031a0:	613b      	str	r3, [r7, #16]
   return(result);
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d1e6      	bne.n	8003176 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2220      	movs	r2, #32
 80031ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80031bc:	bf00      	nop
 80031be:	3754      	adds	r7, #84	@ 0x54
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f7ff fbc0 	bl	800296c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031ec:	bf00      	nop
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b088      	sub	sp, #32
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	e853 3f00 	ldrex	r3, [r3]
 8003208:	60bb      	str	r3, [r7, #8]
   return(result);
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003210:	61fb      	str	r3, [r7, #28]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	461a      	mov	r2, r3
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	61bb      	str	r3, [r7, #24]
 800321c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800321e:	6979      	ldr	r1, [r7, #20]
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	e841 2300 	strex	r3, r2, [r1]
 8003226:	613b      	str	r3, [r7, #16]
   return(result);
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1e6      	bne.n	80031fc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2220      	movs	r2, #32
 8003232:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f7ff fb8c 	bl	8002958 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003240:	bf00      	nop
 8003242:	3720      	adds	r7, #32
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b09c      	sub	sp, #112	@ 0x70
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003256:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003260:	2b22      	cmp	r3, #34	@ 0x22
 8003262:	f040 80b9 	bne.w	80033d8 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800326c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003270:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003274:	b2d9      	uxtb	r1, r3
 8003276:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800327a:	b2da      	uxtb	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003280:	400a      	ands	r2, r1
 8003282:	b2d2      	uxtb	r2, r2
 8003284:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800328a:	1c5a      	adds	r2, r3, #1
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003296:	b29b      	uxth	r3, r3
 8003298:	3b01      	subs	r3, #1
 800329a:	b29a      	uxth	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f040 809c 	bne.w	80033e8 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80032b8:	e853 3f00 	ldrex	r3, [r3]
 80032bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80032be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	461a      	mov	r2, r3
 80032cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80032ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80032d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80032d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80032d6:	e841 2300 	strex	r3, r2, [r1]
 80032da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80032dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1e6      	bne.n	80032b0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	3308      	adds	r3, #8
 80032e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ec:	e853 3f00 	ldrex	r3, [r3]
 80032f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80032f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f4:	f023 0301 	bic.w	r3, r3, #1
 80032f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	3308      	adds	r3, #8
 8003300:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003302:	647a      	str	r2, [r7, #68]	@ 0x44
 8003304:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003306:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003308:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800330a:	e841 2300 	strex	r3, r2, [r1]
 800330e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1e5      	bne.n	80032e2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2220      	movs	r2, #32
 800331a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d018      	beq.n	800336a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800333e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003340:	e853 3f00 	ldrex	r3, [r3]
 8003344:	623b      	str	r3, [r7, #32]
   return(result);
 8003346:	6a3b      	ldr	r3, [r7, #32]
 8003348:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800334c:	663b      	str	r3, [r7, #96]	@ 0x60
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	461a      	mov	r2, r3
 8003354:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003356:	633b      	str	r3, [r7, #48]	@ 0x30
 8003358:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800335a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800335c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800335e:	e841 2300 	strex	r3, r2, [r1]
 8003362:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1e6      	bne.n	8003338 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800336e:	2b01      	cmp	r3, #1
 8003370:	d12e      	bne.n	80033d0 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	e853 3f00 	ldrex	r3, [r3]
 8003384:	60fb      	str	r3, [r7, #12]
   return(result);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f023 0310 	bic.w	r3, r3, #16
 800338c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	461a      	mov	r2, r3
 8003394:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003396:	61fb      	str	r3, [r7, #28]
 8003398:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800339a:	69b9      	ldr	r1, [r7, #24]
 800339c:	69fa      	ldr	r2, [r7, #28]
 800339e:	e841 2300 	strex	r3, r2, [r1]
 80033a2:	617b      	str	r3, [r7, #20]
   return(result);
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1e6      	bne.n	8003378 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	69db      	ldr	r3, [r3, #28]
 80033b0:	f003 0310 	and.w	r3, r3, #16
 80033b4:	2b10      	cmp	r3, #16
 80033b6:	d103      	bne.n	80033c0 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2210      	movs	r2, #16
 80033be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80033c6:	4619      	mov	r1, r3
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f7ff fad9 	bl	8002980 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80033ce:	e00b      	b.n	80033e8 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f7fc ffbb 	bl	800034c <HAL_UART_RxCpltCallback>
}
 80033d6:	e007      	b.n	80033e8 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	699a      	ldr	r2, [r3, #24]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f042 0208 	orr.w	r2, r2, #8
 80033e6:	619a      	str	r2, [r3, #24]
}
 80033e8:	bf00      	nop
 80033ea:	3770      	adds	r7, #112	@ 0x70
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b09c      	sub	sp, #112	@ 0x70
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80033fe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003408:	2b22      	cmp	r3, #34	@ 0x22
 800340a:	f040 80b9 	bne.w	8003580 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003414:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800341c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800341e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8003422:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003426:	4013      	ands	r3, r2
 8003428:	b29a      	uxth	r2, r3
 800342a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800342c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003432:	1c9a      	adds	r2, r3, #2
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800343e:	b29b      	uxth	r3, r3
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003450:	b29b      	uxth	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	f040 809c 	bne.w	8003590 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800345e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003460:	e853 3f00 	ldrex	r3, [r3]
 8003464:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003466:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003468:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800346c:	667b      	str	r3, [r7, #100]	@ 0x64
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	461a      	mov	r2, r3
 8003474:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003476:	657b      	str	r3, [r7, #84]	@ 0x54
 8003478:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800347a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800347c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800347e:	e841 2300 	strex	r3, r2, [r1]
 8003482:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003484:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1e6      	bne.n	8003458 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	3308      	adds	r3, #8
 8003490:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003494:	e853 3f00 	ldrex	r3, [r3]
 8003498:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800349a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800349c:	f023 0301 	bic.w	r3, r3, #1
 80034a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	3308      	adds	r3, #8
 80034a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80034aa:	643a      	str	r2, [r7, #64]	@ 0x40
 80034ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80034b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034b2:	e841 2300 	strex	r3, r2, [r1]
 80034b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1e5      	bne.n	800348a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2220      	movs	r2, #32
 80034c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d018      	beq.n	8003512 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e6:	6a3b      	ldr	r3, [r7, #32]
 80034e8:	e853 3f00 	ldrex	r3, [r3]
 80034ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80034f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	461a      	mov	r2, r3
 80034fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003500:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003502:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003504:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003506:	e841 2300 	strex	r3, r2, [r1]
 800350a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1e6      	bne.n	80034e0 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003516:	2b01      	cmp	r3, #1
 8003518:	d12e      	bne.n	8003578 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	e853 3f00 	ldrex	r3, [r3]
 800352c:	60bb      	str	r3, [r7, #8]
   return(result);
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	f023 0310 	bic.w	r3, r3, #16
 8003534:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	461a      	mov	r2, r3
 800353c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800353e:	61bb      	str	r3, [r7, #24]
 8003540:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003542:	6979      	ldr	r1, [r7, #20]
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	e841 2300 	strex	r3, r2, [r1]
 800354a:	613b      	str	r3, [r7, #16]
   return(result);
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1e6      	bne.n	8003520 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	69db      	ldr	r3, [r3, #28]
 8003558:	f003 0310 	and.w	r3, r3, #16
 800355c:	2b10      	cmp	r3, #16
 800355e:	d103      	bne.n	8003568 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2210      	movs	r2, #16
 8003566:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800356e:	4619      	mov	r1, r3
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f7ff fa05 	bl	8002980 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003576:	e00b      	b.n	8003590 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f7fc fee7 	bl	800034c <HAL_UART_RxCpltCallback>
}
 800357e:	e007      	b.n	8003590 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	699a      	ldr	r2, [r3, #24]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 0208 	orr.w	r2, r2, #8
 800358e:	619a      	str	r2, [r3, #24]
}
 8003590:	bf00      	nop
 8003592:	3770      	adds	r7, #112	@ 0x70
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <memset>:
 80035ac:	4402      	add	r2, r0
 80035ae:	4603      	mov	r3, r0
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d100      	bne.n	80035b6 <memset+0xa>
 80035b4:	4770      	bx	lr
 80035b6:	f803 1b01 	strb.w	r1, [r3], #1
 80035ba:	e7f9      	b.n	80035b0 <memset+0x4>

080035bc <__libc_init_array>:
 80035bc:	b570      	push	{r4, r5, r6, lr}
 80035be:	4d0d      	ldr	r5, [pc, #52]	@ (80035f4 <__libc_init_array+0x38>)
 80035c0:	4c0d      	ldr	r4, [pc, #52]	@ (80035f8 <__libc_init_array+0x3c>)
 80035c2:	1b64      	subs	r4, r4, r5
 80035c4:	10a4      	asrs	r4, r4, #2
 80035c6:	2600      	movs	r6, #0
 80035c8:	42a6      	cmp	r6, r4
 80035ca:	d109      	bne.n	80035e0 <__libc_init_array+0x24>
 80035cc:	4d0b      	ldr	r5, [pc, #44]	@ (80035fc <__libc_init_array+0x40>)
 80035ce:	4c0c      	ldr	r4, [pc, #48]	@ (8003600 <__libc_init_array+0x44>)
 80035d0:	f000 f818 	bl	8003604 <_init>
 80035d4:	1b64      	subs	r4, r4, r5
 80035d6:	10a4      	asrs	r4, r4, #2
 80035d8:	2600      	movs	r6, #0
 80035da:	42a6      	cmp	r6, r4
 80035dc:	d105      	bne.n	80035ea <__libc_init_array+0x2e>
 80035de:	bd70      	pop	{r4, r5, r6, pc}
 80035e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80035e4:	4798      	blx	r3
 80035e6:	3601      	adds	r6, #1
 80035e8:	e7ee      	b.n	80035c8 <__libc_init_array+0xc>
 80035ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80035ee:	4798      	blx	r3
 80035f0:	3601      	adds	r6, #1
 80035f2:	e7f2      	b.n	80035da <__libc_init_array+0x1e>
 80035f4:	08003654 	.word	0x08003654
 80035f8:	08003654 	.word	0x08003654
 80035fc:	08003654 	.word	0x08003654
 8003600:	08003658 	.word	0x08003658

08003604 <_init>:
 8003604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003606:	bf00      	nop
 8003608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800360a:	bc08      	pop	{r3}
 800360c:	469e      	mov	lr, r3
 800360e:	4770      	bx	lr

08003610 <_fini>:
 8003610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003612:	bf00      	nop
 8003614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003616:	bc08      	pop	{r3}
 8003618:	469e      	mov	lr, r3
 800361a:	4770      	bx	lr
