#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun  7 23:40:29 2017
# Process ID: 3796
# Current directory: D:/vivado/register_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12780 D:\vivado\register_4\register_4.xpr
# Log file: D:/vivado/register_4/vivado.log
# Journal file: D:/vivado/register_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/register_4/register_4.xpr
INFO: [Project 1-313] Project file moved from 'D:/digitallogic/register_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'register_4.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_4_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/register_4/register_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj register_4_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.srcs/sources_1/new/register_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.srcs/sim_1/new/register_4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/register_4/register_4.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto c2a823eee04b4721a3a3662a57ee6429 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_4_sim_behav xil_defaultlib.register_4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_4
Compiling module xil_defaultlib.register_4_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_4_sim_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/register_4/register_4.sim/sim_1/behav/xsim.dir/register_4_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado/register_4/register_4.sim/sim_1/behav/xsim.dir/register_4_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun  7 23:40:58 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  7 23:40:58 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/register_4/register_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_4_sim_behav -key {Behavioral:sim_1:Functional:register_4_sim} -tclbatch {register_4_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source register_4_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_4_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 827.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_4_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/register_4/register_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj register_4_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.srcs/sources_1/new/register_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.srcs/sim_1/new/register_4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/register_4/register_4.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto c2a823eee04b4721a3a3662a57ee6429 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_4_sim_behav xil_defaultlib.register_4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_4
Compiling module xil_defaultlib.register_4_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_4_sim_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/register_4/register_4.sim/sim_1/behav/xsim.dir/register_4_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado/register_4/register_4.sim/sim_1/behav/xsim.dir/register_4_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun  7 23:54:14 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  7 23:54:14 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/register_4/register_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_4_sim_behav -key {Behavioral:sim_1:Functional:register_4_sim} -tclbatch {register_4_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source register_4_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_4_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 841.156 ; gain = 0.000
open_project D:/vivado/Register_1/Register_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
open_project D:/vivado/Counter_1/Counter_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/vivado/AND_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/vivado/AND_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/jk_f_f_ip_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_AND_0_0
design_1_AND_1_0
design_1_AND_2_0
design_1_AND_3_0
design_1_AND_4_0

update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/Counter_1/Counter_1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Counter_1/Counter_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ipshared/7f50/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_AND_0_0/sim/design_1_AND_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_AND_1_0/sim/design_1_AND_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_AND_2_0/sim/design_1_AND_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_AND_3_0/sim/design_1_AND_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_AND_4_0/sim/design_1_AND_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ipshared/8e88/src/JK_f_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_f_f
WARNING: [VRFC 10-2379] empty port in module declaration [D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ipshared/8e88/src/JK_f_f.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_JK_f_f_0_1/sim/design_1_JK_f_f_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_JK_f_f_1_1/sim/design_1_JK_f_f_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_JK_f_f_2_1/sim/design_1_JK_f_f_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_JK_f_f_3_1/sim/design_1_JK_f_f_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Counter_1/Counter_1.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e8a6497ad0274f0c9280d51cd5904edd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.design_1_AND_0_0
Compiling module xil_defaultlib.design_1_AND_1_0
Compiling module xil_defaultlib.design_1_AND_2_0
Compiling module xil_defaultlib.design_1_AND_3_0
Compiling module xil_defaultlib.design_1_AND_4_0
Compiling module xil_defaultlib.JK_f_f
Compiling module xil_defaultlib.design_1_JK_f_f_0_1
Compiling module xil_defaultlib.design_1_JK_f_f_1_1
Compiling module xil_defaultlib.design_1_JK_f_f_2_1
Compiling module xil_defaultlib.design_1_JK_f_f_3_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/Counter_1/Counter_1.sim/sim_1/behav/xsim.dir/counter_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.223 ; gain = 1.195
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  8 00:37:25 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 900.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Counter_1/Counter_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_sim_behav -key {Behavioral:sim_1:Functional:counter_sim} -tclbatch {counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 900.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 900.684 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/Counter_1/Counter_1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Counter_1/Counter_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ipshared/7f50/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_AND_0_0/sim/design_1_AND_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_AND_1_0/sim/design_1_AND_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_AND_2_0/sim/design_1_AND_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_AND_3_0/sim/design_1_AND_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_AND_4_0/sim/design_1_AND_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AND_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ipshared/8e88/src/JK_f_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_f_f
WARNING: [VRFC 10-2379] empty port in module declaration [D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ipshared/8e88/src/JK_f_f.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_JK_f_f_0_1/sim/design_1_JK_f_f_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_JK_f_f_1_1/sim/design_1_JK_f_f_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_JK_f_f_2_1/sim/design_1_JK_f_f_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/ip/design_1_JK_f_f_3_1/sim/design_1_JK_f_f_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_JK_f_f_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Counter_1/Counter_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Counter_1/Counter_1.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e8a6497ad0274f0c9280d51cd5904edd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.design_1_AND_0_0
Compiling module xil_defaultlib.design_1_AND_1_0
Compiling module xil_defaultlib.design_1_AND_2_0
Compiling module xil_defaultlib.design_1_AND_3_0
Compiling module xil_defaultlib.design_1_AND_4_0
Compiling module xil_defaultlib.JK_f_f
Compiling module xil_defaultlib.design_1_JK_f_f_0_1
Compiling module xil_defaultlib.design_1_JK_f_f_1_1
Compiling module xil_defaultlib.design_1_JK_f_f_2_1
Compiling module xil_defaultlib.design_1_JK_f_f_3_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/Counter_1/Counter_1.sim/sim_1/behav/xsim.dir/counter_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 60.645 ; gain = 0.191
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  8 00:38:36 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 900.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Counter_1/Counter_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_sim_behav -key {Behavioral:sim_1:Functional:counter_sim} -tclbatch {counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 900.684 ; gain = 0.000
open_project D:/vivado/4_beat_generator/4_beat_generator.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/vivado/D_trigger/D_trigger.srcs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/vivado/D_trigger/D_trigger.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_D_trigger_0_0
design_1_D_trigger_1_0
design_1_util_vector_logic_0_0
design_1_D_trigger_2_0
design_1_util_vector_logic_1_0
design_1_D_trigger_3_0
design_1_util_vector_logic_2_0

open_bd_design {D:/vivado/4_beat_generator/4_beat_generator.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:D_trigger:1.0 - D_trigger_0
Adding cell -- xilinx.com:user:D_trigger:1.0 - D_trigger_1
Adding cell -- xilinx.com:user:D_trigger:1.0 - D_trigger_2
Adding cell -- xilinx.com:user:D_trigger:1.0 - D_trigger_3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Successfully read diagram <design_1> from BD file <D:/vivado/4_beat_generator/4_beat_generator.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 966.691 ; gain = 66.008
update_compile_order -fileset sources_1
set_property location {2 374 219} [get_bd_cells util_vector_logic_2]
save_bd_design
Wrote  : <D:/vivado/4_beat_generator/4_beat_generator.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 985.711 ; gain = 0.000
close_project
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 985.711 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 00:58:51 2017...
