// Seed: 3417054906
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  uwire id_3 = 1;
  supply1 id_4;
  wire id_5 = 1;
  wire id_6;
  uwire id_7 = (id_5 - 1);
  wire id_8;
  wand id_9 = 1, id_10, id_11, id_12;
  wire id_13;
  assign id_4 = id_3;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  id_6(
      .id_0(1), .id_1(id_4), .id_2()
  );
  assign id_2[1'h0] = 1;
endmodule
