// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/29/2023 15:25:32"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module moduloTeste (
	SW,
	KEY,
	LEDR,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	[17:0] SW;
input 	[3:0] KEY;
output 	[17:0] LEDR;
output 	[8:0] LEDG;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// SW[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ProcessadorMulticiclo_v_fast.sdo");
// synopsys translate_on

wire \processador|Reg7|Add0~0_combout ;
wire \processador|Reg7|Add0~22_combout ;
wire \processador|Mux19~3_combout ;
wire \processador|Mux19~6_combout ;
wire \processador|Mux11~2_combout ;
wire \processador|Mux23~3_combout ;
wire \processador|Mux14~2_combout ;
wire \processador|Mux0~0_combout ;
wire \processador|Mux0~2_combout ;
wire \processador|RegX|Decoder0~1_combout ;
wire \processador|Mux0~3_combout ;
wire \processador|Mux0~4_combout ;
wire \processador|MUX|MUXOut[15]~13_combout ;
wire \processador|MUX|MUXOut[0]~14_combout ;
wire \processador|MUX|MUXOut[0]~15_combout ;
wire \processador|MUX|MUXOut[1]~28_combout ;
wire \processador|MUX|MUXOut[2]~37_combout ;
wire \processador|MUX|MUXOut[3]~46_combout ;
wire \processador|MUX|MUXOut[9]~95_combout ;
wire \processador|MUX|MUXOut[11]~111_combout ;
wire \processador|MUX|MUXOut[12]~117_combout ;
wire \processador|Reg7|Q~0_combout ;
wire \processador|Reg7|Q~12_combout ;
wire \processador|comb~combout ;
wire \processador|ula|ShiftRight0~0_combout ;
wire \processador|ula|ShiftRight0~1_combout ;
wire \processador|Reg4|Q[0]~feeder_combout ;
wire \processador|Reg3|Q[0]~feeder_combout ;
wire \processador|Reg3|Q[1]~feeder_combout ;
wire \processador|Reg1|Q[3]~feeder_combout ;
wire \processador|Reg4|Q[3]~feeder_combout ;
wire \processador|Reg3|Q[3]~feeder_combout ;
wire \processador|Reg3|Q[5]~feeder_combout ;
wire \processador|Reg6|Q[7]~feeder_combout ;
wire \processador|Reg3|Q[7]~feeder_combout ;
wire \processador|Reg3|Q[8]~feeder_combout ;
wire \processador|Reg0|Q[8]~feeder_combout ;
wire \processador|Reg6|Q[9]~feeder_combout ;
wire \processador|Reg2|Q[9]~feeder_combout ;
wire \processador|Reg2|Q[10]~feeder_combout ;
wire \processador|Reg2|Q[12]~feeder_combout ;
wire \processador|Reg3|Q[13]~feeder_combout ;
wire \processador|RegA|Q[13]~feeder_combout ;
wire \processador|Reg0|Q[14]~feeder_combout ;
wire \KEY[1]~clkctrl_outclk ;
wire \processador|Tstep|Q~0_combout ;
wire \processador|Decoder12~0_combout ;
wire \processador|DINOut~1_combout ;
wire \processador|DINOut~0_combout ;
wire \processador|Mux15~3_combout ;
wire \processador|AIn~2_combout ;
wire \processador|ula|Mux0~0_combout ;
wire \processador|MUX|MUXOut[15]~142_combout ;
wire \processador|Mux19~2_combout ;
wire \processador|Mux19~4_combout ;
wire \processador|Reg7|Add0~7 ;
wire \processador|Reg7|Add0~9 ;
wire \processador|Reg7|Add0~10_combout ;
wire \processador|Reg7|Q~6_combout ;
wire \processador|Reg7|Q[1]~1_combout ;
wire \processador|MUX|MUXOut[1]~27_combout ;
wire \processador|MUX|MUXOut[5]~63_combout ;
wire \processador|Reg7|Add0~11 ;
wire \processador|Reg7|Add0~12_combout ;
wire \processador|Reg7|Q~7_combout ;
wire \processador|MUX|MUXOut[6]~69_combout ;
wire \processador|Reg6|Q[6]~feeder_combout ;
wire \processador|MUX|MUXOut[7]~79_combout ;
wire \processador|MUX|MUXOut[7]~78_combout ;
wire \processador|Mux15~5_combout ;
wire \processador|Mux20~2_combout ;
wire \processador|MUX|MUXOut[9]~94_combout ;
wire \processador|Mux10~2_combout ;
wire \processador|Reg1|Q[9]~feeder_combout ;
wire \processador|Mux14~3_combout ;
wire \processador|Mux15~6_combout ;
wire \processador|Reg3|Q[9]~feeder_combout ;
wire \processador|Decoder12~2_combout ;
wire \processador|Mux22~3_combout ;
wire \processador|Mux12~0_combout ;
wire \processador|Mux22~5_combout ;
wire \processador|Mux25~2_combout ;
wire \processador|Mux25~3_combout ;
wire \processador|Mux22~7_combout ;
wire \processador|Mux22~6_combout ;
wire \processador|Mux23~2_combout ;
wire \processador|Mux23~4_combout ;
wire \processador|Mux24~2_combout ;
wire \Display6_Tstep_Q|WideOr4~1_combout ;
wire \processador|Mux24~3_combout ;
wire \processador|MUX|MUXOut[7]~30_combout ;
wire \processador|MUX|MUXOut[7]~151_combout ;
wire \processador|MUX|MUXOut[9]~96_combout ;
wire \processador|MUX|MUXOut[9]~97_combout ;
wire \processador|MUX|MUXOut[9]~98_combout ;
wire \processador|MUX|MUXOut[9]~99_combout ;
wire \processador|MUX|MUXOut[9]~100_combout ;
wire \processador|MUX|MUXOut[10]~107_combout ;
wire \processador|MUX|MUXOut[10]~105_combout ;
wire \processador|MUX|MUXOut[10]~106_combout ;
wire \processador|MUX|MUXOut[10]~108_combout ;
wire \processador|Reg7|Add0~20_combout ;
wire \processador|Reg7|Q~11_combout ;
wire \processador|MUX|MUXOut[12]~121_combout ;
wire \processador|MUX|MUXOut[12]~122_combout ;
wire \processador|MUX|MUXOut[12]~123_combout ;
wire \processador|MUX|MUXOut[12]~124_combout ;
wire \processador|Reg7|Add0~24_combout ;
wire \processador|Reg7|Q~13_combout ;
wire \processador|MUX|MUXOut[12]~118_combout ;
wire \processador|MUX|MUXOut[12]~119_combout ;
wire \processador|MUX|MUXOut[12]~120_combout ;
wire \processador|MUX|MUXOut[12]~125_combout ;
wire \processador|MUX|MUXOut[14]~133_combout ;
wire \processador|MUX|MUXOut[14]~134_combout ;
wire \processador|MUX|MUXOut[14]~135_combout ;
wire \processador|MUX|MUXOut[14]~136_combout ;
wire \processador|MUX|MUXOut[14]~139_combout ;
wire \processador|Reg2|Q[14]~feeder_combout ;
wire \processador|Mux13~0_combout ;
wire \processador|MUX|MUXOut[14]~137_combout ;
wire \processador|MUX|MUXOut[14]~138_combout ;
wire \processador|MUX|MUXOut[14]~140_combout ;
wire \processador|MUX|MUXOut[14]~141_combout ;
wire \processador|MUX|MUXOut[13]~126_combout ;
wire \processador|Reg7|Add0~26_combout ;
wire \processador|Reg7|Q~14_combout ;
wire \processador|MUX|MUXOut[13]~127_combout ;
wire \processador|Reg1|Q[13]~feeder_combout ;
wire \processador|MUX|MUXOut[13]~128_combout ;
wire \processador|MUX|MUXOut[13]~129_combout ;
wire \processador|MUX|MUXOut[13]~130_combout ;
wire \processador|MUX|MUXOut[13]~131_combout ;
wire \processador|MUX|MUXOut[13]~132_combout ;
wire \processador|MUX|MUXOut[11]~110_combout ;
wire \processador|Reg4|Q[11]~feeder_combout ;
wire \processador|Reg1|Q[11]~feeder_combout ;
wire \processador|MUX|MUXOut[11]~112_combout ;
wire \processador|MUX|MUXOut[11]~113_combout ;
wire \processador|MUX|MUXOut[11]~114_combout ;
wire \processador|MUX|MUXOut[11]~115_combout ;
wire \processador|MUX|MUXOut[11]~116_combout ;
wire \processador|MUX|MUXOut[10]~101_combout ;
wire \processador|MUX|MUXOut[10]~102_combout ;
wire \processador|MUX|MUXOut[10]~103_combout ;
wire \processador|MUX|MUXOut[10]~104_combout ;
wire \processador|MUX|MUXOut[10]~109_combout ;
wire \processador|Mux20~3_combout ;
wire \processador|Mux20~5_combout ;
wire \processador|MUX|MUXOut[7]~150_combout ;
wire \processador|MUX|MUXOut[8]~85_combout ;
wire \processador|Reg6|Q[8]~feeder_combout ;
wire \processador|MUX|MUXOut[8]~86_combout ;
wire \processador|MUX|MUXOut[8]~87_combout ;
wire \processador|MUX|MUXOut[8]~88_combout ;
wire \processador|Reg1|Q[8]~feeder_combout ;
wire \processador|MUX|MUXOut[8]~89_combout ;
wire \processador|Reg2|Q[8]~feeder_combout ;
wire \processador|MUX|MUXOut[8]~90_combout ;
wire \processador|MUX|MUXOut[8]~91_combout ;
wire \processador|MUX|MUXOut[8]~92_combout ;
wire \processador|MUX|MUXOut[8]~93_combout ;
wire \processador|Mux11~3_combout ;
wire \processador|MUX|MUXOut[7]~80_combout ;
wire \processador|MUX|MUXOut[7]~81_combout ;
wire \processador|MUX|MUXOut[7]~82_combout ;
wire \processador|MUX|MUXOut[7]~83_combout ;
wire \processador|MUX|MUXOut[7]~84_combout ;
wire \processador|Mux9~0_combout ;
wire \processador|MUX|MUXOut[6]~70_combout ;
wire \processador|MUX|MUXOut[6]~71_combout ;
wire \processador|MUX|MUXOut[6]~72_combout ;
wire \processador|MUX|MUXOut[6]~75_combout ;
wire \processador|MUX|MUXOut[6]~73_combout ;
wire \processador|MUX|MUXOut[6]~74_combout ;
wire \processador|MUX|MUXOut[6]~76_combout ;
wire \processador|MUX|MUXOut[6]~77_combout ;
wire \processador|MUX|MUXOut[5]~62_combout ;
wire \processador|Reg1|Q[5]~feeder_combout ;
wire \processador|MUX|MUXOut[5]~64_combout ;
wire \processador|MUX|MUXOut[5]~65_combout ;
wire \processador|MUX|MUXOut[5]~66_combout ;
wire \processador|MUX|MUXOut[5]~67_combout ;
wire \processador|MUX|MUXOut[5]~68_combout ;
wire \processador|Mux19~5_combout ;
wire \processador|Mux19~7_combout ;
wire \processador|Mux19~8_combout ;
wire \processador|Mux21~2_combout ;
wire \processador|Mux21~4_combout ;
wire \processador|MUX|MUXOut[7]~29_combout ;
wire \processador|Reg3|Q[4]~feeder_combout ;
wire \processador|MUX|MUXOut[4]~57_combout ;
wire \processador|MUX|MUXOut[4]~58_combout ;
wire \processador|MUX|MUXOut[4]~59_combout ;
wire \processador|MUX|MUXOut[4]~60_combout ;
wire \processador|Reg7|Add0~8_combout ;
wire \processador|Reg7|Q~5_combout ;
wire \processador|MUX|MUXOut[4]~53_combout ;
wire \processador|Reg5|Q[4]~feeder_combout ;
wire \processador|MUX|MUXOut[4]~54_combout ;
wire \processador|MUX|MUXOut[4]~55_combout ;
wire \processador|MUX|MUXOut[4]~56_combout ;
wire \processador|MUX|MUXOut[4]~61_combout ;
wire \processador|Mux17~0_combout ;
wire \processador|Reg7|Add0~13 ;
wire \processador|Reg7|Add0~14_combout ;
wire \processador|Reg7|Q~8_combout ;
wire \processador|Reg7|Add0~15 ;
wire \processador|Reg7|Add0~16_combout ;
wire \processador|Reg7|Q~9_combout ;
wire \processador|Reg7|Add0~17 ;
wire \processador|Reg7|Add0~18_combout ;
wire \processador|Reg7|Q~10_combout ;
wire \processador|Reg7|Add0~19 ;
wire \processador|Reg7|Add0~21 ;
wire \processador|Reg7|Add0~23 ;
wire \processador|Reg7|Add0~25 ;
wire \processador|Reg7|Add0~27 ;
wire \processador|Reg7|Add0~28_combout ;
wire \processador|Reg7|Q~15_combout ;
wire \processador|Reg7|Add0~29 ;
wire \processador|Reg7|Add0~30_combout ;
wire \processador|Reg7|Q~16_combout ;
wire \processador|MUX|MUXOut[15]~143_combout ;
wire \processador|MUX|MUXOut[15]~144_combout ;
wire \processador|MUX|MUXOut[15]~145_combout ;
wire \processador|MUX|MUXOut[15]~146_combout ;
wire \processador|MUX|MUXOut[15]~147_combout ;
wire \processador|MUX|MUXOut[15]~148_combout ;
wire \processador|ula|ShiftLeft0~2_combout ;
wire \processador|ula|ShiftLeft0~0_combout ;
wire \processador|ula|ShiftLeft0~1_combout ;
wire \processador|ula|ShiftLeft0~3_combout ;
wire \processador|RegA|Q[9]~feeder_combout ;
wire \processador|ula|ShiftRight0~7_combout ;
wire \processador|ula|ShiftRight0~8_combout ;
wire \processador|ula|ShiftRight0~2_combout ;
wire \processador|ula|ShiftRight0~3_combout ;
wire \processador|ula|ShiftRight0~4_combout ;
wire \processador|ula|ShiftRight0~5_combout ;
wire \processador|ula|ShiftRight0~6_combout ;
wire \processador|ula|ShiftRight0~9_combout ;
wire \processador|ula|Mux0~4_combout ;
wire \processador|ula|Mux0~1_combout ;
wire \processador|ula|Mux0~2_combout ;
wire \processador|RegA|Q[8]~feeder_combout ;
wire \processador|ula|LessThan0~1_cout ;
wire \processador|ula|LessThan0~3_cout ;
wire \processador|ula|LessThan0~5_cout ;
wire \processador|ula|LessThan0~7_cout ;
wire \processador|ula|LessThan0~9_cout ;
wire \processador|ula|LessThan0~11_cout ;
wire \processador|ula|LessThan0~13_cout ;
wire \processador|ula|LessThan0~15_cout ;
wire \processador|ula|LessThan0~17_cout ;
wire \processador|ula|LessThan0~19_cout ;
wire \processador|ula|LessThan0~21_cout ;
wire \processador|ula|LessThan0~23_cout ;
wire \processador|ula|LessThan0~25_cout ;
wire \processador|ula|LessThan0~27_cout ;
wire \processador|ula|LessThan0~29_cout ;
wire \processador|ula|LessThan0~30_combout ;
wire \processador|ula|Mux0~3_combout ;
wire \processador|ula|Mux0~5_combout ;
wire \processador|RegG|Q[0]~3_combout ;
wire \processador|RegG|Q[0]~2_combout ;
wire \processador|Mux16~1_combout ;
wire \processador|Mux15~4_combout ;
wire \processador|Mux8~0_combout ;
wire \processador|Reg7|Add0~1 ;
wire \processador|Reg7|Add0~2_combout ;
wire \processador|Reg7|Q~2_combout ;
wire \processador|Reg7|Add0~3 ;
wire \processador|Reg7|Add0~4_combout ;
wire \processador|Reg7|Q~3_combout ;
wire \processador|Reg7|Add0~5 ;
wire \processador|Reg7|Add0~6_combout ;
wire \processador|Reg7|Q~4_combout ;
wire \processador|MUX|MUXOut[3]~47_combout ;
wire \processador|MUX|MUXOut[3]~48_combout ;
wire \processador|MUX|MUXOut[3]~49_combout ;
wire \processador|MUX|MUXOut[3]~50_combout ;
wire \processador|MUX|MUXOut[3]~51_combout ;
wire \processador|MUX|MUXOut[3]~52_combout ;
wire \processador|Mux18~0_combout ;
wire \processador|Mux0~1_combout ;
wire \processador|Write~0_combout ;
wire \processador|Mux18~1_combout ;
wire \processador|Mux18~2_combout ;
wire \processador|MUX|MUXOut[1]~35_combout ;
wire \processador|MUX|MUXOut[2]~38_combout ;
wire \processador|MUX|MUXOut[2]~39_combout ;
wire \processador|MUX|MUXOut[2]~40_combout ;
wire \processador|MUX|MUXOut[2]~43_combout ;
wire \processador|MUX|MUXOut[2]~41_combout ;
wire \processador|MUX|MUXOut[2]~42_combout ;
wire \processador|MUX|MUXOut[2]~44_combout ;
wire \processador|MUX|MUXOut[2]~45_combout ;
wire \processador|MUX|MUXOut[1]~26_combout ;
wire \processador|MUX|MUXOut[1]~31_combout ;
wire \processador|MUX|MUXOut[1]~32_combout ;
wire \processador|MUX|MUXOut[1]~33_combout ;
wire \processador|MUX|MUXOut[1]~34_combout ;
wire \processador|MUX|MUXOut[1]~36_combout ;
wire \processador|RegADOut|Q[1]~feeder_combout ;
wire \processador|WideOr1~0_combout ;
wire \processador|Mux26~0_combout ;
wire \processador|WideOr36~0_combout ;
wire \processador|Mux16~0_combout ;
wire \processador|Mux16~2_combout ;
wire \processador|Mux16~3_combout ;
wire \processador|Tstep|Q~2_combout ;
wire \processador|Tstep|Q~1_combout ;
wire \processador|Mux23~5_combout ;
wire \processador|Mux22~2_combout ;
wire \processador|Mux19~9_combout ;
wire \processador|Mux22~4_combout ;
wire \processador|RegX|Decoder0~0_combout ;
wire \processador|Mux20~4_combout ;
wire \processador|Mux21~3_combout ;
wire \processador|MUX|MUXOut[15]~20_combout ;
wire \processador|MUX|MUXOut[15]~21_combout ;
wire \processador|MUX|MUXOut[15]~22_combout ;
wire \processador|Mux19~10_combout ;
wire \processador|MUX|MUXOut[15]~23_combout ;
wire \processador|GOut~0_combout ;
wire \processador|Mux25~4_combout ;
wire \processador|Mux15~2_combout ;
wire \processador|Mux25~5_combout ;
wire \processador|MUX|MUXOut[15]~12_combout ;
wire \processador|MUX|MUXOut[15]~24_combout ;
wire \processador|MUX|MUXOut[15]~149_combout ;
wire \processador|MUX|MUXOut[15]~25_combout ;
wire \processador|MUX|MUXOut[15]~25clkctrl_outclk ;
wire \processador|Mux18~3_combout ;
wire \processador|MUX|MUXOut[0]~6_combout ;
wire \processador|MUX|MUXOut[0]~16_combout ;
wire \processador|MUX|MUXOut[0]~17_combout ;
wire \processador|Mux24~4_combout ;
wire \processador|Mux25~6_combout ;
wire \processador|MUX|MUXOut[0]~7_combout ;
wire \processador|MUX|MUXOut[0]~8_combout ;
wire \processador|Reg1|Q[0]~feeder_combout ;
wire \processador|MUX|MUXOut[0]~9_combout ;
wire \processador|MUX|MUXOut[0]~10_combout ;
wire \processador|MUX|MUXOut[0]~11_combout ;
wire \processador|MUX|MUXOut[0]~18_combout ;
wire \processador|MUX|MUXOut[0]~19_combout ;
wire \processador|Write~1_combout ;
wire \processador|Write~2_combout ;
wire \Display0_DIN|WideOr6~0_combout ;
wire \Display0_DIN|WideOr5~0_combout ;
wire \Display0_DIN|WideOr4~0_combout ;
wire \Display0_DIN|WideOr3~0_combout ;
wire \Display0_DIN|WideOr2~0_combout ;
wire \Display0_DIN|WideOr1~0_combout ;
wire \Display0_DIN|WideOr0~0_combout ;
wire \Display1_DIN|WideOr6~0_combout ;
wire \Display1_DIN|WideOr5~0_combout ;
wire \Display1_DIN|WideOr4~0_combout ;
wire \Display1_DIN|WideOr3~0_combout ;
wire \Display1_DIN|WideOr2~0_combout ;
wire \Display1_DIN|WideOr1~0_combout ;
wire \Display1_DIN|WideOr0~0_combout ;
wire \Display2_DIN|WideOr6~0_combout ;
wire \Display2_DIN|WideOr5~0_combout ;
wire \Display2_DIN|WideOr4~0_combout ;
wire \Display2_DIN|WideOr3~0_combout ;
wire \Display2_DIN|WideOr2~0_combout ;
wire \Display2_DIN|WideOr1~0_combout ;
wire \Display2_DIN|WideOr0~0_combout ;
wire \Display3_DIN|WideOr6~0_combout ;
wire \Display3_DIN|WideOr5~0_combout ;
wire \Display3_DIN|WideOr4~0_combout ;
wire \Display3_DIN|WideOr3~0_combout ;
wire \Display3_DIN|WideOr2~0_combout ;
wire \Display3_DIN|WideOr1~0_combout ;
wire \Display3_DIN|WideOr0~0_combout ;
wire \Display4_AddressOut|WideOr6~0_combout ;
wire \Display4_AddressOut|WideOr5~0_combout ;
wire \Display4_AddressOut|WideOr4~0_combout ;
wire \Display4_AddressOut|WideOr3~0_combout ;
wire \Display4_AddressOut|WideOr2~0_combout ;
wire \Display4_AddressOut|WideOr1~0_combout ;
wire \Display4_AddressOut|WideOr0~0_combout ;
wire \Display5_AddressOut|WideOr6~0_combout ;
wire \Display5_AddressOut|WideOr5~0_combout ;
wire \Display5_AddressOut|WideOr4~0_combout ;
wire \Display5_AddressOut|WideOr3~0_combout ;
wire \Display5_AddressOut|WideOr2~0_combout ;
wire \Display5_AddressOut|WideOr1~0_combout ;
wire \Display5_AddressOut|WideOr0~0_combout ;
wire \Display6_Tstep_Q|WideOr6~0_combout ;
wire \Display6_Tstep_Q|WideOr5~0_combout ;
wire \Display6_Tstep_Q|WideOr4~0_combout ;
wire \Display6_Tstep_Q|WideOr3~0_combout ;
wire \processador|Decoder12~1_combout ;
wire \Display6_Tstep_Q|WideOr1~0_combout ;
wire \Display6_Tstep_Q|WideOr0~0_combout ;
wire \Display7_BusWires|WideOr6~0_combout ;
wire \Display7_BusWires|WideOr5~0_combout ;
wire \Display7_BusWires|WideOr4~0_combout ;
wire \Display7_BusWires|WideOr3~0_combout ;
wire \Display7_BusWires|WideOr2~0_combout ;
wire \Display7_BusWires|WideOr1~0_combout ;
wire \Display7_BusWires|WideOr0~0_combout ;
wire [15:0] \processador|Reg1|Q ;
wire [15:0] \processador|Reg2|Q ;
wire [15:0] \processador|Reg3|Q ;
wire [15:0] \processador|Reg4|Q ;
wire [15:0] \processador|Reg5|Q ;
wire [15:0] \processador|Reg6|Q ;
wire [15:0] \processador|RegA|Q ;
wire [15:0] \processador|RegG|Q ;
wire [15:0] \processador|Reg7|Q ;
wire [15:0] \processador|RegDOUT|Q ;
wire [15:0] \memoria|altsyncram_component|auto_generated|q_a ;
wire [15:0] \processador|ula|ResultadoULA ;
wire [15:0] \processador|MUX|MUXOut ;
wire [15:0] \processador|RegADOut|Q ;
wire [15:0] \processador|Reg0|Q ;
wire [17:0] \SW~combout ;
wire [2:0] \processador|Tstep|Q ;
wire [9:0] \processador|RegI|IR ;
wire [3:0] \KEY~combout ;

wire [15:0] \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \memoria|altsyncram_component|auto_generated|q_a [0] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memoria|altsyncram_component|auto_generated|q_a [1] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memoria|altsyncram_component|auto_generated|q_a [2] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memoria|altsyncram_component|auto_generated|q_a [3] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memoria|altsyncram_component|auto_generated|q_a [4] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memoria|altsyncram_component|auto_generated|q_a [5] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memoria|altsyncram_component|auto_generated|q_a [6] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memoria|altsyncram_component|auto_generated|q_a [7] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memoria|altsyncram_component|auto_generated|q_a [8] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memoria|altsyncram_component|auto_generated|q_a [9] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memoria|altsyncram_component|auto_generated|q_a [10] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memoria|altsyncram_component|auto_generated|q_a [11] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \memoria|altsyncram_component|auto_generated|q_a [12] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \memoria|altsyncram_component|auto_generated|q_a [13] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \memoria|altsyncram_component|auto_generated|q_a [14] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \memoria|altsyncram_component|auto_generated|q_a [15] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: LCCOMB_X50_Y31_N0
cycloneii_lcell_comb \processador|Reg7|Add0~0 (
// Equation(s):
// \processador|Reg7|Add0~0_combout  = \processador|Reg7|Q [0] $ (VCC)
// \processador|Reg7|Add0~1  = CARRY(\processador|Reg7|Q [0])

	.dataa(\processador|Reg7|Q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|Reg7|Add0~0_combout ),
	.cout(\processador|Reg7|Add0~1 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~0 .lut_mask = 16'h55AA;
defparam \processador|Reg7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneii_lcell_comb \processador|Reg7|Add0~22 (
// Equation(s):
// \processador|Reg7|Add0~22_combout  = (\processador|Reg7|Q [11] & (!\processador|Reg7|Add0~21 )) # (!\processador|Reg7|Q [11] & ((\processador|Reg7|Add0~21 ) # (GND)))
// \processador|Reg7|Add0~23  = CARRY((!\processador|Reg7|Add0~21 ) # (!\processador|Reg7|Q [11]))

	.dataa(\processador|Reg7|Q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~21 ),
	.combout(\processador|Reg7|Add0~22_combout ),
	.cout(\processador|Reg7|Add0~23 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~22 .lut_mask = 16'h5A5F;
defparam \processador|Reg7|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneii_lcell_comb \processador|Mux19~3 (
// Equation(s):
// \processador|Mux19~3_combout  = (\processador|RegI|IR [8] & (\processador|Tstep|Q [0] & ((\processador|RegI|IR [6]) # (\processador|RegI|IR [7])))) # (!\processador|RegI|IR [8] & (((!\processador|Tstep|Q [0]))))

	.dataa(\processador|RegI|IR [8]),
	.datab(\processador|RegI|IR [6]),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|RegI|IR [7]),
	.cin(gnd),
	.combout(\processador|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~3 .lut_mask = 16'hA585;
defparam \processador|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneii_lcell_comb \processador|Mux19~6 (
// Equation(s):
// \processador|Mux19~6_combout  = (\processador|RegI|IR [4] & (!\processador|RegI|IR [3] & (\processador|RegI|IR [5] & !\processador|Mux19~2_combout )))

	.dataa(\processador|RegI|IR [4]),
	.datab(\processador|RegI|IR [3]),
	.datac(\processador|RegI|IR [5]),
	.datad(\processador|Mux19~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~6 .lut_mask = 16'h0020;
defparam \processador|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
cycloneii_lcell_comb \processador|Mux11~2 (
// Equation(s):
// \processador|Mux11~2_combout  = (!\processador|RegI|IR [4] & \processador|RegI|IR [5])

	.dataa(vcc),
	.datab(\processador|RegI|IR [4]),
	.datac(vcc),
	.datad(\processador|RegI|IR [5]),
	.cin(gnd),
	.combout(\processador|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux11~2 .lut_mask = 16'h3300;
defparam \processador|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N5
cycloneii_lcell_ff \processador|Reg3|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [0]));

// Location: LCCOMB_X47_Y27_N24
cycloneii_lcell_comb \processador|Mux23~3 (
// Equation(s):
// \processador|Mux23~3_combout  = (!\processador|RegI|IR [5] & (\processador|RegI|IR [4] & (!\processador|Mux19~2_combout  & !\processador|RegI|IR [3])))

	.dataa(\processador|RegI|IR [5]),
	.datab(\processador|RegI|IR [4]),
	.datac(\processador|Mux19~2_combout ),
	.datad(\processador|RegI|IR [3]),
	.cin(gnd),
	.combout(\processador|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~3 .lut_mask = 16'h0004;
defparam \processador|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N30
cycloneii_lcell_comb \processador|Mux14~2 (
// Equation(s):
// \processador|Mux14~2_combout  = (!\processador|RegI|IR [5] & \processador|RegI|IR [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|RegI|IR [5]),
	.datad(\processador|RegI|IR [3]),
	.cin(gnd),
	.combout(\processador|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux14~2 .lut_mask = 16'h0F00;
defparam \processador|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneii_lcell_comb \processador|Mux0~0 (
// Equation(s):
// \processador|Mux0~0_combout  = (\processador|RegI|IR [0] & (\processador|RegI|IR [1] & \processador|RegI|IR [2]))

	.dataa(vcc),
	.datab(\processador|RegI|IR [0]),
	.datac(\processador|RegI|IR [1]),
	.datad(\processador|RegI|IR [2]),
	.cin(gnd),
	.combout(\processador|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux0~0 .lut_mask = 16'hC000;
defparam \processador|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
cycloneii_lcell_comb \processador|Mux0~2 (
// Equation(s):
// \processador|Mux0~2_combout  = (\processador|RegI|IR [9] & (((!\processador|RegI|IR [6]) # (!\processador|RegI|IR [7])))) # (!\processador|RegI|IR [9] & (((!\processador|RegI|IR [7] & !\processador|RegI|IR [6])) # (!\processador|RegI|IR [8])))

	.dataa(\processador|RegI|IR [8]),
	.datab(\processador|RegI|IR [7]),
	.datac(\processador|RegI|IR [6]),
	.datad(\processador|RegI|IR [9]),
	.cin(gnd),
	.combout(\processador|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux0~2 .lut_mask = 16'h3F57;
defparam \processador|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneii_lcell_comb \processador|RegX|Decoder0~1 (
// Equation(s):
// \processador|RegX|Decoder0~1_combout  = (\processador|RegI|IR [4] & (\processador|RegI|IR [5] & \processador|RegI|IR [3]))

	.dataa(vcc),
	.datab(\processador|RegI|IR [4]),
	.datac(\processador|RegI|IR [5]),
	.datad(\processador|RegI|IR [3]),
	.cin(gnd),
	.combout(\processador|RegX|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegX|Decoder0~1 .lut_mask = 16'hC000;
defparam \processador|RegX|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneii_lcell_comb \processador|Mux0~3 (
// Equation(s):
// \processador|Mux0~3_combout  = (\processador|RegI|IR [8] & ((\processador|RegX|Decoder0~1_combout ) # ((\processador|Mux0~2_combout )))) # (!\processador|RegI|IR [8] & (\processador|Mux0~0_combout  & ((\processador|RegX|Decoder0~1_combout ) # 
// (\processador|Mux0~2_combout ))))

	.dataa(\processador|RegI|IR [8]),
	.datab(\processador|RegX|Decoder0~1_combout ),
	.datac(\processador|Mux0~0_combout ),
	.datad(\processador|Mux0~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux0~3 .lut_mask = 16'hFAC8;
defparam \processador|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N12
cycloneii_lcell_comb \processador|Mux0~4 (
// Equation(s):
// \processador|Mux0~4_combout  = (\processador|RegI|IR [9] & (\processador|Mux0~2_combout  & ((\processador|Mux0~1_combout )))) # (!\processador|RegI|IR [9] & (((\processador|Mux0~3_combout ))))

	.dataa(\processador|Mux0~2_combout ),
	.datab(\processador|Mux0~3_combout ),
	.datac(\processador|Mux0~1_combout ),
	.datad(\processador|RegI|IR [9]),
	.cin(gnd),
	.combout(\processador|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux0~4 .lut_mask = 16'hA0CC;
defparam \processador|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~13 (
// Equation(s):
// \processador|MUX|MUXOut[15]~13_combout  = (\processador|Mux20~4_combout  & !\processador|Mux21~3_combout )

	.dataa(vcc),
	.datab(\processador|Mux20~4_combout ),
	.datac(vcc),
	.datad(\processador|Mux21~3_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~13 .lut_mask = 16'h00CC;
defparam \processador|MUX|MUXOut[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N13
cycloneii_lcell_ff \processador|Reg6|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [0]));

// Location: LCFF_X47_Y29_N9
cycloneii_lcell_ff \processador|Reg4|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg4|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [0]));

// Location: LCFF_X50_Y27_N11
cycloneii_lcell_ff \processador|Reg5|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [0]));

// Location: LCCOMB_X50_Y27_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~14 (
// Equation(s):
// \processador|MUX|MUXOut[0]~14_combout  = (\processador|Mux20~4_combout  & (\processador|Reg4|Q [0] & ((\processador|Mux21~3_combout )))) # (!\processador|Mux20~4_combout  & (((\processador|Reg5|Q [0] & !\processador|Mux21~3_combout ))))

	.dataa(\processador|Reg4|Q [0]),
	.datab(\processador|Mux20~4_combout ),
	.datac(\processador|Reg5|Q [0]),
	.datad(\processador|Mux21~3_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~14 .lut_mask = 16'h8830;
defparam \processador|MUX|MUXOut[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~15 (
// Equation(s):
// \processador|MUX|MUXOut[0]~15_combout  = (\processador|Mux19~10_combout  & (\processador|MUX|MUXOut[15]~13_combout  & (\processador|Reg6|Q [0]))) # (!\processador|Mux19~10_combout  & (((\processador|MUX|MUXOut[0]~14_combout ))))

	.dataa(\processador|Mux19~10_combout ),
	.datab(\processador|MUX|MUXOut[15]~13_combout ),
	.datac(\processador|Reg6|Q [0]),
	.datad(\processador|MUX|MUXOut[0]~14_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~15 .lut_mask = 16'hD580;
defparam \processador|MUX|MUXOut[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N1
cycloneii_lcell_ff \processador|Reg7|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [0]));

// Location: LCCOMB_X48_Y29_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[1]~28 (
// Equation(s):
// \processador|MUX|MUXOut[1]~28_combout  = (\processador|Reg7|Q [1] & \processador|MUX|MUXOut[1]~27_combout )

	.dataa(\processador|Reg7|Q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[1]~27_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[1]~28 .lut_mask = 16'hAA00;
defparam \processador|MUX|MUXOut[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N27
cycloneii_lcell_ff \processador|Reg3|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [1]));

// Location: LCFF_X49_Y29_N1
cycloneii_lcell_ff \processador|Reg6|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [1]));

// Location: LCCOMB_X47_Y28_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[2]~37 (
// Equation(s):
// \processador|MUX|MUXOut[2]~37_combout  = (\processador|Tstep|Q [2] & (\processador|DINOut~0_combout  & (\processador|Decoder12~0_combout  & \memoria|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\processador|Decoder12~0_combout ),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[2]~37 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N15
cycloneii_lcell_ff \processador|Reg2|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [2]));

// Location: LCCOMB_X51_Y28_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[3]~46 (
// Equation(s):
// \processador|MUX|MUXOut[3]~46_combout  = (\processador|Tstep|Q [2] & (\processador|DINOut~0_combout  & (\processador|Decoder12~0_combout  & \memoria|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\processador|Decoder12~0_combout ),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[3]~46 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N13
cycloneii_lcell_ff \processador|Reg4|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg4|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [3]));

// Location: LCFF_X47_Y26_N9
cycloneii_lcell_ff \processador|Reg1|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [3]));

// Location: LCFF_X47_Y30_N7
cycloneii_lcell_ff \processador|Reg3|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [3]));

// Location: LCFF_X51_Y27_N11
cycloneii_lcell_ff \processador|Reg2|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [4]));

// Location: LCFF_X48_Y31_N11
cycloneii_lcell_ff \processador|Reg1|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [4]));

// Location: LCFF_X47_Y30_N15
cycloneii_lcell_ff \processador|Reg3|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [5]));

// Location: LCFF_X49_Y29_N31
cycloneii_lcell_ff \processador|Reg6|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [5]));

// Location: LCFF_X48_Y26_N7
cycloneii_lcell_ff \processador|Reg2|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [6]));

// Location: LCFF_X47_Y30_N25
cycloneii_lcell_ff \processador|Reg3|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [6]));

// Location: LCFF_X47_Y30_N31
cycloneii_lcell_ff \processador|Reg3|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [7]));

// Location: LCFF_X49_Y29_N11
cycloneii_lcell_ff \processador|Reg6|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg6|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [7]));

// Location: LCFF_X48_Y31_N9
cycloneii_lcell_ff \processador|Reg0|Q[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg0|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [8]));

// Location: LCFF_X46_Y28_N31
cycloneii_lcell_ff \processador|Reg3|Q[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [8]));

// Location: LCCOMB_X48_Y29_N24
cycloneii_lcell_comb \processador|MUX|MUXOut[9]~95 (
// Equation(s):
// \processador|MUX|MUXOut[9]~95_combout  = (\processador|Reg7|Q [9] & \processador|MUX|MUXOut[1]~27_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|Reg7|Q [9]),
	.datad(\processador|MUX|MUXOut[1]~27_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[9]~95_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[9]~95 .lut_mask = 16'hF000;
defparam \processador|MUX|MUXOut[9]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N31
cycloneii_lcell_ff \processador|Reg2|Q[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg2|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [9]));

// Location: LCFF_X49_Y29_N23
cycloneii_lcell_ff \processador|Reg6|Q[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg6|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [9]));

// Location: LCFF_X48_Y26_N17
cycloneii_lcell_ff \processador|Reg2|Q[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg2|Q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [10]));

// Location: LCFF_X49_Y31_N21
cycloneii_lcell_ff \processador|Reg7|Q[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [11]));

// Location: LCCOMB_X49_Y30_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[11]~111 (
// Equation(s):
// \processador|MUX|MUXOut[11]~111_combout  = (\processador|MUX|MUXOut[1]~27_combout  & \processador|Reg7|Q [11])

	.dataa(\processador|MUX|MUXOut[1]~27_combout ),
	.datab(\processador|Reg7|Q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[11]~111_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[11]~111 .lut_mask = 16'h8888;
defparam \processador|MUX|MUXOut[11]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N29
cycloneii_lcell_ff \processador|Reg3|Q[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [11]));

// Location: LCFF_X48_Y30_N29
cycloneii_lcell_ff \processador|Reg6|Q[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [11]));

// Location: LCCOMB_X51_Y28_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[12]~117 (
// Equation(s):
// \processador|MUX|MUXOut[12]~117_combout  = (\processador|Tstep|Q [2] & (\processador|DINOut~0_combout  & (\memoria|altsyncram_component|auto_generated|q_a [12] & \processador|Decoder12~0_combout )))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [12]),
	.datad(\processador|Decoder12~0_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[12]~117_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[12]~117 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[12]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N5
cycloneii_lcell_ff \processador|Reg2|Q[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg2|Q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [12]));

// Location: LCFF_X47_Y29_N19
cycloneii_lcell_ff \processador|Reg4|Q[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [13]));

// Location: LCFF_X47_Y29_N5
cycloneii_lcell_ff \processador|Reg5|Q[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [13]));

// Location: LCFF_X47_Y30_N9
cycloneii_lcell_ff \processador|Reg3|Q[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|Q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [13]));

// Location: LCFF_X47_Y28_N25
cycloneii_lcell_ff \processador|Reg5|Q[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [14]));

// Location: LCFF_X48_Y31_N15
cycloneii_lcell_ff \processador|Reg0|Q[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg0|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [14]));

// Location: LCFF_X48_Y31_N31
cycloneii_lcell_ff \processador|Reg1|Q[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [15]));

// Location: LCFF_X47_Y30_N17
cycloneii_lcell_ff \processador|Reg3|Q[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [15]));

// Location: LCFF_X47_Y31_N17
cycloneii_lcell_ff \processador|Reg6|Q[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [15]));

// Location: LCCOMB_X49_Y31_N0
cycloneii_lcell_comb \processador|Reg7|Q~0 (
// Equation(s):
// \processador|Reg7|Q~0_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [0])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & ((\processador|Reg7|Add0~0_combout ))))

	.dataa(\processador|Mux8~0_combout ),
	.datab(\processador|Mux17~0_combout ),
	.datac(\processador|MUX|MUXOut [0]),
	.datad(\processador|Reg7|Add0~0_combout ),
	.cin(gnd),
	.combout(\processador|Reg7|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~0 .lut_mask = 16'hB1A0;
defparam \processador|Reg7|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneii_lcell_comb \processador|Reg7|Q~12 (
// Equation(s):
// \processador|Reg7|Q~12_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [11])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & (\processador|Reg7|Add0~22_combout )))

	.dataa(\processador|Mux17~0_combout ),
	.datab(\processador|Reg7|Add0~22_combout ),
	.datac(\processador|Mux8~0_combout ),
	.datad(\processador|MUX|MUXOut [11]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~12 .lut_mask = 16'hF404;
defparam \processador|Reg7|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneii_lcell_comb \processador|comb (
// Equation(s):
// \processador|comb~combout  = LCELL((\SW~combout [17] & \KEY~combout [1]))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\processador|comb~combout ),
	.cout());
// synopsys translate_off
defparam \processador|comb .lut_mask = 16'hAA00;
defparam \processador|comb .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N25
cycloneii_lcell_ff \processador|RegA|Q[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegA|Q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [13]));

// Location: LCFF_X50_Y28_N25
cycloneii_lcell_ff \processador|RegA|Q[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [12]));

// Location: LCFF_X49_Y29_N17
cycloneii_lcell_ff \processador|RegA|Q[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [10]));

// Location: LCFF_X50_Y28_N5
cycloneii_lcell_ff \processador|RegA|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [2]));

// Location: LCCOMB_X49_Y29_N26
cycloneii_lcell_comb \processador|ula|ShiftRight0~0 (
// Equation(s):
// \processador|ula|ShiftRight0~0_combout  = (\processador|MUX|MUXOut [2] & (((\processador|RegA|Q [12]) # (\processador|MUX|MUXOut [1])))) # (!\processador|MUX|MUXOut [2] & (\processador|RegA|Q [8] & ((!\processador|MUX|MUXOut [1]))))

	.dataa(\processador|RegA|Q [8]),
	.datab(\processador|RegA|Q [12]),
	.datac(\processador|MUX|MUXOut [2]),
	.datad(\processador|MUX|MUXOut [1]),
	.cin(gnd),
	.combout(\processador|ula|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftRight0~0 .lut_mask = 16'hF0CA;
defparam \processador|ula|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneii_lcell_comb \processador|ula|ShiftRight0~1 (
// Equation(s):
// \processador|ula|ShiftRight0~1_combout  = (\processador|MUX|MUXOut [1] & ((\processador|ula|ShiftRight0~0_combout  & (\processador|RegA|Q [14])) # (!\processador|ula|ShiftRight0~0_combout  & ((\processador|RegA|Q [10]))))) # (!\processador|MUX|MUXOut [1] 
// & (((\processador|ula|ShiftRight0~0_combout ))))

	.dataa(\processador|MUX|MUXOut [1]),
	.datab(\processador|RegA|Q [14]),
	.datac(\processador|RegA|Q [10]),
	.datad(\processador|ula|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\processador|ula|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftRight0~1 .lut_mask = 16'hDDA0;
defparam \processador|ula|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneii_lcell_comb \processador|Reg4|Q[0]~feeder (
// Equation(s):
// \processador|Reg4|Q[0]~feeder_combout  = \processador|MUX|MUXOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [0]),
	.cin(gnd),
	.combout(\processador|Reg4|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg4|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg4|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
cycloneii_lcell_comb \processador|Reg3|Q[0]~feeder (
// Equation(s):
// \processador|Reg3|Q[0]~feeder_combout  = \processador|MUX|MUXOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [0]),
	.cin(gnd),
	.combout(\processador|Reg3|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
cycloneii_lcell_comb \processador|Reg3|Q[1]~feeder (
// Equation(s):
// \processador|Reg3|Q[1]~feeder_combout  = \processador|MUX|MUXOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [1]),
	.cin(gnd),
	.combout(\processador|Reg3|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
cycloneii_lcell_comb \processador|Reg1|Q[3]~feeder (
// Equation(s):
// \processador|Reg1|Q[3]~feeder_combout  = \processador|MUX|MUXOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [3]),
	.cin(gnd),
	.combout(\processador|Reg1|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneii_lcell_comb \processador|Reg4|Q[3]~feeder (
// Equation(s):
// \processador|Reg4|Q[3]~feeder_combout  = \processador|MUX|MUXOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [3]),
	.cin(gnd),
	.combout(\processador|Reg4|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg4|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg4|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
cycloneii_lcell_comb \processador|Reg3|Q[3]~feeder (
// Equation(s):
// \processador|Reg3|Q[3]~feeder_combout  = \processador|MUX|MUXOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [3]),
	.cin(gnd),
	.combout(\processador|Reg3|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
cycloneii_lcell_comb \processador|Reg3|Q[5]~feeder (
// Equation(s):
// \processador|Reg3|Q[5]~feeder_combout  = \processador|MUX|MUXOut [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [5]),
	.cin(gnd),
	.combout(\processador|Reg3|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneii_lcell_comb \processador|Reg6|Q[7]~feeder (
// Equation(s):
// \processador|Reg6|Q[7]~feeder_combout  = \processador|MUX|MUXOut [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [7]),
	.cin(gnd),
	.combout(\processador|Reg6|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg6|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg6|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
cycloneii_lcell_comb \processador|Reg3|Q[7]~feeder (
// Equation(s):
// \processador|Reg3|Q[7]~feeder_combout  = \processador|MUX|MUXOut [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [7]),
	.cin(gnd),
	.combout(\processador|Reg3|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
cycloneii_lcell_comb \processador|Reg3|Q[8]~feeder (
// Equation(s):
// \processador|Reg3|Q[8]~feeder_combout  = \processador|MUX|MUXOut [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [8]),
	.cin(gnd),
	.combout(\processador|Reg3|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneii_lcell_comb \processador|Reg0|Q[8]~feeder (
// Equation(s):
// \processador|Reg0|Q[8]~feeder_combout  = \processador|MUX|MUXOut [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [8]),
	.cin(gnd),
	.combout(\processador|Reg0|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg0|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg0|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneii_lcell_comb \processador|Reg6|Q[9]~feeder (
// Equation(s):
// \processador|Reg6|Q[9]~feeder_combout  = \processador|MUX|MUXOut [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [9]),
	.cin(gnd),
	.combout(\processador|Reg6|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg6|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg6|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneii_lcell_comb \processador|Reg2|Q[9]~feeder (
// Equation(s):
// \processador|Reg2|Q[9]~feeder_combout  = \processador|MUX|MUXOut [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [9]),
	.cin(gnd),
	.combout(\processador|Reg2|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg2|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg2|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N16
cycloneii_lcell_comb \processador|Reg2|Q[10]~feeder (
// Equation(s):
// \processador|Reg2|Q[10]~feeder_combout  = \processador|MUX|MUXOut [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [10]),
	.cin(gnd),
	.combout(\processador|Reg2|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg2|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg2|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneii_lcell_comb \processador|Reg2|Q[12]~feeder (
// Equation(s):
// \processador|Reg2|Q[12]~feeder_combout  = \processador|MUX|MUXOut [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [12]),
	.cin(gnd),
	.combout(\processador|Reg2|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg2|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg2|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
cycloneii_lcell_comb \processador|Reg3|Q[13]~feeder (
// Equation(s):
// \processador|Reg3|Q[13]~feeder_combout  = \processador|MUX|MUXOut [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [13]),
	.cin(gnd),
	.combout(\processador|Reg3|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneii_lcell_comb \processador|RegA|Q[13]~feeder (
// Equation(s):
// \processador|RegA|Q[13]~feeder_combout  = \processador|MUX|MUXOut [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [13]),
	.cin(gnd),
	.combout(\processador|RegA|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegA|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegA|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneii_lcell_comb \processador|Reg0|Q[14]~feeder (
// Equation(s):
// \processador|Reg0|Q[14]~feeder_combout  = \processador|MUX|MUXOut [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [14]),
	.cin(gnd),
	.combout(\processador|Reg0|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg0|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg0|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \KEY[1]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY~combout [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY[1]~clkctrl .clock_type = "global clock";
defparam \KEY[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X50_Y29_N29
cycloneii_lcell_ff \processador|RegDOUT|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [0]));

// Location: LCCOMB_X49_Y27_N24
cycloneii_lcell_comb \processador|Tstep|Q~0 (
// Equation(s):
// \processador|Tstep|Q~0_combout  = (!\KEY~combout [0] & (!\processador|Mux16~3_combout  & (\processador|Decoder12~0_combout  $ (\processador|Tstep|Q [2]))))

	.dataa(\processador|Decoder12~0_combout ),
	.datab(\KEY~combout [0]),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Mux16~3_combout ),
	.cin(gnd),
	.combout(\processador|Tstep|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Tstep|Q~0 .lut_mask = 16'h0012;
defparam \processador|Tstep|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N25
cycloneii_lcell_ff \processador|Tstep|Q[2] (
	.clk(\processador|comb~combout ),
	.datain(\processador|Tstep|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Tstep|Q [2]));

// Location: LCCOMB_X49_Y27_N10
cycloneii_lcell_comb \processador|Decoder12~0 (
// Equation(s):
// \processador|Decoder12~0_combout  = (\processador|Tstep|Q [0] & \processador|Tstep|Q [1])

	.dataa(vcc),
	.datab(\processador|Tstep|Q [0]),
	.datac(vcc),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|Decoder12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Decoder12~0 .lut_mask = 16'hCC00;
defparam \processador|Decoder12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneii_lcell_comb \processador|DINOut~1 (
// Equation(s):
// \processador|DINOut~1_combout  = (\processador|DINOut~0_combout  & (\processador|Tstep|Q [0] & (\processador|Tstep|Q [2] & \processador|Tstep|Q [1])))

	.dataa(\processador|DINOut~0_combout ),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|DINOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|DINOut~1 .lut_mask = 16'h8000;
defparam \processador|DINOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneii_lcell_comb \processador|DINOut~0 (
// Equation(s):
// \processador|DINOut~0_combout  = (!\processador|RegI|IR [7] & (!\processador|RegI|IR [9] & !\processador|RegI|IR [6]))

	.dataa(vcc),
	.datab(\processador|RegI|IR [7]),
	.datac(\processador|RegI|IR [9]),
	.datad(\processador|RegI|IR [6]),
	.cin(gnd),
	.combout(\processador|DINOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|DINOut~0 .lut_mask = 16'h0003;
defparam \processador|DINOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneii_lcell_comb \processador|Mux15~3 (
// Equation(s):
// \processador|Mux15~3_combout  = (\processador|Tstep|Q [1] & ((\processador|Tstep|Q [0] & ((\processador|DINOut~0_combout ))) # (!\processador|Tstep|Q [0] & (\processador|Mux18~0_combout ))))

	.dataa(\processador|Tstep|Q [1]),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|Mux18~0_combout ),
	.datad(\processador|DINOut~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~3 .lut_mask = 16'hA820;
defparam \processador|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneii_lcell_comb \processador|AIn~2 (
// Equation(s):
// \processador|AIn~2_combout  = (\processador|Tstep|Q [2] & (!\processador|Tstep|Q [0] & (\processador|Mux18~0_combout  & !\processador|Tstep|Q [1])))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|Mux18~0_combout ),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|AIn~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|AIn~2 .lut_mask = 16'h0020;
defparam \processador|AIn~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N25
cycloneii_lcell_ff \processador|RegA|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [0]));

// Location: LCCOMB_X48_Y28_N22
cycloneii_lcell_comb \processador|ula|Mux0~0 (
// Equation(s):
// \processador|ula|Mux0~0_combout  = (\processador|RegI|IR [8] & (\processador|RegA|Q [0] $ (\processador|MUX|MUXOut [0])))

	.dataa(\processador|RegI|IR [8]),
	.datab(\processador|RegA|Q [0]),
	.datac(\processador|MUX|MUXOut [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|ula|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|Mux0~0 .lut_mask = 16'h2828;
defparam \processador|ula|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N22
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~142 (
// Equation(s):
// \processador|MUX|MUXOut[15]~142_combout  = (\memoria|altsyncram_component|auto_generated|q_a [15] & (\processador|DINOut~0_combout  & (\processador|Tstep|Q [2] & \processador|Decoder12~0_combout )))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [15]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Decoder12~0_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~142_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~142 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[15]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N14
cycloneii_lcell_comb \processador|Mux19~2 (
// Equation(s):
// \processador|Mux19~2_combout  = (\processador|RegI|IR [9] & (\processador|Tstep|Q [0] & ((!\processador|RegI|IR [6]) # (!\processador|RegI|IR [7])))) # (!\processador|RegI|IR [9] & (!\processador|Tstep|Q [0] & (!\processador|RegI|IR [7] & 
// !\processador|RegI|IR [6])))

	.dataa(\processador|RegI|IR [9]),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|RegI|IR [7]),
	.datad(\processador|RegI|IR [6]),
	.cin(gnd),
	.combout(\processador|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~2 .lut_mask = 16'h0889;
defparam \processador|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
cycloneii_lcell_comb \processador|Mux19~4 (
// Equation(s):
// \processador|Mux19~4_combout  = (\processador|Mux19~3_combout  & (((\processador|Mux19~2_combout  & !\processador|RegI|IR [8])) # (!\processador|RegI|IR [9]))) # (!\processador|Mux19~3_combout  & (\processador|Mux19~2_combout  & (!\processador|RegI|IR 
// [8])))

	.dataa(\processador|Mux19~3_combout ),
	.datab(\processador|Mux19~2_combout ),
	.datac(\processador|RegI|IR [8]),
	.datad(\processador|RegI|IR [9]),
	.cin(gnd),
	.combout(\processador|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~4 .lut_mask = 16'h0CAE;
defparam \processador|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N11
cycloneii_lcell_ff \processador|RegDOUT|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [1]));

// Location: LCFF_X48_Y28_N1
cycloneii_lcell_ff \processador|RegDOUT|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [2]));

// Location: LCFF_X48_Y28_N7
cycloneii_lcell_ff \processador|RegDOUT|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [3]));

// Location: LCFF_X50_Y29_N23
cycloneii_lcell_ff \processador|RegDOUT|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [4]));

// Location: LCCOMB_X50_Y31_N6
cycloneii_lcell_comb \processador|Reg7|Add0~6 (
// Equation(s):
// \processador|Reg7|Add0~6_combout  = (\processador|Reg7|Q [3] & (!\processador|Reg7|Add0~5 )) # (!\processador|Reg7|Q [3] & ((\processador|Reg7|Add0~5 ) # (GND)))
// \processador|Reg7|Add0~7  = CARRY((!\processador|Reg7|Add0~5 ) # (!\processador|Reg7|Q [3]))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~5 ),
	.combout(\processador|Reg7|Add0~6_combout ),
	.cout(\processador|Reg7|Add0~7 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~6 .lut_mask = 16'h3C3F;
defparam \processador|Reg7|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneii_lcell_comb \processador|Reg7|Add0~8 (
// Equation(s):
// \processador|Reg7|Add0~8_combout  = (\processador|Reg7|Q [4] & (\processador|Reg7|Add0~7  $ (GND))) # (!\processador|Reg7|Q [4] & (!\processador|Reg7|Add0~7  & VCC))
// \processador|Reg7|Add0~9  = CARRY((\processador|Reg7|Q [4] & !\processador|Reg7|Add0~7 ))

	.dataa(\processador|Reg7|Q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~7 ),
	.combout(\processador|Reg7|Add0~8_combout ),
	.cout(\processador|Reg7|Add0~9 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~8 .lut_mask = 16'hA50A;
defparam \processador|Reg7|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneii_lcell_comb \processador|Reg7|Add0~10 (
// Equation(s):
// \processador|Reg7|Add0~10_combout  = (\processador|Reg7|Q [5] & (!\processador|Reg7|Add0~9 )) # (!\processador|Reg7|Q [5] & ((\processador|Reg7|Add0~9 ) # (GND)))
// \processador|Reg7|Add0~11  = CARRY((!\processador|Reg7|Add0~9 ) # (!\processador|Reg7|Q [5]))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~9 ),
	.combout(\processador|Reg7|Add0~10_combout ),
	.cout(\processador|Reg7|Add0~11 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~10 .lut_mask = 16'h3C3F;
defparam \processador|Reg7|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneii_lcell_comb \processador|Reg7|Q~6 (
// Equation(s):
// \processador|Reg7|Q~6_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [5])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & (\processador|Reg7|Add0~10_combout )))

	.dataa(\processador|Mux8~0_combout ),
	.datab(\processador|Mux17~0_combout ),
	.datac(\processador|Reg7|Add0~10_combout ),
	.datad(\processador|MUX|MUXOut [5]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~6 .lut_mask = 16'hBA10;
defparam \processador|Reg7|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneii_lcell_comb \processador|Reg7|Q[1]~1 (
// Equation(s):
// \processador|Reg7|Q[1]~1_combout  = (\KEY~combout [0]) # ((\processador|Mux8~0_combout ) # (!\processador|Mux17~0_combout ))

	.dataa(\KEY~combout [0]),
	.datab(\processador|Mux17~0_combout ),
	.datac(vcc),
	.datad(\processador|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processador|Reg7|Q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q[1]~1 .lut_mask = 16'hFFBB;
defparam \processador|Reg7|Q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N19
cycloneii_lcell_ff \processador|Reg7|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [5]));

// Location: LCCOMB_X49_Y30_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[1]~27 (
// Equation(s):
// \processador|MUX|MUXOut[1]~27_combout  = (!\processador|GOut~0_combout  & (!\processador|DINOut~1_combout  & (!\processador|Tstep|Q [1] & \processador|Mux18~2_combout )))

	.dataa(\processador|GOut~0_combout ),
	.datab(\processador|DINOut~1_combout ),
	.datac(\processador|Tstep|Q [1]),
	.datad(\processador|Mux18~2_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[1]~27 .lut_mask = 16'h0100;
defparam \processador|MUX|MUXOut[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[5]~63 (
// Equation(s):
// \processador|MUX|MUXOut[5]~63_combout  = (\processador|Reg7|Q [5] & \processador|MUX|MUXOut[1]~27_combout )

	.dataa(vcc),
	.datab(\processador|Reg7|Q [5]),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[1]~27_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[5]~63 .lut_mask = 16'hCC00;
defparam \processador|MUX|MUXOut[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneii_lcell_comb \processador|Reg7|Add0~12 (
// Equation(s):
// \processador|Reg7|Add0~12_combout  = (\processador|Reg7|Q [6] & (\processador|Reg7|Add0~11  $ (GND))) # (!\processador|Reg7|Q [6] & (!\processador|Reg7|Add0~11  & VCC))
// \processador|Reg7|Add0~13  = CARRY((\processador|Reg7|Q [6] & !\processador|Reg7|Add0~11 ))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~11 ),
	.combout(\processador|Reg7|Add0~12_combout ),
	.cout(\processador|Reg7|Add0~13 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~12 .lut_mask = 16'hC30C;
defparam \processador|Reg7|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneii_lcell_comb \processador|Reg7|Q~7 (
// Equation(s):
// \processador|Reg7|Q~7_combout  = (\processador|Mux8~0_combout  & (\processador|MUX|MUXOut [6])) # (!\processador|Mux8~0_combout  & (((\processador|Reg7|Add0~12_combout  & !\processador|Mux17~0_combout ))))

	.dataa(\processador|MUX|MUXOut [6]),
	.datab(\processador|Reg7|Add0~12_combout ),
	.datac(\processador|Mux8~0_combout ),
	.datad(\processador|Mux17~0_combout ),
	.cin(gnd),
	.combout(\processador|Reg7|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~7 .lut_mask = 16'hA0AC;
defparam \processador|Reg7|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N9
cycloneii_lcell_ff \processador|Reg7|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [6]));

// Location: LCCOMB_X49_Y30_N8
cycloneii_lcell_comb \processador|MUX|MUXOut[6]~69 (
// Equation(s):
// \processador|MUX|MUXOut[6]~69_combout  = (\processador|DINOut~0_combout  & (\processador|Decoder12~0_combout  & (\processador|Tstep|Q [2] & \memoria|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\processador|DINOut~0_combout ),
	.datab(\processador|Decoder12~0_combout ),
	.datac(\processador|Tstep|Q [2]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[6]~69 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneii_lcell_comb \processador|Reg6|Q[6]~feeder (
// Equation(s):
// \processador|Reg6|Q[6]~feeder_combout  = \processador|MUX|MUXOut [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [6]),
	.cin(gnd),
	.combout(\processador|Reg6|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg6|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg6|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~79 (
// Equation(s):
// \processador|MUX|MUXOut[7]~79_combout  = (\processador|Reg7|Q [7] & \processador|MUX|MUXOut[1]~27_combout )

	.dataa(\processador|Reg7|Q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[1]~27_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~79 .lut_mask = 16'hAA00;
defparam \processador|MUX|MUXOut[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~78 (
// Equation(s):
// \processador|MUX|MUXOut[7]~78_combout  = (\processador|Tstep|Q [2] & (\processador|DINOut~0_combout  & (\processador|Decoder12~0_combout  & \memoria|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\processador|Decoder12~0_combout ),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~78 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneii_lcell_comb \processador|Mux15~5 (
// Equation(s):
// \processador|Mux15~5_combout  = (\processador|Tstep|Q [2] & ((\processador|Mux15~3_combout ) # (\processador|Mux15~4_combout )))

	.dataa(vcc),
	.datab(\processador|Mux15~3_combout ),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Mux15~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~5 .lut_mask = 16'hF0C0;
defparam \processador|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
cycloneii_lcell_comb \processador|Mux20~2 (
// Equation(s):
// \processador|Mux20~2_combout  = (\processador|Mux25~3_combout  & (!\processador|RegI|IR [4] & (!\processador|Mux19~2_combout  & !\processador|Mux19~4_combout )))

	.dataa(\processador|Mux25~3_combout ),
	.datab(\processador|RegI|IR [4]),
	.datac(\processador|Mux19~2_combout ),
	.datad(\processador|Mux19~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux20~2 .lut_mask = 16'h0002;
defparam \processador|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[9]~94 (
// Equation(s):
// \processador|MUX|MUXOut[9]~94_combout  = (\processador|Decoder12~0_combout  & (\processador|Tstep|Q [2] & (\processador|DINOut~0_combout  & \memoria|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\processador|Decoder12~0_combout ),
	.datab(\processador|Tstep|Q [2]),
	.datac(\processador|DINOut~0_combout ),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[9]~94_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[9]~94 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[9]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N13
cycloneii_lcell_ff \processador|Reg4|Q[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [9]));

// Location: LCCOMB_X48_Y27_N0
cycloneii_lcell_comb \processador|Mux10~2 (
// Equation(s):
// \processador|Mux10~2_combout  = (\processador|RegI|IR [5] & (!\processador|RegI|IR [4] & (\processador|Mux15~5_combout  & \processador|RegI|IR [3])))

	.dataa(\processador|RegI|IR [5]),
	.datab(\processador|RegI|IR [4]),
	.datac(\processador|Mux15~5_combout ),
	.datad(\processador|RegI|IR [3]),
	.cin(gnd),
	.combout(\processador|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux10~2 .lut_mask = 16'h2000;
defparam \processador|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N11
cycloneii_lcell_ff \processador|Reg5|Q[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [9]));

// Location: LCCOMB_X47_Y26_N6
cycloneii_lcell_comb \processador|Reg1|Q[9]~feeder (
// Equation(s):
// \processador|Reg1|Q[9]~feeder_combout  = \processador|MUX|MUXOut [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [9]),
	.cin(gnd),
	.combout(\processador|Reg1|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneii_lcell_comb \processador|Mux14~3 (
// Equation(s):
// \processador|Mux14~3_combout  = (!\processador|RegI|IR [5] & (!\processador|RegI|IR [4] & (\processador|Mux15~5_combout  & \processador|RegI|IR [3])))

	.dataa(\processador|RegI|IR [5]),
	.datab(\processador|RegI|IR [4]),
	.datac(\processador|Mux15~5_combout ),
	.datad(\processador|RegI|IR [3]),
	.cin(gnd),
	.combout(\processador|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux14~3 .lut_mask = 16'h1000;
defparam \processador|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N7
cycloneii_lcell_ff \processador|Reg1|Q[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [9]));

// Location: LCCOMB_X48_Y27_N22
cycloneii_lcell_comb \processador|Mux15~6 (
// Equation(s):
// \processador|Mux15~6_combout  = (!\processador|RegI|IR [5] & (!\processador|RegI|IR [4] & (\processador|Mux15~5_combout  & !\processador|RegI|IR [3])))

	.dataa(\processador|RegI|IR [5]),
	.datab(\processador|RegI|IR [4]),
	.datac(\processador|Mux15~5_combout ),
	.datad(\processador|RegI|IR [3]),
	.cin(gnd),
	.combout(\processador|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~6 .lut_mask = 16'h0010;
defparam \processador|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N1
cycloneii_lcell_ff \processador|Reg0|Q[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [9]));

// Location: LCCOMB_X47_Y30_N12
cycloneii_lcell_comb \processador|Reg3|Q[9]~feeder (
// Equation(s):
// \processador|Reg3|Q[9]~feeder_combout  = \processador|MUX|MUXOut [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [9]),
	.cin(gnd),
	.combout(\processador|Reg3|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
cycloneii_lcell_comb \processador|Decoder12~2 (
// Equation(s):
// \processador|Decoder12~2_combout  = (\processador|Tstep|Q [0] & (\processador|Tstep|Q [1] & !\processador|Tstep|Q [2]))

	.dataa(\processador|Tstep|Q [0]),
	.datab(vcc),
	.datac(\processador|Tstep|Q [1]),
	.datad(\processador|Tstep|Q [2]),
	.cin(gnd),
	.combout(\processador|Decoder12~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Decoder12~2 .lut_mask = 16'h00A0;
defparam \processador|Decoder12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N27
cycloneii_lcell_ff \processador|RegI|IR[5] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|IR [5]));

// Location: LCCOMB_X46_Y27_N20
cycloneii_lcell_comb \processador|Mux22~3 (
// Equation(s):
// \processador|Mux22~3_combout  = (\processador|RegI|IR [3] & (!\processador|RegI|IR [5] & \processador|RegI|IR [4]))

	.dataa(vcc),
	.datab(\processador|RegI|IR [3]),
	.datac(\processador|RegI|IR [5]),
	.datad(\processador|RegI|IR [4]),
	.cin(gnd),
	.combout(\processador|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~3 .lut_mask = 16'h0C00;
defparam \processador|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
cycloneii_lcell_comb \processador|Mux12~0 (
// Equation(s):
// \processador|Mux12~0_combout  = (\processador|Tstep|Q [2] & (\processador|Mux22~3_combout  & ((\processador|Mux15~4_combout ) # (\processador|Mux15~3_combout ))))

	.dataa(\processador|Mux15~4_combout ),
	.datab(\processador|Tstep|Q [2]),
	.datac(\processador|Mux22~3_combout ),
	.datad(\processador|Mux15~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux12~0 .lut_mask = 16'hC080;
defparam \processador|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N13
cycloneii_lcell_ff \processador|Reg3|Q[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [9]));

// Location: LCFF_X46_Y27_N17
cycloneii_lcell_ff \processador|RegI|IR[1] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|IR [1]));

// Location: LCCOMB_X45_Y27_N28
cycloneii_lcell_comb \processador|Mux22~5 (
// Equation(s):
// \processador|Mux22~5_combout  = (!\processador|RegI|IR [2] & (\processador|RegI|IR [0] & \processador|RegI|IR [1]))

	.dataa(\processador|RegI|IR [2]),
	.datab(vcc),
	.datac(\processador|RegI|IR [0]),
	.datad(\processador|RegI|IR [1]),
	.cin(gnd),
	.combout(\processador|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~5 .lut_mask = 16'h5000;
defparam \processador|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneii_lcell_comb \processador|Mux25~2 (
// Equation(s):
// \processador|Mux25~2_combout  = (\processador|Tstep|Q [0] & (!\processador|RegI|IR [7] & (!\processador|RegI|IR [9] & \processador|RegI|IR [6]))) # (!\processador|Tstep|Q [0] & (((!\processador|RegI|IR [6]) # (!\processador|RegI|IR [9])) # 
// (!\processador|RegI|IR [7])))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|RegI|IR [7]),
	.datac(\processador|RegI|IR [9]),
	.datad(\processador|RegI|IR [6]),
	.cin(gnd),
	.combout(\processador|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux25~2 .lut_mask = 16'h1755;
defparam \processador|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneii_lcell_comb \processador|Mux25~3 (
// Equation(s):
// \processador|Mux25~3_combout  = (\processador|Mux25~2_combout  & ((!\processador|RegI|IR [8]) # (!\processador|RegI|IR [9])))

	.dataa(vcc),
	.datab(\processador|RegI|IR [9]),
	.datac(\processador|RegI|IR [8]),
	.datad(\processador|Mux25~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux25~3 .lut_mask = 16'h3F00;
defparam \processador|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
cycloneii_lcell_comb \processador|Mux22~7 (
// Equation(s):
// \processador|Mux22~7_combout  = (\processador|RegI|IR [3] & (!\processador|RegI|IR [5] & (!\processador|Mux19~2_combout  & \processador|RegI|IR [4])))

	.dataa(\processador|RegI|IR [3]),
	.datab(\processador|RegI|IR [5]),
	.datac(\processador|Mux19~2_combout ),
	.datad(\processador|RegI|IR [4]),
	.cin(gnd),
	.combout(\processador|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~7 .lut_mask = 16'h0200;
defparam \processador|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
cycloneii_lcell_comb \processador|Mux22~6 (
// Equation(s):
// \processador|Mux22~6_combout  = (\processador|Mux19~4_combout  & (\processador|Mux22~5_combout )) # (!\processador|Mux19~4_combout  & (((\processador|Mux25~3_combout  & \processador|Mux22~7_combout ))))

	.dataa(\processador|Mux19~4_combout ),
	.datab(\processador|Mux22~5_combout ),
	.datac(\processador|Mux25~3_combout ),
	.datad(\processador|Mux22~7_combout ),
	.cin(gnd),
	.combout(\processador|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~6 .lut_mask = 16'hD888;
defparam \processador|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
cycloneii_lcell_comb \processador|Mux23~2 (
// Equation(s):
// \processador|Mux23~2_combout  = (\processador|RegI|IR [1] & (!\processador|RegI|IR [2] & !\processador|RegI|IR [0]))

	.dataa(vcc),
	.datab(\processador|RegI|IR [1]),
	.datac(\processador|RegI|IR [2]),
	.datad(\processador|RegI|IR [0]),
	.cin(gnd),
	.combout(\processador|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~2 .lut_mask = 16'h000C;
defparam \processador|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
cycloneii_lcell_comb \processador|Mux23~4 (
// Equation(s):
// \processador|Mux23~4_combout  = (\processador|Mux19~4_combout  & (((\processador|Mux23~2_combout )))) # (!\processador|Mux19~4_combout  & (\processador|Mux23~3_combout  & ((\processador|Mux25~3_combout ))))

	.dataa(\processador|Mux23~3_combout ),
	.datab(\processador|Mux23~2_combout ),
	.datac(\processador|Mux25~3_combout ),
	.datad(\processador|Mux19~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~4 .lut_mask = 16'hCCA0;
defparam \processador|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneii_lcell_comb \processador|Mux24~2 (
// Equation(s):
// \processador|Mux24~2_combout  = (!\processador|RegI|IR [1] & (\processador|RegI|IR [0] & (!\processador|RegI|IR [2] & \processador|Mux19~4_combout )))

	.dataa(\processador|RegI|IR [1]),
	.datab(\processador|RegI|IR [0]),
	.datac(\processador|RegI|IR [2]),
	.datad(\processador|Mux19~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~2 .lut_mask = 16'h0400;
defparam \processador|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr4~1 (
// Equation(s):
// \Display6_Tstep_Q|WideOr4~1_combout  = (\processador|Tstep|Q [2] & !\processador|Tstep|Q [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr4~1 .lut_mask = 16'h00F0;
defparam \Display6_Tstep_Q|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneii_lcell_comb \processador|Mux24~3 (
// Equation(s):
// \processador|Mux24~3_combout  = (\Display6_Tstep_Q|WideOr4~1_combout  & ((\processador|Mux24~2_combout ) # ((\processador|Mux14~2_combout  & \processador|Mux20~2_combout ))))

	.dataa(\processador|Mux14~2_combout ),
	.datab(\processador|Mux20~2_combout ),
	.datac(\processador|Mux24~2_combout ),
	.datad(\Display6_Tstep_Q|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\processador|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~3 .lut_mask = 16'hF800;
defparam \processador|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~30 (
// Equation(s):
// \processador|MUX|MUXOut[7]~30_combout  = (\Display6_Tstep_Q|WideOr4~1_combout  & ((\processador|Mux22~6_combout ) # ((!\processador|Mux23~4_combout  & \processador|Mux24~3_combout )))) # (!\Display6_Tstep_Q|WideOr4~1_combout  & 
// (((\processador|Mux24~3_combout ))))

	.dataa(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datab(\processador|Mux22~6_combout ),
	.datac(\processador|Mux23~4_combout ),
	.datad(\processador|Mux24~3_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~30 .lut_mask = 16'hDF88;
defparam \processador|MUX|MUXOut[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~151 (
// Equation(s):
// \processador|MUX|MUXOut[7]~151_combout  = (!\processador|Tstep|Q [1] & (\processador|Tstep|Q [2] & ((\processador|Mux23~4_combout ) # (\processador|Mux22~6_combout ))))

	.dataa(\processador|Tstep|Q [1]),
	.datab(\processador|Mux23~4_combout ),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Mux22~6_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~151 .lut_mask = 16'h5040;
defparam \processador|MUX|MUXOut[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
cycloneii_lcell_comb \processador|MUX|MUXOut[9]~96 (
// Equation(s):
// \processador|MUX|MUXOut[9]~96_combout  = (\processador|MUX|MUXOut[7]~30_combout  & (((\processador|Reg3|Q [9]) # (!\processador|MUX|MUXOut[7]~151_combout )))) # (!\processador|MUX|MUXOut[7]~30_combout  & (\processador|Reg2|Q [9] & 
// ((\processador|MUX|MUXOut[7]~151_combout ))))

	.dataa(\processador|Reg2|Q [9]),
	.datab(\processador|Reg3|Q [9]),
	.datac(\processador|MUX|MUXOut[7]~30_combout ),
	.datad(\processador|MUX|MUXOut[7]~151_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[9]~96_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[9]~96 .lut_mask = 16'hCAF0;
defparam \processador|MUX|MUXOut[9]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[9]~97 (
// Equation(s):
// \processador|MUX|MUXOut[9]~97_combout  = (\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[9]~96_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[9]~96_combout  & (\processador|Reg1|Q [9])) # 
// (!\processador|MUX|MUXOut[9]~96_combout  & ((\processador|Reg0|Q [9])))))

	.dataa(\processador|MUX|MUXOut[7]~151_combout ),
	.datab(\processador|Reg1|Q [9]),
	.datac(\processador|Reg0|Q [9]),
	.datad(\processador|MUX|MUXOut[9]~96_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[9]~97_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[9]~97 .lut_mask = 16'hEE50;
defparam \processador|MUX|MUXOut[9]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[9]~98 (
// Equation(s):
// \processador|MUX|MUXOut[9]~98_combout  = (\processador|MUX|MUXOut[7]~150_combout  & ((\processador|MUX|MUXOut[7]~29_combout ) # ((\processador|Reg5|Q [9])))) # (!\processador|MUX|MUXOut[7]~150_combout  & (!\processador|MUX|MUXOut[7]~29_combout  & 
// ((\processador|MUX|MUXOut[9]~97_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg5|Q [9]),
	.datad(\processador|MUX|MUXOut[9]~97_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[9]~98 .lut_mask = 16'hB9A8;
defparam \processador|MUX|MUXOut[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
cycloneii_lcell_comb \processador|MUX|MUXOut[9]~99 (
// Equation(s):
// \processador|MUX|MUXOut[9]~99_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|MUX|MUXOut[9]~98_combout  & (\processador|Reg6|Q [9])) # (!\processador|MUX|MUXOut[9]~98_combout  & ((\processador|Reg4|Q [9]))))) # 
// (!\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[9]~98_combout ))))

	.dataa(\processador|Reg6|Q [9]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg4|Q [9]),
	.datad(\processador|MUX|MUXOut[9]~98_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[9]~99 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MUXOut[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneii_lcell_comb \processador|MUX|MUXOut[9]~100 (
// Equation(s):
// \processador|MUX|MUXOut[9]~100_combout  = (\processador|MUX|MUXOut[9]~95_combout ) # ((\processador|MUX|MUXOut[9]~94_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[9]~99_combout )))

	.dataa(\processador|MUX|MUXOut[9]~95_combout ),
	.datab(\processador|MUX|MUXOut[1]~35_combout ),
	.datac(\processador|MUX|MUXOut[9]~94_combout ),
	.datad(\processador|MUX|MUXOut[9]~99_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[9]~100_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[9]~100 .lut_mask = 16'hFEFA;
defparam \processador|MUX|MUXOut[9]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[9] (
// Equation(s):
// \processador|MUX|MUXOut [9] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[9]~100_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [9]))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut [9]),
	.datac(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.datad(\processador|MUX|MUXOut[9]~100_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [9]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[9] .lut_mask = 16'hFC0C;
defparam \processador|MUX|MUXOut[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N27
cycloneii_lcell_ff \processador|RegDOUT|Q[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [9]));

// Location: LCFF_X48_Y30_N11
cycloneii_lcell_ff \processador|Reg6|Q[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [10]));

// Location: LCFF_X47_Y29_N29
cycloneii_lcell_ff \processador|Reg4|Q[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [10]));

// Location: LCCOMB_X47_Y29_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[10]~107 (
// Equation(s):
// \processador|MUX|MUXOut[10]~107_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg4|Q [10] & ((\processador|Reg6|Q [10]) # (!\processador|MUX|MUXOut[7]~150_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & 
// (\processador|MUX|MUXOut[7]~150_combout ))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|Reg6|Q [10]),
	.datac(\processador|Reg4|Q [10]),
	.datad(\processador|MUX|MUXOut[7]~29_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[10]~107 .lut_mask = 16'hD0AA;
defparam \processador|MUX|MUXOut[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N21
cycloneii_lcell_ff \processador|Reg5|Q[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [10]));

// Location: LCFF_X48_Y31_N13
cycloneii_lcell_ff \processador|Reg0|Q[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [10]));

// Location: LCFF_X47_Y30_N23
cycloneii_lcell_ff \processador|Reg3|Q[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [10]));

// Location: LCFF_X48_Y31_N27
cycloneii_lcell_ff \processador|Reg1|Q[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [10]));

// Location: LCCOMB_X48_Y31_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[10]~105 (
// Equation(s):
// \processador|MUX|MUXOut[10]~105_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|Reg3|Q [10]) # ((!\processador|MUX|MUXOut[7]~30_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|Reg1|Q [10] & 
// \processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~151_combout ),
	.datab(\processador|Reg3|Q [10]),
	.datac(\processador|Reg1|Q [10]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[10]~105_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[10]~105 .lut_mask = 16'hD8AA;
defparam \processador|MUX|MUXOut[10]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneii_lcell_comb \processador|MUX|MUXOut[10]~106 (
// Equation(s):
// \processador|MUX|MUXOut[10]~106_combout  = (\processador|MUX|MUXOut[7]~30_combout  & (((\processador|MUX|MUXOut[10]~105_combout )))) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|MUX|MUXOut[10]~105_combout  & (\processador|Reg2|Q [10])) # 
// (!\processador|MUX|MUXOut[10]~105_combout  & ((\processador|Reg0|Q [10])))))

	.dataa(\processador|Reg2|Q [10]),
	.datab(\processador|MUX|MUXOut[7]~30_combout ),
	.datac(\processador|Reg0|Q [10]),
	.datad(\processador|MUX|MUXOut[10]~105_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[10]~106 .lut_mask = 16'hEE30;
defparam \processador|MUX|MUXOut[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneii_lcell_comb \processador|MUX|MUXOut[10]~108 (
// Equation(s):
// \processador|MUX|MUXOut[10]~108_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|MUX|MUXOut[10]~107_combout )) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|MUX|MUXOut[10]~106_combout  & ((\processador|Reg5|Q [10]) # 
// (!\processador|MUX|MUXOut[10]~107_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~29_combout ),
	.datab(\processador|MUX|MUXOut[10]~107_combout ),
	.datac(\processador|Reg5|Q [10]),
	.datad(\processador|MUX|MUXOut[10]~106_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[10]~108_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[10]~108 .lut_mask = 16'hD988;
defparam \processador|MUX|MUXOut[10]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneii_lcell_comb \processador|Reg7|Add0~20 (
// Equation(s):
// \processador|Reg7|Add0~20_combout  = (\processador|Reg7|Q [10] & (\processador|Reg7|Add0~19  $ (GND))) # (!\processador|Reg7|Q [10] & (!\processador|Reg7|Add0~19  & VCC))
// \processador|Reg7|Add0~21  = CARRY((\processador|Reg7|Q [10] & !\processador|Reg7|Add0~19 ))

	.dataa(\processador|Reg7|Q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~19 ),
	.combout(\processador|Reg7|Add0~20_combout ),
	.cout(\processador|Reg7|Add0~21 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~20 .lut_mask = 16'hA50A;
defparam \processador|Reg7|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneii_lcell_comb \processador|Reg7|Q~11 (
// Equation(s):
// \processador|Reg7|Q~11_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [10])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & (\processador|Reg7|Add0~20_combout )))

	.dataa(\processador|Mux17~0_combout ),
	.datab(\processador|Reg7|Add0~20_combout ),
	.datac(\processador|Mux8~0_combout ),
	.datad(\processador|MUX|MUXOut [10]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~11 .lut_mask = 16'hF404;
defparam \processador|Reg7|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N27
cycloneii_lcell_ff \processador|Reg7|Q[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [10]));

// Location: LCFF_X49_Y30_N3
cycloneii_lcell_ff \processador|Reg5|Q[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [12]));

// Location: LCFF_X48_Y31_N17
cycloneii_lcell_ff \processador|Reg0|Q[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [12]));

// Location: LCFF_X47_Y30_N3
cycloneii_lcell_ff \processador|Reg3|Q[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [12]));

// Location: LCFF_X48_Y31_N23
cycloneii_lcell_ff \processador|Reg1|Q[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [12]));

// Location: LCCOMB_X48_Y31_N22
cycloneii_lcell_comb \processador|MUX|MUXOut[12]~121 (
// Equation(s):
// \processador|MUX|MUXOut[12]~121_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|Reg3|Q [12]) # ((!\processador|MUX|MUXOut[7]~30_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|Reg1|Q [12] & 
// \processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~151_combout ),
	.datab(\processador|Reg3|Q [12]),
	.datac(\processador|Reg1|Q [12]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[12]~121_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[12]~121 .lut_mask = 16'hD8AA;
defparam \processador|MUX|MUXOut[12]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[12]~122 (
// Equation(s):
// \processador|MUX|MUXOut[12]~122_combout  = (\processador|MUX|MUXOut[7]~30_combout  & (((\processador|MUX|MUXOut[12]~121_combout )))) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|MUX|MUXOut[12]~121_combout  & (\processador|Reg2|Q [12])) # 
// (!\processador|MUX|MUXOut[12]~121_combout  & ((\processador|Reg0|Q [12])))))

	.dataa(\processador|Reg2|Q [12]),
	.datab(\processador|MUX|MUXOut[7]~30_combout ),
	.datac(\processador|Reg0|Q [12]),
	.datad(\processador|MUX|MUXOut[12]~121_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[12]~122_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[12]~122 .lut_mask = 16'hEE30;
defparam \processador|MUX|MUXOut[12]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N21
cycloneii_lcell_ff \processador|Reg6|Q[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [12]));

// Location: LCFF_X49_Y30_N19
cycloneii_lcell_ff \processador|Reg4|Q[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [12]));

// Location: LCCOMB_X49_Y30_N18
cycloneii_lcell_comb \processador|MUX|MUXOut[12]~123 (
// Equation(s):
// \processador|MUX|MUXOut[12]~123_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg4|Q [12] & ((\processador|Reg6|Q [12]) # (!\processador|MUX|MUXOut[7]~150_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & 
// (\processador|MUX|MUXOut[7]~150_combout ))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|Reg6|Q [12]),
	.datac(\processador|Reg4|Q [12]),
	.datad(\processador|MUX|MUXOut[7]~29_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[12]~123_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[12]~123 .lut_mask = 16'hD0AA;
defparam \processador|MUX|MUXOut[12]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[12]~124 (
// Equation(s):
// \processador|MUX|MUXOut[12]~124_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[12]~123_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|MUX|MUXOut[12]~122_combout  & ((\processador|Reg5|Q [12]) # 
// (!\processador|MUX|MUXOut[12]~123_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~29_combout ),
	.datab(\processador|Reg5|Q [12]),
	.datac(\processador|MUX|MUXOut[12]~122_combout ),
	.datad(\processador|MUX|MUXOut[12]~123_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[12]~124_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[12]~124 .lut_mask = 16'hEA50;
defparam \processador|MUX|MUXOut[12]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneii_lcell_comb \processador|Reg7|Add0~24 (
// Equation(s):
// \processador|Reg7|Add0~24_combout  = (\processador|Reg7|Q [12] & (\processador|Reg7|Add0~23  $ (GND))) # (!\processador|Reg7|Q [12] & (!\processador|Reg7|Add0~23  & VCC))
// \processador|Reg7|Add0~25  = CARRY((\processador|Reg7|Q [12] & !\processador|Reg7|Add0~23 ))

	.dataa(\processador|Reg7|Q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~23 ),
	.combout(\processador|Reg7|Add0~24_combout ),
	.cout(\processador|Reg7|Add0~25 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~24 .lut_mask = 16'hA50A;
defparam \processador|Reg7|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneii_lcell_comb \processador|Reg7|Q~13 (
// Equation(s):
// \processador|Reg7|Q~13_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [12])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & (\processador|Reg7|Add0~24_combout )))

	.dataa(\processador|Mux8~0_combout ),
	.datab(\processador|Mux17~0_combout ),
	.datac(\processador|Reg7|Add0~24_combout ),
	.datad(\processador|MUX|MUXOut [12]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~13 .lut_mask = 16'hBA10;
defparam \processador|Reg7|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N31
cycloneii_lcell_ff \processador|Reg7|Q[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [12]));

// Location: LCCOMB_X47_Y30_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[12]~118 (
// Equation(s):
// \processador|MUX|MUXOut[12]~118_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg6|Q [12])) # (!\processador|MUX|MUXOut[7]~29_combout  & ((\processador|Reg5|Q [12])))

	.dataa(\processador|Reg6|Q [12]),
	.datab(\processador|Reg5|Q [12]),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[7]~29_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[12]~118_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[12]~118 .lut_mask = 16'hAACC;
defparam \processador|MUX|MUXOut[12]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneii_lcell_comb \processador|MUX|MUXOut[12]~119 (
// Equation(s):
// \processador|MUX|MUXOut[12]~119_combout  = (\processador|MUX|MUXOut[12]~117_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & (\processador|MUX|MUXOut[7]~150_combout  & \processador|MUX|MUXOut[12]~118_combout )))

	.dataa(\processador|MUX|MUXOut[12]~117_combout ),
	.datab(\processador|MUX|MUXOut[1]~35_combout ),
	.datac(\processador|MUX|MUXOut[7]~150_combout ),
	.datad(\processador|MUX|MUXOut[12]~118_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[12]~119_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[12]~119 .lut_mask = 16'hEAAA;
defparam \processador|MUX|MUXOut[12]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[12]~120 (
// Equation(s):
// \processador|MUX|MUXOut[12]~120_combout  = (\processador|MUX|MUXOut[12]~119_combout ) # ((\processador|MUX|MUXOut[1]~27_combout  & \processador|Reg7|Q [12]))

	.dataa(\processador|MUX|MUXOut[1]~27_combout ),
	.datab(\processador|Reg7|Q [12]),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[12]~119_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[12]~120_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[12]~120 .lut_mask = 16'hFF88;
defparam \processador|MUX|MUXOut[12]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[12]~125 (
// Equation(s):
// \processador|MUX|MUXOut[12]~125_combout  = (\processador|MUX|MUXOut[12]~120_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[12]~124_combout ))

	.dataa(\processador|MUX|MUXOut[1]~35_combout ),
	.datab(\processador|MUX|MUXOut[12]~124_combout ),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[12]~120_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[12]~125_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[12]~125 .lut_mask = 16'hFF88;
defparam \processador|MUX|MUXOut[12]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[12] (
// Equation(s):
// \processador|MUX|MUXOut [12] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[12]~125_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [12]))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut [12]),
	.datac(\processador|MUX|MUXOut[12]~125_combout ),
	.datad(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [12]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[12] .lut_mask = 16'hF0CC;
defparam \processador|MUX|MUXOut[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N27
cycloneii_lcell_ff \processador|RegDOUT|Q[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [12]));

// Location: LCFF_X49_Y27_N13
cycloneii_lcell_ff \processador|RegDOUT|Q[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [15]));

// Location: M4K_X52_Y28
cycloneii_ram_block \memoria|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\processador|Write~2_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processador|RegDOUT|Q [15],\processador|RegDOUT|Q [14],\processador|RegDOUT|Q [13],\processador|RegDOUT|Q [12],\processador|RegDOUT|Q [11],\processador|RegDOUT|Q [10],\processador|RegDOUT|Q [9],\processador|RegDOUT|Q [8],\processador|RegDOUT|Q [7],\processador|RegDOUT|Q [6],\processador|RegDOUT|Q [5],
\processador|RegDOUT|Q [4],\processador|RegDOUT|Q [3],\processador|RegDOUT|Q [2],\processador|RegDOUT|Q [1],\processador|RegDOUT|Q [0]}),
	.portaaddr({\processador|RegADOut|Q [4],\processador|RegADOut|Q [3],\processador|RegADOut|Q [2],\processador|RegADOut|Q [1],\processador|RegADOut|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memInicializacao.mif";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemLPM:memoria|altsyncram:altsyncram_component|altsyncram_9pf1:auto_generated|ALTSYNCRAM";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 512'h01530093019800820000010001830000005001530013014300030118020302010283024301C300DA019100060110014800030108000201000004000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N24
cycloneii_lcell_comb \processador|MUX|MUXOut[14]~133 (
// Equation(s):
// \processador|MUX|MUXOut[14]~133_combout  = (\processador|Tstep|Q [2] & (\processador|DINOut~0_combout  & (\memoria|altsyncram_component|auto_generated|q_a [14] & \processador|Decoder12~0_combout )))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [14]),
	.datad(\processador|Decoder12~0_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[14]~133_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[14]~133 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[14]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N27
cycloneii_lcell_ff \processador|Reg6|Q[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [14]));

// Location: LCCOMB_X47_Y31_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[14]~134 (
// Equation(s):
// \processador|MUX|MUXOut[14]~134_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|Reg6|Q [14]))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg5|Q [14]))

	.dataa(\processador|Reg5|Q [14]),
	.datab(\processador|Reg6|Q [14]),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[7]~29_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[14]~134_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[14]~134 .lut_mask = 16'hCCAA;
defparam \processador|MUX|MUXOut[14]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
cycloneii_lcell_comb \processador|MUX|MUXOut[14]~135 (
// Equation(s):
// \processador|MUX|MUXOut[14]~135_combout  = (\processador|MUX|MUXOut[14]~133_combout ) # ((\processador|MUX|MUXOut[7]~150_combout  & (\processador|MUX|MUXOut[14]~134_combout  & \processador|MUX|MUXOut[1]~35_combout )))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|MUX|MUXOut[14]~133_combout ),
	.datac(\processador|MUX|MUXOut[14]~134_combout ),
	.datad(\processador|MUX|MUXOut[1]~35_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[14]~135_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[14]~135 .lut_mask = 16'hECCC;
defparam \processador|MUX|MUXOut[14]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneii_lcell_comb \processador|MUX|MUXOut[14]~136 (
// Equation(s):
// \processador|MUX|MUXOut[14]~136_combout  = (\processador|MUX|MUXOut[14]~135_combout ) # ((\processador|Reg7|Q [14] & \processador|MUX|MUXOut[1]~27_combout ))

	.dataa(\processador|Reg7|Q [14]),
	.datab(vcc),
	.datac(\processador|MUX|MUXOut[1]~27_combout ),
	.datad(\processador|MUX|MUXOut[14]~135_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[14]~136_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[14]~136 .lut_mask = 16'hFFA0;
defparam \processador|MUX|MUXOut[14]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N29
cycloneii_lcell_ff \processador|Reg4|Q[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [14]));

// Location: LCCOMB_X47_Y31_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[14]~139 (
// Equation(s):
// \processador|MUX|MUXOut[14]~139_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg4|Q [14] & ((\processador|Reg6|Q [14]) # (!\processador|MUX|MUXOut[7]~150_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & 
// (\processador|MUX|MUXOut[7]~150_combout ))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|Reg6|Q [14]),
	.datac(\processador|Reg4|Q [14]),
	.datad(\processador|MUX|MUXOut[7]~29_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[14]~139_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[14]~139 .lut_mask = 16'hD0AA;
defparam \processador|MUX|MUXOut[14]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneii_lcell_comb \processador|Reg2|Q[14]~feeder (
// Equation(s):
// \processador|Reg2|Q[14]~feeder_combout  = \processador|MUX|MUXOut [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [14]),
	.cin(gnd),
	.combout(\processador|Reg2|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg2|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg2|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneii_lcell_comb \processador|Mux13~0 (
// Equation(s):
// \processador|Mux13~0_combout  = (!\processador|RegI|IR [5] & (\processador|RegI|IR [4] & (\processador|Mux15~5_combout  & !\processador|RegI|IR [3])))

	.dataa(\processador|RegI|IR [5]),
	.datab(\processador|RegI|IR [4]),
	.datac(\processador|Mux15~5_combout ),
	.datad(\processador|RegI|IR [3]),
	.cin(gnd),
	.combout(\processador|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux13~0 .lut_mask = 16'h0040;
defparam \processador|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N11
cycloneii_lcell_ff \processador|Reg2|Q[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg2|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [14]));

// Location: LCFF_X48_Y31_N29
cycloneii_lcell_ff \processador|Reg1|Q[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [14]));

// Location: LCFF_X47_Y30_N11
cycloneii_lcell_ff \processador|Reg3|Q[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [14]));

// Location: LCCOMB_X47_Y30_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[14]~137 (
// Equation(s):
// \processador|MUX|MUXOut[14]~137_combout  = (\processador|MUX|MUXOut[7]~151_combout  & (((\processador|Reg3|Q [14]) # (!\processador|MUX|MUXOut[7]~30_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & (\processador|Reg1|Q [14] & 
// ((\processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~151_combout ),
	.datab(\processador|Reg1|Q [14]),
	.datac(\processador|Reg3|Q [14]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[14]~137_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[14]~137 .lut_mask = 16'hE4AA;
defparam \processador|MUX|MUXOut[14]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneii_lcell_comb \processador|MUX|MUXOut[14]~138 (
// Equation(s):
// \processador|MUX|MUXOut[14]~138_combout  = (\processador|MUX|MUXOut[7]~30_combout  & (((\processador|MUX|MUXOut[14]~137_combout )))) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|MUX|MUXOut[14]~137_combout  & ((\processador|Reg2|Q [14]))) # 
// (!\processador|MUX|MUXOut[14]~137_combout  & (\processador|Reg0|Q [14]))))

	.dataa(\processador|Reg0|Q [14]),
	.datab(\processador|MUX|MUXOut[7]~30_combout ),
	.datac(\processador|Reg2|Q [14]),
	.datad(\processador|MUX|MUXOut[14]~137_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[14]~138_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[14]~138 .lut_mask = 16'hFC22;
defparam \processador|MUX|MUXOut[14]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[14]~140 (
// Equation(s):
// \processador|MUX|MUXOut[14]~140_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[14]~139_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|MUX|MUXOut[14]~138_combout  & ((\processador|Reg5|Q [14]) # 
// (!\processador|MUX|MUXOut[14]~139_combout ))))

	.dataa(\processador|Reg5|Q [14]),
	.datab(\processador|MUX|MUXOut[14]~139_combout ),
	.datac(\processador|MUX|MUXOut[7]~29_combout ),
	.datad(\processador|MUX|MUXOut[14]~138_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[14]~140_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[14]~140 .lut_mask = 16'hCBC0;
defparam \processador|MUX|MUXOut[14]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
cycloneii_lcell_comb \processador|MUX|MUXOut[14]~141 (
// Equation(s):
// \processador|MUX|MUXOut[14]~141_combout  = (\processador|MUX|MUXOut[14]~136_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[14]~140_combout ))

	.dataa(\processador|MUX|MUXOut[1]~35_combout ),
	.datab(vcc),
	.datac(\processador|MUX|MUXOut[14]~136_combout ),
	.datad(\processador|MUX|MUXOut[14]~140_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[14]~141_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[14]~141 .lut_mask = 16'hFAF0;
defparam \processador|MUX|MUXOut[14]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[14] (
// Equation(s):
// \processador|MUX|MUXOut [14] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[14]~141_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [14]))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut [14]),
	.datac(\processador|MUX|MUXOut[14]~141_combout ),
	.datad(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [14]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[14] .lut_mask = 16'hF0CC;
defparam \processador|MUX|MUXOut[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N21
cycloneii_lcell_ff \processador|RegDOUT|Q[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [14]));

// Location: LCCOMB_X51_Y28_N30
cycloneii_lcell_comb \processador|MUX|MUXOut[13]~126 (
// Equation(s):
// \processador|MUX|MUXOut[13]~126_combout  = (\processador|Tstep|Q [2] & (\processador|DINOut~0_combout  & (\memoria|altsyncram_component|auto_generated|q_a [13] & \processador|Decoder12~0_combout )))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [13]),
	.datad(\processador|Decoder12~0_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[13]~126_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[13]~126 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[13]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneii_lcell_comb \processador|Reg7|Add0~26 (
// Equation(s):
// \processador|Reg7|Add0~26_combout  = (\processador|Reg7|Q [13] & (!\processador|Reg7|Add0~25 )) # (!\processador|Reg7|Q [13] & ((\processador|Reg7|Add0~25 ) # (GND)))
// \processador|Reg7|Add0~27  = CARRY((!\processador|Reg7|Add0~25 ) # (!\processador|Reg7|Q [13]))

	.dataa(\processador|Reg7|Q [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~25 ),
	.combout(\processador|Reg7|Add0~26_combout ),
	.cout(\processador|Reg7|Add0~27 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~26 .lut_mask = 16'h5A5F;
defparam \processador|Reg7|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneii_lcell_comb \processador|Reg7|Q~14 (
// Equation(s):
// \processador|Reg7|Q~14_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [13])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & (\processador|Reg7|Add0~26_combout )))

	.dataa(\processador|Mux8~0_combout ),
	.datab(\processador|Mux17~0_combout ),
	.datac(\processador|Reg7|Add0~26_combout ),
	.datad(\processador|MUX|MUXOut [13]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~14 .lut_mask = 16'hBA10;
defparam \processador|Reg7|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N3
cycloneii_lcell_ff \processador|Reg7|Q[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [13]));

// Location: LCCOMB_X49_Y29_N8
cycloneii_lcell_comb \processador|MUX|MUXOut[13]~127 (
// Equation(s):
// \processador|MUX|MUXOut[13]~127_combout  = (\processador|Reg7|Q [13] & \processador|MUX|MUXOut[1]~27_combout )

	.dataa(vcc),
	.datab(\processador|Reg7|Q [13]),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[1]~27_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[13]~127_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[13]~127 .lut_mask = 16'hCC00;
defparam \processador|MUX|MUXOut[13]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N29
cycloneii_lcell_ff \processador|Reg6|Q[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [13]));

// Location: LCCOMB_X48_Y31_N4
cycloneii_lcell_comb \processador|Reg1|Q[13]~feeder (
// Equation(s):
// \processador|Reg1|Q[13]~feeder_combout  = \processador|MUX|MUXOut [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [13]),
	.cin(gnd),
	.combout(\processador|Reg1|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N5
cycloneii_lcell_ff \processador|Reg1|Q[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|Q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [13]));

// Location: LCFF_X48_Y26_N27
cycloneii_lcell_ff \processador|Reg0|Q[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [13]));

// Location: LCFF_X48_Y26_N1
cycloneii_lcell_ff \processador|Reg2|Q[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [13]));

// Location: LCCOMB_X48_Y26_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[13]~128 (
// Equation(s):
// \processador|MUX|MUXOut[13]~128_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[7]~30_combout  & (\processador|Reg3|Q [13])) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|Reg2|Q [13]))))) # 
// (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|Reg3|Q [13]),
	.datab(\processador|MUX|MUXOut[7]~151_combout ),
	.datac(\processador|Reg2|Q [13]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[13]~128_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[13]~128 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MUXOut[13]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[13]~129 (
// Equation(s):
// \processador|MUX|MUXOut[13]~129_combout  = (\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[13]~128_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[13]~128_combout  & (\processador|Reg1|Q [13])) # 
// (!\processador|MUX|MUXOut[13]~128_combout  & ((\processador|Reg0|Q [13])))))

	.dataa(\processador|MUX|MUXOut[7]~151_combout ),
	.datab(\processador|Reg1|Q [13]),
	.datac(\processador|Reg0|Q [13]),
	.datad(\processador|MUX|MUXOut[13]~128_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[13]~129_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[13]~129 .lut_mask = 16'hEE50;
defparam \processador|MUX|MUXOut[13]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[13]~130 (
// Equation(s):
// \processador|MUX|MUXOut[13]~130_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[7]~150_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & ((\processador|MUX|MUXOut[7]~150_combout  & (\processador|Reg5|Q [13])) # 
// (!\processador|MUX|MUXOut[7]~150_combout  & ((\processador|MUX|MUXOut[13]~129_combout )))))

	.dataa(\processador|Reg5|Q [13]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|MUX|MUXOut[7]~150_combout ),
	.datad(\processador|MUX|MUXOut[13]~129_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[13]~130_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[13]~130 .lut_mask = 16'hE3E0;
defparam \processador|MUX|MUXOut[13]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[13]~131 (
// Equation(s):
// \processador|MUX|MUXOut[13]~131_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|MUX|MUXOut[13]~130_combout  & ((\processador|Reg6|Q [13]))) # (!\processador|MUX|MUXOut[13]~130_combout  & (\processador|Reg4|Q [13])))) # 
// (!\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[13]~130_combout ))))

	.dataa(\processador|Reg4|Q [13]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg6|Q [13]),
	.datad(\processador|MUX|MUXOut[13]~130_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[13]~131_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[13]~131 .lut_mask = 16'hF388;
defparam \processador|MUX|MUXOut[13]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneii_lcell_comb \processador|MUX|MUXOut[13]~132 (
// Equation(s):
// \processador|MUX|MUXOut[13]~132_combout  = (\processador|MUX|MUXOut[13]~126_combout ) # ((\processador|MUX|MUXOut[13]~127_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[13]~131_combout )))

	.dataa(\processador|MUX|MUXOut[1]~35_combout ),
	.datab(\processador|MUX|MUXOut[13]~126_combout ),
	.datac(\processador|MUX|MUXOut[13]~127_combout ),
	.datad(\processador|MUX|MUXOut[13]~131_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[13]~132_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[13]~132 .lut_mask = 16'hFEFC;
defparam \processador|MUX|MUXOut[13]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[13] (
// Equation(s):
// \processador|MUX|MUXOut [13] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[13]~132_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [13]))

	.dataa(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.datab(\processador|MUX|MUXOut [13]),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[13]~132_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [13]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[13] .lut_mask = 16'hEE44;
defparam \processador|MUX|MUXOut[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N21
cycloneii_lcell_ff \processador|RegDOUT|Q[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [13]));

// Location: LCCOMB_X51_Y28_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[11]~110 (
// Equation(s):
// \processador|MUX|MUXOut[11]~110_combout  = (\processador|Tstep|Q [2] & (\processador|DINOut~0_combout  & (\memoria|altsyncram_component|auto_generated|q_a [11] & \processador|Decoder12~0_combout )))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [11]),
	.datad(\processador|Decoder12~0_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[11]~110_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[11]~110 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[11]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneii_lcell_comb \processador|Reg4|Q[11]~feeder (
// Equation(s):
// \processador|Reg4|Q[11]~feeder_combout  = \processador|MUX|MUXOut [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [11]),
	.cin(gnd),
	.combout(\processador|Reg4|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg4|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg4|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N15
cycloneii_lcell_ff \processador|Reg4|Q[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg4|Q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [11]));

// Location: LCFF_X49_Y30_N27
cycloneii_lcell_ff \processador|Reg5|Q[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [11]));

// Location: LCCOMB_X47_Y26_N24
cycloneii_lcell_comb \processador|Reg1|Q[11]~feeder (
// Equation(s):
// \processador|Reg1|Q[11]~feeder_combout  = \processador|MUX|MUXOut [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [11]),
	.cin(gnd),
	.combout(\processador|Reg1|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N25
cycloneii_lcell_ff \processador|Reg1|Q[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|Q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [11]));

// Location: LCFF_X48_Y26_N11
cycloneii_lcell_ff \processador|Reg0|Q[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [11]));

// Location: LCFF_X48_Y26_N5
cycloneii_lcell_ff \processador|Reg2|Q[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [11]));

// Location: LCCOMB_X48_Y26_N4
cycloneii_lcell_comb \processador|MUX|MUXOut[11]~112 (
// Equation(s):
// \processador|MUX|MUXOut[11]~112_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[7]~30_combout  & (\processador|Reg3|Q [11])) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|Reg2|Q [11]))))) # 
// (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|Reg3|Q [11]),
	.datab(\processador|MUX|MUXOut[7]~151_combout ),
	.datac(\processador|Reg2|Q [11]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[11]~112_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[11]~112 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MUXOut[11]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[11]~113 (
// Equation(s):
// \processador|MUX|MUXOut[11]~113_combout  = (\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[11]~112_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[11]~112_combout  & (\processador|Reg1|Q [11])) # 
// (!\processador|MUX|MUXOut[11]~112_combout  & ((\processador|Reg0|Q [11])))))

	.dataa(\processador|MUX|MUXOut[7]~151_combout ),
	.datab(\processador|Reg1|Q [11]),
	.datac(\processador|Reg0|Q [11]),
	.datad(\processador|MUX|MUXOut[11]~112_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[11]~113_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[11]~113 .lut_mask = 16'hEE50;
defparam \processador|MUX|MUXOut[11]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[11]~114 (
// Equation(s):
// \processador|MUX|MUXOut[11]~114_combout  = (\processador|MUX|MUXOut[7]~150_combout  & ((\processador|MUX|MUXOut[7]~29_combout ) # ((\processador|Reg5|Q [11])))) # (!\processador|MUX|MUXOut[7]~150_combout  & (!\processador|MUX|MUXOut[7]~29_combout  & 
// ((\processador|MUX|MUXOut[11]~113_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg5|Q [11]),
	.datad(\processador|MUX|MUXOut[11]~113_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[11]~114_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[11]~114 .lut_mask = 16'hB9A8;
defparam \processador|MUX|MUXOut[11]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[11]~115 (
// Equation(s):
// \processador|MUX|MUXOut[11]~115_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|MUX|MUXOut[11]~114_combout  & (\processador|Reg6|Q [11])) # (!\processador|MUX|MUXOut[11]~114_combout  & ((\processador|Reg4|Q [11]))))) # 
// (!\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[11]~114_combout ))))

	.dataa(\processador|Reg6|Q [11]),
	.datab(\processador|Reg4|Q [11]),
	.datac(\processador|MUX|MUXOut[7]~29_combout ),
	.datad(\processador|MUX|MUXOut[11]~114_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[11]~115_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[11]~115 .lut_mask = 16'hAFC0;
defparam \processador|MUX|MUXOut[11]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneii_lcell_comb \processador|MUX|MUXOut[11]~116 (
// Equation(s):
// \processador|MUX|MUXOut[11]~116_combout  = (\processador|MUX|MUXOut[11]~111_combout ) # ((\processador|MUX|MUXOut[11]~110_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[11]~115_combout )))

	.dataa(\processador|MUX|MUXOut[11]~111_combout ),
	.datab(\processador|MUX|MUXOut[1]~35_combout ),
	.datac(\processador|MUX|MUXOut[11]~110_combout ),
	.datad(\processador|MUX|MUXOut[11]~115_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[11]~116_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[11]~116 .lut_mask = 16'hFEFA;
defparam \processador|MUX|MUXOut[11]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneii_lcell_comb \processador|MUX|MUXOut[11] (
// Equation(s):
// \processador|MUX|MUXOut [11] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[11]~116_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [11]))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut [11]),
	.datac(\processador|MUX|MUXOut[11]~116_combout ),
	.datad(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [11]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[11] .lut_mask = 16'hF0CC;
defparam \processador|MUX|MUXOut[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N9
cycloneii_lcell_ff \processador|RegDOUT|Q[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [11]));

// Location: LCCOMB_X51_Y28_N4
cycloneii_lcell_comb \processador|MUX|MUXOut[10]~101 (
// Equation(s):
// \processador|MUX|MUXOut[10]~101_combout  = (\processador|Tstep|Q [2] & (\processador|DINOut~0_combout  & (\memoria|altsyncram_component|auto_generated|q_a [10] & \processador|Decoder12~0_combout )))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [10]),
	.datad(\processador|Decoder12~0_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[10]~101_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[10]~101 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[10]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[10]~102 (
// Equation(s):
// \processador|MUX|MUXOut[10]~102_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|Reg6|Q [10]))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg5|Q [10]))

	.dataa(\processador|Reg5|Q [10]),
	.datab(vcc),
	.datac(\processador|Reg6|Q [10]),
	.datad(\processador|MUX|MUXOut[7]~29_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[10]~102_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[10]~102 .lut_mask = 16'hF0AA;
defparam \processador|MUX|MUXOut[10]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneii_lcell_comb \processador|MUX|MUXOut[10]~103 (
// Equation(s):
// \processador|MUX|MUXOut[10]~103_combout  = (\processador|MUX|MUXOut[10]~101_combout ) # ((\processador|MUX|MUXOut[7]~150_combout  & (\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[10]~102_combout )))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|MUX|MUXOut[1]~35_combout ),
	.datac(\processador|MUX|MUXOut[10]~101_combout ),
	.datad(\processador|MUX|MUXOut[10]~102_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[10]~103_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[10]~103 .lut_mask = 16'hF8F0;
defparam \processador|MUX|MUXOut[10]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneii_lcell_comb \processador|MUX|MUXOut[10]~104 (
// Equation(s):
// \processador|MUX|MUXOut[10]~104_combout  = (\processador|MUX|MUXOut[10]~103_combout ) # ((\processador|Reg7|Q [10] & \processador|MUX|MUXOut[1]~27_combout ))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [10]),
	.datac(\processador|MUX|MUXOut[1]~27_combout ),
	.datad(\processador|MUX|MUXOut[10]~103_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[10]~104_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[10]~104 .lut_mask = 16'hFFC0;
defparam \processador|MUX|MUXOut[10]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneii_lcell_comb \processador|MUX|MUXOut[10]~109 (
// Equation(s):
// \processador|MUX|MUXOut[10]~109_combout  = (\processador|MUX|MUXOut[10]~104_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[10]~108_combout ))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut[1]~35_combout ),
	.datac(\processador|MUX|MUXOut[10]~108_combout ),
	.datad(\processador|MUX|MUXOut[10]~104_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[10]~109_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[10]~109 .lut_mask = 16'hFFC0;
defparam \processador|MUX|MUXOut[10]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[10] (
// Equation(s):
// \processador|MUX|MUXOut [10] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[10]~109_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [10]))

	.dataa(\processador|MUX|MUXOut [10]),
	.datab(vcc),
	.datac(\processador|MUX|MUXOut[10]~109_combout ),
	.datad(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [10]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[10] .lut_mask = 16'hF0AA;
defparam \processador|MUX|MUXOut[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N17
cycloneii_lcell_ff \processador|RegDOUT|Q[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [10]));

// Location: LCFF_X46_Y27_N1
cycloneii_lcell_ff \processador|RegI|IR[2] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|IR [2]));

// Location: LCCOMB_X46_Y27_N26
cycloneii_lcell_comb \processador|Mux20~3 (
// Equation(s):
// \processador|Mux20~3_combout  = (!\processador|RegI|IR [1] & (\processador|RegI|IR [0] & (\processador|RegI|IR [2] & \processador|Mux19~4_combout )))

	.dataa(\processador|RegI|IR [1]),
	.datab(\processador|RegI|IR [0]),
	.datac(\processador|RegI|IR [2]),
	.datad(\processador|Mux19~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux20~3 .lut_mask = 16'h4000;
defparam \processador|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
cycloneii_lcell_comb \processador|Mux20~5 (
// Equation(s):
// \processador|Mux20~5_combout  = (\processador|Mux20~3_combout ) # ((\processador|RegI|IR [5] & (\processador|RegI|IR [3] & \processador|Mux20~2_combout )))

	.dataa(\processador|RegI|IR [5]),
	.datab(\processador|RegI|IR [3]),
	.datac(\processador|Mux20~2_combout ),
	.datad(\processador|Mux20~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux20~5 .lut_mask = 16'hFF80;
defparam \processador|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~150 (
// Equation(s):
// \processador|MUX|MUXOut[7]~150_combout  = (\processador|Tstep|Q [2] & (!\processador|Tstep|Q [1] & ((\processador|Mux19~7_combout ) # (\processador|Mux20~5_combout ))))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|Mux19~7_combout ),
	.datac(\processador|Mux20~5_combout ),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~150 .lut_mask = 16'h00A8;
defparam \processador|MUX|MUXOut[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
cycloneii_lcell_comb \processador|MUX|MUXOut[8]~85 (
// Equation(s):
// \processador|MUX|MUXOut[8]~85_combout  = (\processador|Tstep|Q [2] & (\processador|DINOut~0_combout  & (\processador|Decoder12~0_combout  & \memoria|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\processador|Decoder12~0_combout ),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[8]~85_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[8]~85 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[8]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N11
cycloneii_lcell_ff \processador|Reg5|Q[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [8]));

// Location: LCCOMB_X49_Y29_N12
cycloneii_lcell_comb \processador|Reg6|Q[8]~feeder (
// Equation(s):
// \processador|Reg6|Q[8]~feeder_combout  = \processador|MUX|MUXOut [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [8]),
	.cin(gnd),
	.combout(\processador|Reg6|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg6|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg6|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N13
cycloneii_lcell_ff \processador|Reg6|Q[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg6|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [8]));

// Location: LCCOMB_X47_Y28_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[8]~86 (
// Equation(s):
// \processador|MUX|MUXOut[8]~86_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|Reg6|Q [8]))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg5|Q [8]))

	.dataa(\processador|MUX|MUXOut[7]~29_combout ),
	.datab(vcc),
	.datac(\processador|Reg5|Q [8]),
	.datad(\processador|Reg6|Q [8]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[8]~86_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[8]~86 .lut_mask = 16'hFA50;
defparam \processador|MUX|MUXOut[8]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneii_lcell_comb \processador|MUX|MUXOut[8]~87 (
// Equation(s):
// \processador|MUX|MUXOut[8]~87_combout  = (\processador|MUX|MUXOut[8]~85_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & (\processador|MUX|MUXOut[7]~150_combout  & \processador|MUX|MUXOut[8]~86_combout )))

	.dataa(\processador|MUX|MUXOut[1]~35_combout ),
	.datab(\processador|MUX|MUXOut[7]~150_combout ),
	.datac(\processador|MUX|MUXOut[8]~85_combout ),
	.datad(\processador|MUX|MUXOut[8]~86_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[8]~87 .lut_mask = 16'hF8F0;
defparam \processador|MUX|MUXOut[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneii_lcell_comb \processador|MUX|MUXOut[8]~88 (
// Equation(s):
// \processador|MUX|MUXOut[8]~88_combout  = (\processador|MUX|MUXOut[8]~87_combout ) # ((\processador|Reg7|Q [8] & \processador|MUX|MUXOut[1]~27_combout ))

	.dataa(\processador|Reg7|Q [8]),
	.datab(\processador|MUX|MUXOut[1]~27_combout ),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[8]~87_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[8]~88_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[8]~88 .lut_mask = 16'hFF88;
defparam \processador|MUX|MUXOut[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneii_lcell_comb \processador|Reg1|Q[8]~feeder (
// Equation(s):
// \processador|Reg1|Q[8]~feeder_combout  = \processador|MUX|MUXOut [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [8]),
	.cin(gnd),
	.combout(\processador|Reg1|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N7
cycloneii_lcell_ff \processador|Reg1|Q[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [8]));

// Location: LCCOMB_X47_Y31_N8
cycloneii_lcell_comb \processador|MUX|MUXOut[8]~89 (
// Equation(s):
// \processador|MUX|MUXOut[8]~89_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|Reg3|Q [8]) # ((!\processador|MUX|MUXOut[7]~30_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|Reg1|Q [8] & 
// \processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|Reg3|Q [8]),
	.datab(\processador|MUX|MUXOut[7]~151_combout ),
	.datac(\processador|Reg1|Q [8]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[8]~89_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[8]~89 .lut_mask = 16'hB8CC;
defparam \processador|MUX|MUXOut[8]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneii_lcell_comb \processador|Reg2|Q[8]~feeder (
// Equation(s):
// \processador|Reg2|Q[8]~feeder_combout  = \processador|MUX|MUXOut [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [8]),
	.cin(gnd),
	.combout(\processador|Reg2|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg2|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg2|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N27
cycloneii_lcell_ff \processador|Reg2|Q[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg2|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [8]));

// Location: LCCOMB_X47_Y31_N14
cycloneii_lcell_comb \processador|MUX|MUXOut[8]~90 (
// Equation(s):
// \processador|MUX|MUXOut[8]~90_combout  = (\processador|MUX|MUXOut[7]~30_combout  & (((\processador|MUX|MUXOut[8]~89_combout )))) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|MUX|MUXOut[8]~89_combout  & ((\processador|Reg2|Q [8]))) # 
// (!\processador|MUX|MUXOut[8]~89_combout  & (\processador|Reg0|Q [8]))))

	.dataa(\processador|Reg0|Q [8]),
	.datab(\processador|MUX|MUXOut[7]~30_combout ),
	.datac(\processador|MUX|MUXOut[8]~89_combout ),
	.datad(\processador|Reg2|Q [8]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[8]~90_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[8]~90 .lut_mask = 16'hF2C2;
defparam \processador|MUX|MUXOut[8]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N13
cycloneii_lcell_ff \processador|Reg4|Q[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [8]));

// Location: LCCOMB_X47_Y28_N12
cycloneii_lcell_comb \processador|MUX|MUXOut[8]~91 (
// Equation(s):
// \processador|MUX|MUXOut[8]~91_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg4|Q [8] & ((\processador|Reg6|Q [8]) # (!\processador|MUX|MUXOut[7]~150_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & 
// (((\processador|MUX|MUXOut[7]~150_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~29_combout ),
	.datab(\processador|Reg6|Q [8]),
	.datac(\processador|Reg4|Q [8]),
	.datad(\processador|MUX|MUXOut[7]~150_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[8]~91_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[8]~91 .lut_mask = 16'hD5A0;
defparam \processador|MUX|MUXOut[8]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[8]~92 (
// Equation(s):
// \processador|MUX|MUXOut[8]~92_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[8]~91_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|MUX|MUXOut[8]~90_combout  & ((\processador|Reg5|Q [8]) # 
// (!\processador|MUX|MUXOut[8]~91_combout ))))

	.dataa(\processador|Reg5|Q [8]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|MUX|MUXOut[8]~90_combout ),
	.datad(\processador|MUX|MUXOut[8]~91_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[8]~92_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[8]~92 .lut_mask = 16'hEC30;
defparam \processador|MUX|MUXOut[8]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneii_lcell_comb \processador|MUX|MUXOut[8]~93 (
// Equation(s):
// \processador|MUX|MUXOut[8]~93_combout  = (\processador|MUX|MUXOut[8]~88_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[8]~92_combout ))

	.dataa(\processador|MUX|MUXOut[1]~35_combout ),
	.datab(vcc),
	.datac(\processador|MUX|MUXOut[8]~88_combout ),
	.datad(\processador|MUX|MUXOut[8]~92_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[8]~93_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[8]~93 .lut_mask = 16'hFAF0;
defparam \processador|MUX|MUXOut[8]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[8] (
// Equation(s):
// \processador|MUX|MUXOut [8] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[8]~93_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [8]))

	.dataa(\processador|MUX|MUXOut [8]),
	.datab(vcc),
	.datac(\processador|MUX|MUXOut[8]~93_combout ),
	.datad(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [8]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[8] .lut_mask = 16'hF0AA;
defparam \processador|MUX|MUXOut[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N17
cycloneii_lcell_ff \processador|RegDOUT|Q[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [8]));

// Location: LCFF_X47_Y27_N11
cycloneii_lcell_ff \processador|RegI|IR[3] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|IR [3]));

// Location: LCCOMB_X48_Y27_N16
cycloneii_lcell_comb \processador|Mux11~3 (
// Equation(s):
// \processador|Mux11~3_combout  = (\processador|RegI|IR [5] & (!\processador|RegI|IR [4] & (\processador|Mux15~5_combout  & !\processador|RegI|IR [3])))

	.dataa(\processador|RegI|IR [5]),
	.datab(\processador|RegI|IR [4]),
	.datac(\processador|Mux15~5_combout ),
	.datad(\processador|RegI|IR [3]),
	.cin(gnd),
	.combout(\processador|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux11~3 .lut_mask = 16'h0020;
defparam \processador|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N27
cycloneii_lcell_ff \processador|Reg4|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [7]));

// Location: LCFF_X47_Y28_N29
cycloneii_lcell_ff \processador|Reg5|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [7]));

// Location: LCFF_X47_Y26_N21
cycloneii_lcell_ff \processador|Reg1|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [7]));

// Location: LCFF_X47_Y26_N3
cycloneii_lcell_ff \processador|Reg0|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [7]));

// Location: LCFF_X48_Y26_N9
cycloneii_lcell_ff \processador|Reg2|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [7]));

// Location: LCCOMB_X47_Y26_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~80 (
// Equation(s):
// \processador|MUX|MUXOut[7]~80_combout  = (\processador|MUX|MUXOut[7]~30_combout  & ((\processador|Reg3|Q [7]) # ((!\processador|MUX|MUXOut[7]~151_combout )))) # (!\processador|MUX|MUXOut[7]~30_combout  & (((\processador|Reg2|Q [7] & 
// \processador|MUX|MUXOut[7]~151_combout ))))

	.dataa(\processador|Reg3|Q [7]),
	.datab(\processador|Reg2|Q [7]),
	.datac(\processador|MUX|MUXOut[7]~30_combout ),
	.datad(\processador|MUX|MUXOut[7]~151_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~80 .lut_mask = 16'hACF0;
defparam \processador|MUX|MUXOut[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~81 (
// Equation(s):
// \processador|MUX|MUXOut[7]~81_combout  = (\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[7]~80_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[7]~80_combout  & (\processador|Reg1|Q [7])) # 
// (!\processador|MUX|MUXOut[7]~80_combout  & ((\processador|Reg0|Q [7])))))

	.dataa(\processador|MUX|MUXOut[7]~151_combout ),
	.datab(\processador|Reg1|Q [7]),
	.datac(\processador|Reg0|Q [7]),
	.datad(\processador|MUX|MUXOut[7]~80_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~81 .lut_mask = 16'hEE50;
defparam \processador|MUX|MUXOut[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~82 (
// Equation(s):
// \processador|MUX|MUXOut[7]~82_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|MUX|MUXOut[7]~150_combout )) # (!\processador|MUX|MUXOut[7]~29_combout  & ((\processador|MUX|MUXOut[7]~150_combout  & (\processador|Reg5|Q [7])) # 
// (!\processador|MUX|MUXOut[7]~150_combout  & ((\processador|MUX|MUXOut[7]~81_combout )))))

	.dataa(\processador|MUX|MUXOut[7]~29_combout ),
	.datab(\processador|MUX|MUXOut[7]~150_combout ),
	.datac(\processador|Reg5|Q [7]),
	.datad(\processador|MUX|MUXOut[7]~81_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~82 .lut_mask = 16'hD9C8;
defparam \processador|MUX|MUXOut[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~83 (
// Equation(s):
// \processador|MUX|MUXOut[7]~83_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|MUX|MUXOut[7]~82_combout  & (\processador|Reg6|Q [7])) # (!\processador|MUX|MUXOut[7]~82_combout  & ((\processador|Reg4|Q [7]))))) # 
// (!\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[7]~82_combout ))))

	.dataa(\processador|Reg6|Q [7]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg4|Q [7]),
	.datad(\processador|MUX|MUXOut[7]~82_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~83 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MUXOut[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~84 (
// Equation(s):
// \processador|MUX|MUXOut[7]~84_combout  = (\processador|MUX|MUXOut[7]~79_combout ) # ((\processador|MUX|MUXOut[7]~78_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[7]~83_combout )))

	.dataa(\processador|MUX|MUXOut[1]~35_combout ),
	.datab(\processador|MUX|MUXOut[7]~79_combout ),
	.datac(\processador|MUX|MUXOut[7]~78_combout ),
	.datad(\processador|MUX|MUXOut[7]~83_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~84 .lut_mask = 16'hFEFC;
defparam \processador|MUX|MUXOut[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[7] (
// Equation(s):
// \processador|MUX|MUXOut [7] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[7]~84_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [7]))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut [7]),
	.datac(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.datad(\processador|MUX|MUXOut[7]~84_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [7]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7] .lut_mask = 16'hFC0C;
defparam \processador|MUX|MUXOut[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N3
cycloneii_lcell_ff \processador|RegDOUT|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [7]));

// Location: LCFF_X47_Y27_N23
cycloneii_lcell_ff \processador|RegI|IR[4] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|IR [4]));

// Location: LCCOMB_X48_Y27_N8
cycloneii_lcell_comb \processador|Mux9~0 (
// Equation(s):
// \processador|Mux9~0_combout  = (\processador|RegI|IR [5] & (\processador|RegI|IR [4] & (\processador|Mux15~5_combout  & !\processador|RegI|IR [3])))

	.dataa(\processador|RegI|IR [5]),
	.datab(\processador|RegI|IR [4]),
	.datac(\processador|Mux15~5_combout ),
	.datad(\processador|RegI|IR [3]),
	.cin(gnd),
	.combout(\processador|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux9~0 .lut_mask = 16'h0080;
defparam \processador|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N21
cycloneii_lcell_ff \processador|Reg6|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg6|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [6]));

// Location: LCFF_X49_Y30_N23
cycloneii_lcell_ff \processador|Reg5|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [6]));

// Location: LCCOMB_X49_Y30_N22
cycloneii_lcell_comb \processador|MUX|MUXOut[6]~70 (
// Equation(s):
// \processador|MUX|MUXOut[6]~70_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg6|Q [6])) # (!\processador|MUX|MUXOut[7]~29_combout  & ((\processador|Reg5|Q [6])))

	.dataa(vcc),
	.datab(\processador|Reg6|Q [6]),
	.datac(\processador|Reg5|Q [6]),
	.datad(\processador|MUX|MUXOut[7]~29_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[6]~70 .lut_mask = 16'hCCF0;
defparam \processador|MUX|MUXOut[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneii_lcell_comb \processador|MUX|MUXOut[6]~71 (
// Equation(s):
// \processador|MUX|MUXOut[6]~71_combout  = (\processador|MUX|MUXOut[6]~69_combout ) # ((\processador|MUX|MUXOut[7]~150_combout  & (\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[6]~70_combout )))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|MUX|MUXOut[1]~35_combout ),
	.datac(\processador|MUX|MUXOut[6]~69_combout ),
	.datad(\processador|MUX|MUXOut[6]~70_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[6]~71 .lut_mask = 16'hF8F0;
defparam \processador|MUX|MUXOut[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[6]~72 (
// Equation(s):
// \processador|MUX|MUXOut[6]~72_combout  = (\processador|MUX|MUXOut[6]~71_combout ) # ((\processador|MUX|MUXOut[1]~27_combout  & \processador|Reg7|Q [6]))

	.dataa(\processador|MUX|MUXOut[1]~27_combout ),
	.datab(\processador|Reg7|Q [6]),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[6]~71_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[6]~72 .lut_mask = 16'hFF88;
defparam \processador|MUX|MUXOut[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N25
cycloneii_lcell_ff \processador|Reg4|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [6]));

// Location: LCCOMB_X49_Y30_N24
cycloneii_lcell_comb \processador|MUX|MUXOut[6]~75 (
// Equation(s):
// \processador|MUX|MUXOut[6]~75_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg4|Q [6] & ((\processador|Reg6|Q [6]) # (!\processador|MUX|MUXOut[7]~150_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & 
// (((\processador|MUX|MUXOut[7]~150_combout ))))

	.dataa(\processador|Reg6|Q [6]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg4|Q [6]),
	.datad(\processador|MUX|MUXOut[7]~150_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[6]~75 .lut_mask = 16'hB3C0;
defparam \processador|MUX|MUXOut[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N25
cycloneii_lcell_ff \processador|Reg0|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [6]));

// Location: LCFF_X48_Y31_N19
cycloneii_lcell_ff \processador|Reg1|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [6]));

// Location: LCCOMB_X48_Y31_N18
cycloneii_lcell_comb \processador|MUX|MUXOut[6]~73 (
// Equation(s):
// \processador|MUX|MUXOut[6]~73_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|Reg3|Q [6]) # ((!\processador|MUX|MUXOut[7]~30_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|Reg1|Q [6] & 
// \processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|Reg3|Q [6]),
	.datab(\processador|MUX|MUXOut[7]~151_combout ),
	.datac(\processador|Reg1|Q [6]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[6]~73 .lut_mask = 16'hB8CC;
defparam \processador|MUX|MUXOut[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneii_lcell_comb \processador|MUX|MUXOut[6]~74 (
// Equation(s):
// \processador|MUX|MUXOut[6]~74_combout  = (\processador|MUX|MUXOut[7]~30_combout  & (((\processador|MUX|MUXOut[6]~73_combout )))) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|MUX|MUXOut[6]~73_combout  & (\processador|Reg2|Q [6])) # 
// (!\processador|MUX|MUXOut[6]~73_combout  & ((\processador|Reg0|Q [6])))))

	.dataa(\processador|Reg2|Q [6]),
	.datab(\processador|MUX|MUXOut[7]~30_combout ),
	.datac(\processador|Reg0|Q [6]),
	.datad(\processador|MUX|MUXOut[6]~73_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[6]~74 .lut_mask = 16'hEE30;
defparam \processador|MUX|MUXOut[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[6]~76 (
// Equation(s):
// \processador|MUX|MUXOut[6]~76_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[6]~75_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|MUX|MUXOut[6]~74_combout  & ((\processador|Reg5|Q [6]) # 
// (!\processador|MUX|MUXOut[6]~75_combout ))))

	.dataa(\processador|Reg5|Q [6]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|MUX|MUXOut[6]~75_combout ),
	.datad(\processador|MUX|MUXOut[6]~74_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[6]~76 .lut_mask = 16'hE3C0;
defparam \processador|MUX|MUXOut[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[6]~77 (
// Equation(s):
// \processador|MUX|MUXOut[6]~77_combout  = (\processador|MUX|MUXOut[6]~72_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[6]~76_combout ))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut[1]~35_combout ),
	.datac(\processador|MUX|MUXOut[6]~72_combout ),
	.datad(\processador|MUX|MUXOut[6]~76_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[6]~77 .lut_mask = 16'hFCF0;
defparam \processador|MUX|MUXOut[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneii_lcell_comb \processador|MUX|MUXOut[6] (
// Equation(s):
// \processador|MUX|MUXOut [6] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[6]~77_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [6]))

	.dataa(\processador|MUX|MUXOut [6]),
	.datab(vcc),
	.datac(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.datad(\processador|MUX|MUXOut[6]~77_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [6]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[6] .lut_mask = 16'hFA0A;
defparam \processador|MUX|MUXOut[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N25
cycloneii_lcell_ff \processador|RegDOUT|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [6]));

// Location: LCCOMB_X48_Y29_N8
cycloneii_lcell_comb \processador|MUX|MUXOut[5]~62 (
// Equation(s):
// \processador|MUX|MUXOut[5]~62_combout  = (\processador|DINOut~0_combout  & (\processador|Tstep|Q [2] & (\memoria|altsyncram_component|auto_generated|q_a [5] & \processador|Decoder12~0_combout )))

	.dataa(\processador|DINOut~0_combout ),
	.datab(\processador|Tstep|Q [2]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datad(\processador|Decoder12~0_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[5]~62 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N25
cycloneii_lcell_ff \processador|Reg4|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [5]));

// Location: LCFF_X47_Y29_N3
cycloneii_lcell_ff \processador|Reg5|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [5]));

// Location: LCCOMB_X47_Y26_N14
cycloneii_lcell_comb \processador|Reg1|Q[5]~feeder (
// Equation(s):
// \processador|Reg1|Q[5]~feeder_combout  = \processador|MUX|MUXOut [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [5]),
	.cin(gnd),
	.combout(\processador|Reg1|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N15
cycloneii_lcell_ff \processador|Reg1|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [5]));

// Location: LCFF_X48_Y26_N3
cycloneii_lcell_ff \processador|Reg0|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [5]));

// Location: LCFF_X48_Y26_N13
cycloneii_lcell_ff \processador|Reg2|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [5]));

// Location: LCCOMB_X48_Y26_N12
cycloneii_lcell_comb \processador|MUX|MUXOut[5]~64 (
// Equation(s):
// \processador|MUX|MUXOut[5]~64_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[7]~30_combout  & (\processador|Reg3|Q [5])) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|Reg2|Q [5]))))) # 
// (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|Reg3|Q [5]),
	.datab(\processador|MUX|MUXOut[7]~151_combout ),
	.datac(\processador|Reg2|Q [5]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[5]~64 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MUXOut[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[5]~65 (
// Equation(s):
// \processador|MUX|MUXOut[5]~65_combout  = (\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[5]~64_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[5]~64_combout  & (\processador|Reg1|Q [5])) # 
// (!\processador|MUX|MUXOut[5]~64_combout  & ((\processador|Reg0|Q [5])))))

	.dataa(\processador|MUX|MUXOut[7]~151_combout ),
	.datab(\processador|Reg1|Q [5]),
	.datac(\processador|Reg0|Q [5]),
	.datad(\processador|MUX|MUXOut[5]~64_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[5]~65 .lut_mask = 16'hEE50;
defparam \processador|MUX|MUXOut[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[5]~66 (
// Equation(s):
// \processador|MUX|MUXOut[5]~66_combout  = (\processador|MUX|MUXOut[7]~150_combout  & ((\processador|MUX|MUXOut[7]~29_combout ) # ((\processador|Reg5|Q [5])))) # (!\processador|MUX|MUXOut[7]~150_combout  & (!\processador|MUX|MUXOut[7]~29_combout  & 
// ((\processador|MUX|MUXOut[5]~65_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg5|Q [5]),
	.datad(\processador|MUX|MUXOut[5]~65_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[5]~66_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[5]~66 .lut_mask = 16'hB9A8;
defparam \processador|MUX|MUXOut[5]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneii_lcell_comb \processador|MUX|MUXOut[5]~67 (
// Equation(s):
// \processador|MUX|MUXOut[5]~67_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|MUX|MUXOut[5]~66_combout  & (\processador|Reg6|Q [5])) # (!\processador|MUX|MUXOut[5]~66_combout  & ((\processador|Reg4|Q [5]))))) # 
// (!\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[5]~66_combout ))))

	.dataa(\processador|Reg6|Q [5]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg4|Q [5]),
	.datad(\processador|MUX|MUXOut[5]~66_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[5]~67_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[5]~67 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MUXOut[5]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneii_lcell_comb \processador|MUX|MUXOut[5]~68 (
// Equation(s):
// \processador|MUX|MUXOut[5]~68_combout  = (\processador|MUX|MUXOut[5]~63_combout ) # ((\processador|MUX|MUXOut[5]~62_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[5]~67_combout )))

	.dataa(\processador|MUX|MUXOut[1]~35_combout ),
	.datab(\processador|MUX|MUXOut[5]~63_combout ),
	.datac(\processador|MUX|MUXOut[5]~62_combout ),
	.datad(\processador|MUX|MUXOut[5]~67_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[5]~68_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[5]~68 .lut_mask = 16'hFEFC;
defparam \processador|MUX|MUXOut[5]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneii_lcell_comb \processador|MUX|MUXOut[5] (
// Equation(s):
// \processador|MUX|MUXOut [5] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[5]~68_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [5]))

	.dataa(\processador|MUX|MUXOut [5]),
	.datab(vcc),
	.datac(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.datad(\processador|MUX|MUXOut[5]~68_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [5]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[5] .lut_mask = 16'hFA0A;
defparam \processador|MUX|MUXOut[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N13
cycloneii_lcell_ff \processador|RegDOUT|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MUXOut [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|Q [5]));

// Location: LCFF_X45_Y27_N19
cycloneii_lcell_ff \processador|RegI|IR[0] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|IR [0]));

// Location: LCCOMB_X45_Y27_N30
cycloneii_lcell_comb \processador|Mux19~5 (
// Equation(s):
// \processador|Mux19~5_combout  = (!\processador|RegI|IR [0] & (\processador|RegI|IR [1] & \processador|RegI|IR [2]))

	.dataa(vcc),
	.datab(\processador|RegI|IR [0]),
	.datac(\processador|RegI|IR [1]),
	.datad(\processador|RegI|IR [2]),
	.cin(gnd),
	.combout(\processador|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~5 .lut_mask = 16'h3000;
defparam \processador|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
cycloneii_lcell_comb \processador|Mux19~7 (
// Equation(s):
// \processador|Mux19~7_combout  = (\processador|Mux19~4_combout  & (((\processador|Mux19~5_combout )))) # (!\processador|Mux19~4_combout  & (\processador|Mux19~6_combout  & ((\processador|Mux25~3_combout ))))

	.dataa(\processador|Mux19~6_combout ),
	.datab(\processador|Mux19~4_combout ),
	.datac(\processador|Mux19~5_combout ),
	.datad(\processador|Mux25~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~7 .lut_mask = 16'hE2C0;
defparam \processador|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
cycloneii_lcell_comb \processador|Mux19~8 (
// Equation(s):
// \processador|Mux19~8_combout  = (\processador|Mux25~3_combout  & (!\processador|Mux19~2_combout  & (!\processador|RegI|IR [3] & !\processador|Mux19~4_combout )))

	.dataa(\processador|Mux25~3_combout ),
	.datab(\processador|Mux19~2_combout ),
	.datac(\processador|RegI|IR [3]),
	.datad(\processador|Mux19~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~8 .lut_mask = 16'h0002;
defparam \processador|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
cycloneii_lcell_comb \processador|Mux21~2 (
// Equation(s):
// \processador|Mux21~2_combout  = (!\processador|RegI|IR [1] & (!\processador|RegI|IR [0] & (\processador|RegI|IR [2] & \processador|Mux19~4_combout )))

	.dataa(\processador|RegI|IR [1]),
	.datab(\processador|RegI|IR [0]),
	.datac(\processador|RegI|IR [2]),
	.datad(\processador|Mux19~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux21~2 .lut_mask = 16'h1000;
defparam \processador|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
cycloneii_lcell_comb \processador|Mux21~4 (
// Equation(s):
// \processador|Mux21~4_combout  = (\processador|Mux21~2_combout ) # ((\processador|RegI|IR [5] & (!\processador|RegI|IR [4] & \processador|Mux19~8_combout )))

	.dataa(\processador|RegI|IR [5]),
	.datab(\processador|RegI|IR [4]),
	.datac(\processador|Mux19~8_combout ),
	.datad(\processador|Mux21~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux21~4 .lut_mask = 16'hFF20;
defparam \processador|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[7]~29 (
// Equation(s):
// \processador|MUX|MUXOut[7]~29_combout  = (\Display6_Tstep_Q|WideOr4~1_combout  & ((\processador|Mux19~7_combout ) # ((!\processador|Mux20~5_combout  & \processador|Mux21~4_combout ))))

	.dataa(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datab(\processador|Mux19~7_combout ),
	.datac(\processador|Mux20~5_combout ),
	.datad(\processador|Mux21~4_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[7]~29 .lut_mask = 16'h8A88;
defparam \processador|MUX|MUXOut[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N5
cycloneii_lcell_ff \processador|Reg0|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [4]));

// Location: LCCOMB_X47_Y30_N0
cycloneii_lcell_comb \processador|Reg3|Q[4]~feeder (
// Equation(s):
// \processador|Reg3|Q[4]~feeder_combout  = \processador|MUX|MUXOut [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [4]),
	.cin(gnd),
	.combout(\processador|Reg3|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N1
cycloneii_lcell_ff \processador|Reg3|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [4]));

// Location: LCCOMB_X46_Y29_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[4]~57 (
// Equation(s):
// \processador|MUX|MUXOut[4]~57_combout  = (\processador|MUX|MUXOut[7]~30_combout  & ((\processador|MUX|MUXOut[7]~151_combout  & ((\processador|Reg3|Q [4]))) # (!\processador|MUX|MUXOut[7]~151_combout  & (\processador|Reg1|Q [4])))) # 
// (!\processador|MUX|MUXOut[7]~30_combout  & (((\processador|MUX|MUXOut[7]~151_combout ))))

	.dataa(\processador|Reg1|Q [4]),
	.datab(\processador|MUX|MUXOut[7]~30_combout ),
	.datac(\processador|MUX|MUXOut[7]~151_combout ),
	.datad(\processador|Reg3|Q [4]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[4]~57 .lut_mask = 16'hF838;
defparam \processador|MUX|MUXOut[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[4]~58 (
// Equation(s):
// \processador|MUX|MUXOut[4]~58_combout  = (\processador|MUX|MUXOut[7]~30_combout  & (((\processador|MUX|MUXOut[4]~57_combout )))) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|MUX|MUXOut[4]~57_combout  & (\processador|Reg2|Q [4])) # 
// (!\processador|MUX|MUXOut[4]~57_combout  & ((\processador|Reg0|Q [4])))))

	.dataa(\processador|Reg2|Q [4]),
	.datab(\processador|Reg0|Q [4]),
	.datac(\processador|MUX|MUXOut[7]~30_combout ),
	.datad(\processador|MUX|MUXOut[4]~57_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[4]~58 .lut_mask = 16'hFA0C;
defparam \processador|MUX|MUXOut[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N9
cycloneii_lcell_ff \processador|Reg6|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [4]));

// Location: LCFF_X47_Y29_N27
cycloneii_lcell_ff \processador|Reg4|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [4]));

// Location: LCCOMB_X47_Y29_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[4]~59 (
// Equation(s):
// \processador|MUX|MUXOut[4]~59_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg4|Q [4] & ((\processador|Reg6|Q [4]) # (!\processador|MUX|MUXOut[7]~150_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & 
// (\processador|MUX|MUXOut[7]~150_combout ))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|Reg6|Q [4]),
	.datac(\processador|Reg4|Q [4]),
	.datad(\processador|MUX|MUXOut[7]~29_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[4]~59 .lut_mask = 16'hD0AA;
defparam \processador|MUX|MUXOut[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[4]~60 (
// Equation(s):
// \processador|MUX|MUXOut[4]~60_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[4]~59_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|MUX|MUXOut[4]~58_combout  & ((\processador|Reg5|Q [4]) # 
// (!\processador|MUX|MUXOut[4]~59_combout ))))

	.dataa(\processador|Reg5|Q [4]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|MUX|MUXOut[4]~58_combout ),
	.datad(\processador|MUX|MUXOut[4]~59_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[4]~60 .lut_mask = 16'hEC30;
defparam \processador|MUX|MUXOut[4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneii_lcell_comb \processador|Reg7|Q~5 (
// Equation(s):
// \processador|Reg7|Q~5_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [4])))) # (!\processador|Mux8~0_combout  & (\processador|Reg7|Add0~8_combout  & (!\processador|Mux17~0_combout )))

	.dataa(\processador|Mux8~0_combout ),
	.datab(\processador|Reg7|Add0~8_combout ),
	.datac(\processador|Mux17~0_combout ),
	.datad(\processador|MUX|MUXOut [4]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~5 .lut_mask = 16'hAE04;
defparam \processador|Reg7|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N13
cycloneii_lcell_ff \processador|Reg7|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [4]));

// Location: LCCOMB_X50_Y29_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[4]~53 (
// Equation(s):
// \processador|MUX|MUXOut[4]~53_combout  = (\processador|DINOut~0_combout  & (\processador|Tstep|Q [2] & (\memoria|altsyncram_component|auto_generated|q_a [4] & \processador|Decoder12~0_combout )))

	.dataa(\processador|DINOut~0_combout ),
	.datab(\processador|Tstep|Q [2]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.datad(\processador|Decoder12~0_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[4]~53 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
cycloneii_lcell_comb \processador|Reg5|Q[4]~feeder (
// Equation(s):
// \processador|Reg5|Q[4]~feeder_combout  = \processador|MUX|MUXOut [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [4]),
	.cin(gnd),
	.combout(\processador|Reg5|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg5|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg5|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N21
cycloneii_lcell_ff \processador|Reg5|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg5|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [4]));

// Location: LCCOMB_X50_Y29_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[4]~54 (
// Equation(s):
// \processador|MUX|MUXOut[4]~54_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|Reg6|Q [4]))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg5|Q [4]))

	.dataa(vcc),
	.datab(\processador|Reg5|Q [4]),
	.datac(\processador|MUX|MUXOut[7]~29_combout ),
	.datad(\processador|Reg6|Q [4]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[4]~54 .lut_mask = 16'hFC0C;
defparam \processador|MUX|MUXOut[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneii_lcell_comb \processador|MUX|MUXOut[4]~55 (
// Equation(s):
// \processador|MUX|MUXOut[4]~55_combout  = (\processador|MUX|MUXOut[4]~53_combout ) # ((\processador|MUX|MUXOut[7]~150_combout  & (\processador|MUX|MUXOut[4]~54_combout  & \processador|MUX|MUXOut[1]~35_combout )))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|MUX|MUXOut[4]~53_combout ),
	.datac(\processador|MUX|MUXOut[4]~54_combout ),
	.datad(\processador|MUX|MUXOut[1]~35_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[4]~55 .lut_mask = 16'hECCC;
defparam \processador|MUX|MUXOut[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneii_lcell_comb \processador|MUX|MUXOut[4]~56 (
// Equation(s):
// \processador|MUX|MUXOut[4]~56_combout  = (\processador|MUX|MUXOut[4]~55_combout ) # ((\processador|MUX|MUXOut[1]~27_combout  & \processador|Reg7|Q [4]))

	.dataa(\processador|MUX|MUXOut[1]~27_combout ),
	.datab(\processador|Reg7|Q [4]),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[4]~55_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[4]~56 .lut_mask = 16'hFF88;
defparam \processador|MUX|MUXOut[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneii_lcell_comb \processador|MUX|MUXOut[4]~61 (
// Equation(s):
// \processador|MUX|MUXOut[4]~61_combout  = (\processador|MUX|MUXOut[4]~56_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[4]~60_combout ))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut[1]~35_combout ),
	.datac(\processador|MUX|MUXOut[4]~60_combout ),
	.datad(\processador|MUX|MUXOut[4]~56_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[4]~61_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[4]~61 .lut_mask = 16'hFFC0;
defparam \processador|MUX|MUXOut[4]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneii_lcell_comb \processador|MUX|MUXOut[4] (
// Equation(s):
// \processador|MUX|MUXOut [4] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[4]~61_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [4]))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut [4]),
	.datac(\processador|MUX|MUXOut[4]~61_combout ),
	.datad(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [4]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[4] .lut_mask = 16'hF0CC;
defparam \processador|MUX|MUXOut[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N19
cycloneii_lcell_ff \processador|RegADOut|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|Q [4]));

// Location: LCFF_X47_Y27_N31
cycloneii_lcell_ff \processador|RegI|IR[8] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|IR [8]));

// Location: LCCOMB_X49_Y27_N0
cycloneii_lcell_comb \processador|Mux17~0 (
// Equation(s):
// \processador|Mux17~0_combout  = ((\processador|Tstep|Q [2] & ((!\processador|RegI|IR [8]) # (!\processador|DINOut~0_combout )))) # (!\processador|Decoder12~0_combout )

	.dataa(\processador|DINOut~0_combout ),
	.datab(\processador|RegI|IR [8]),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Decoder12~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux17~0 .lut_mask = 16'h70FF;
defparam \processador|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneii_lcell_comb \processador|Reg7|Add0~14 (
// Equation(s):
// \processador|Reg7|Add0~14_combout  = (\processador|Reg7|Q [7] & (!\processador|Reg7|Add0~13 )) # (!\processador|Reg7|Q [7] & ((\processador|Reg7|Add0~13 ) # (GND)))
// \processador|Reg7|Add0~15  = CARRY((!\processador|Reg7|Add0~13 ) # (!\processador|Reg7|Q [7]))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~13 ),
	.combout(\processador|Reg7|Add0~14_combout ),
	.cout(\processador|Reg7|Add0~15 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~14 .lut_mask = 16'h3C3F;
defparam \processador|Reg7|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneii_lcell_comb \processador|Reg7|Q~8 (
// Equation(s):
// \processador|Reg7|Q~8_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [7])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & (\processador|Reg7|Add0~14_combout )))

	.dataa(\processador|Mux17~0_combout ),
	.datab(\processador|Reg7|Add0~14_combout ),
	.datac(\processador|Mux8~0_combout ),
	.datad(\processador|MUX|MUXOut [7]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~8 .lut_mask = 16'hF404;
defparam \processador|Reg7|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N11
cycloneii_lcell_ff \processador|Reg7|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [7]));

// Location: LCCOMB_X50_Y31_N16
cycloneii_lcell_comb \processador|Reg7|Add0~16 (
// Equation(s):
// \processador|Reg7|Add0~16_combout  = (\processador|Reg7|Q [8] & (\processador|Reg7|Add0~15  $ (GND))) # (!\processador|Reg7|Q [8] & (!\processador|Reg7|Add0~15  & VCC))
// \processador|Reg7|Add0~17  = CARRY((\processador|Reg7|Q [8] & !\processador|Reg7|Add0~15 ))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~15 ),
	.combout(\processador|Reg7|Add0~16_combout ),
	.cout(\processador|Reg7|Add0~17 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~16 .lut_mask = 16'hC30C;
defparam \processador|Reg7|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneii_lcell_comb \processador|Reg7|Q~9 (
// Equation(s):
// \processador|Reg7|Q~9_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [8])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & ((\processador|Reg7|Add0~16_combout ))))

	.dataa(\processador|Mux17~0_combout ),
	.datab(\processador|Mux8~0_combout ),
	.datac(\processador|MUX|MUXOut [8]),
	.datad(\processador|Reg7|Add0~16_combout ),
	.cin(gnd),
	.combout(\processador|Reg7|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~9 .lut_mask = 16'hD1C0;
defparam \processador|Reg7|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N31
cycloneii_lcell_ff \processador|Reg7|Q[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [8]));

// Location: LCCOMB_X50_Y31_N18
cycloneii_lcell_comb \processador|Reg7|Add0~18 (
// Equation(s):
// \processador|Reg7|Add0~18_combout  = (\processador|Reg7|Q [9] & (!\processador|Reg7|Add0~17 )) # (!\processador|Reg7|Q [9] & ((\processador|Reg7|Add0~17 ) # (GND)))
// \processador|Reg7|Add0~19  = CARRY((!\processador|Reg7|Add0~17 ) # (!\processador|Reg7|Q [9]))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~17 ),
	.combout(\processador|Reg7|Add0~18_combout ),
	.cout(\processador|Reg7|Add0~19 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~18 .lut_mask = 16'h3C3F;
defparam \processador|Reg7|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneii_lcell_comb \processador|Reg7|Q~10 (
// Equation(s):
// \processador|Reg7|Q~10_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [9])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & (\processador|Reg7|Add0~18_combout )))

	.dataa(\processador|Mux8~0_combout ),
	.datab(\processador|Mux17~0_combout ),
	.datac(\processador|Reg7|Add0~18_combout ),
	.datad(\processador|MUX|MUXOut [9]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~10 .lut_mask = 16'hBA10;
defparam \processador|Reg7|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N15
cycloneii_lcell_ff \processador|Reg7|Q[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [9]));

// Location: LCCOMB_X50_Y31_N28
cycloneii_lcell_comb \processador|Reg7|Add0~28 (
// Equation(s):
// \processador|Reg7|Add0~28_combout  = (\processador|Reg7|Q [14] & (\processador|Reg7|Add0~27  $ (GND))) # (!\processador|Reg7|Q [14] & (!\processador|Reg7|Add0~27  & VCC))
// \processador|Reg7|Add0~29  = CARRY((\processador|Reg7|Q [14] & !\processador|Reg7|Add0~27 ))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~27 ),
	.combout(\processador|Reg7|Add0~28_combout ),
	.cout(\processador|Reg7|Add0~29 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~28 .lut_mask = 16'hC30C;
defparam \processador|Reg7|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneii_lcell_comb \processador|Reg7|Q~15 (
// Equation(s):
// \processador|Reg7|Q~15_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [14])))) # (!\processador|Mux8~0_combout  & (\processador|Reg7|Add0~28_combout  & (!\processador|Mux17~0_combout )))

	.dataa(\processador|Mux8~0_combout ),
	.datab(\processador|Reg7|Add0~28_combout ),
	.datac(\processador|Mux17~0_combout ),
	.datad(\processador|MUX|MUXOut [14]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~15 .lut_mask = 16'hAE04;
defparam \processador|Reg7|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N25
cycloneii_lcell_ff \processador|Reg7|Q[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [14]));

// Location: LCCOMB_X50_Y31_N30
cycloneii_lcell_comb \processador|Reg7|Add0~30 (
// Equation(s):
// \processador|Reg7|Add0~30_combout  = \processador|Reg7|Add0~29  $ (\processador|Reg7|Q [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Reg7|Q [15]),
	.cin(\processador|Reg7|Add0~29 ),
	.combout(\processador|Reg7|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Add0~30 .lut_mask = 16'h0FF0;
defparam \processador|Reg7|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneii_lcell_comb \processador|Reg7|Q~16 (
// Equation(s):
// \processador|Reg7|Q~16_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [15])))) # (!\processador|Mux8~0_combout  & (\processador|Reg7|Add0~30_combout  & (!\processador|Mux17~0_combout )))

	.dataa(\processador|Mux8~0_combout ),
	.datab(\processador|Reg7|Add0~30_combout ),
	.datac(\processador|Mux17~0_combout ),
	.datad(\processador|MUX|MUXOut [15]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~16 .lut_mask = 16'hAE04;
defparam \processador|Reg7|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N29
cycloneii_lcell_ff \processador|Reg7|Q[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [15]));

// Location: LCCOMB_X48_Y31_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~143 (
// Equation(s):
// \processador|MUX|MUXOut[15]~143_combout  = (\processador|Reg7|Q [15] & \processador|MUX|MUXOut[1]~27_combout )

	.dataa(vcc),
	.datab(\processador|Reg7|Q [15]),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[1]~27_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~143_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~143 .lut_mask = 16'hCC00;
defparam \processador|MUX|MUXOut[15]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N31
cycloneii_lcell_ff \processador|Reg4|Q[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [15]));

// Location: LCFF_X47_Y29_N7
cycloneii_lcell_ff \processador|Reg5|Q[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [15]));

// Location: LCFF_X48_Y26_N19
cycloneii_lcell_ff \processador|Reg0|Q[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [15]));

// Location: LCFF_X48_Y26_N29
cycloneii_lcell_ff \processador|Reg2|Q[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [15]));

// Location: LCCOMB_X48_Y26_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~144 (
// Equation(s):
// \processador|MUX|MUXOut[15]~144_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[7]~30_combout  & (\processador|Reg3|Q [15])) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|Reg2|Q [15]))))) # 
// (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|Reg3|Q [15]),
	.datab(\processador|MUX|MUXOut[7]~151_combout ),
	.datac(\processador|Reg2|Q [15]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~144_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~144 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MUXOut[15]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~145 (
// Equation(s):
// \processador|MUX|MUXOut[15]~145_combout  = (\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[15]~144_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[15]~144_combout  & (\processador|Reg1|Q [15])) # 
// (!\processador|MUX|MUXOut[15]~144_combout  & ((\processador|Reg0|Q [15])))))

	.dataa(\processador|Reg1|Q [15]),
	.datab(\processador|MUX|MUXOut[7]~151_combout ),
	.datac(\processador|Reg0|Q [15]),
	.datad(\processador|MUX|MUXOut[15]~144_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~145_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~145 .lut_mask = 16'hEE30;
defparam \processador|MUX|MUXOut[15]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~146 (
// Equation(s):
// \processador|MUX|MUXOut[15]~146_combout  = (\processador|MUX|MUXOut[7]~150_combout  & ((\processador|MUX|MUXOut[7]~29_combout ) # ((\processador|Reg5|Q [15])))) # (!\processador|MUX|MUXOut[7]~150_combout  & (!\processador|MUX|MUXOut[7]~29_combout  & 
// ((\processador|MUX|MUXOut[15]~145_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg5|Q [15]),
	.datad(\processador|MUX|MUXOut[15]~145_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~146_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~146 .lut_mask = 16'hB9A8;
defparam \processador|MUX|MUXOut[15]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~147 (
// Equation(s):
// \processador|MUX|MUXOut[15]~147_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|MUX|MUXOut[15]~146_combout  & (\processador|Reg6|Q [15])) # (!\processador|MUX|MUXOut[15]~146_combout  & ((\processador|Reg4|Q [15]))))) # 
// (!\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[15]~146_combout ))))

	.dataa(\processador|Reg6|Q [15]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg4|Q [15]),
	.datad(\processador|MUX|MUXOut[15]~146_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~147_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~147 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MUXOut[15]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~148 (
// Equation(s):
// \processador|MUX|MUXOut[15]~148_combout  = (\processador|MUX|MUXOut[15]~142_combout ) # ((\processador|MUX|MUXOut[15]~143_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[15]~147_combout )))

	.dataa(\processador|MUX|MUXOut[1]~35_combout ),
	.datab(\processador|MUX|MUXOut[15]~142_combout ),
	.datac(\processador|MUX|MUXOut[15]~143_combout ),
	.datad(\processador|MUX|MUXOut[15]~147_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~148_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~148 .lut_mask = 16'hFEFC;
defparam \processador|MUX|MUXOut[15]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[15] (
// Equation(s):
// \processador|MUX|MUXOut [15] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[15]~148_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [15]))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut [15]),
	.datac(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.datad(\processador|MUX|MUXOut[15]~148_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [15]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15] .lut_mask = 16'hFC0C;
defparam \processador|MUX|MUXOut[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneii_lcell_comb \processador|ula|ShiftLeft0~2 (
// Equation(s):
// \processador|ula|ShiftLeft0~2_combout  = (\processador|MUX|MUXOut [13]) # ((\processador|MUX|MUXOut [15]) # ((\processador|MUX|MUXOut [14]) # (\processador|MUX|MUXOut [12])))

	.dataa(\processador|MUX|MUXOut [13]),
	.datab(\processador|MUX|MUXOut [15]),
	.datac(\processador|MUX|MUXOut [14]),
	.datad(\processador|MUX|MUXOut [12]),
	.cin(gnd),
	.combout(\processador|ula|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftLeft0~2 .lut_mask = 16'hFFFE;
defparam \processador|ula|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneii_lcell_comb \processador|ula|ShiftLeft0~0 (
// Equation(s):
// \processador|ula|ShiftLeft0~0_combout  = (\processador|MUX|MUXOut [6]) # ((\processador|MUX|MUXOut [7]) # ((\processador|MUX|MUXOut [5]) # (\processador|MUX|MUXOut [4])))

	.dataa(\processador|MUX|MUXOut [6]),
	.datab(\processador|MUX|MUXOut [7]),
	.datac(\processador|MUX|MUXOut [5]),
	.datad(\processador|MUX|MUXOut [4]),
	.cin(gnd),
	.combout(\processador|ula|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftLeft0~0 .lut_mask = 16'hFFFE;
defparam \processador|ula|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneii_lcell_comb \processador|ula|ShiftLeft0~1 (
// Equation(s):
// \processador|ula|ShiftLeft0~1_combout  = (\processador|MUX|MUXOut [9]) # ((\processador|MUX|MUXOut [11]) # ((\processador|MUX|MUXOut [10]) # (\processador|MUX|MUXOut [8])))

	.dataa(\processador|MUX|MUXOut [9]),
	.datab(\processador|MUX|MUXOut [11]),
	.datac(\processador|MUX|MUXOut [10]),
	.datad(\processador|MUX|MUXOut [8]),
	.cin(gnd),
	.combout(\processador|ula|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftLeft0~1 .lut_mask = 16'hFFFE;
defparam \processador|ula|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneii_lcell_comb \processador|ula|ShiftLeft0~3 (
// Equation(s):
// \processador|ula|ShiftLeft0~3_combout  = (\processador|ula|ShiftLeft0~2_combout ) # ((\processador|ula|ShiftLeft0~0_combout ) # (\processador|ula|ShiftLeft0~1_combout ))

	.dataa(vcc),
	.datab(\processador|ula|ShiftLeft0~2_combout ),
	.datac(\processador|ula|ShiftLeft0~0_combout ),
	.datad(\processador|ula|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\processador|ula|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftLeft0~3 .lut_mask = 16'hFFFC;
defparam \processador|ula|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N31
cycloneii_lcell_ff \processador|RegA|Q[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [15]));

// Location: LCFF_X49_Y29_N19
cycloneii_lcell_ff \processador|RegA|Q[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [11]));

// Location: LCCOMB_X49_Y29_N14
cycloneii_lcell_comb \processador|RegA|Q[9]~feeder (
// Equation(s):
// \processador|RegA|Q[9]~feeder_combout  = \processador|MUX|MUXOut [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [9]),
	.cin(gnd),
	.combout(\processador|RegA|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegA|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegA|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N15
cycloneii_lcell_ff \processador|RegA|Q[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegA|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [9]));

// Location: LCCOMB_X49_Y29_N2
cycloneii_lcell_comb \processador|ula|ShiftRight0~7 (
// Equation(s):
// \processador|ula|ShiftRight0~7_combout  = (\processador|MUX|MUXOut [2] & ((\processador|RegA|Q [13]) # ((\processador|MUX|MUXOut [1])))) # (!\processador|MUX|MUXOut [2] & (((\processador|RegA|Q [9] & !\processador|MUX|MUXOut [1]))))

	.dataa(\processador|RegA|Q [13]),
	.datab(\processador|RegA|Q [9]),
	.datac(\processador|MUX|MUXOut [2]),
	.datad(\processador|MUX|MUXOut [1]),
	.cin(gnd),
	.combout(\processador|ula|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftRight0~7 .lut_mask = 16'hF0AC;
defparam \processador|ula|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneii_lcell_comb \processador|ula|ShiftRight0~8 (
// Equation(s):
// \processador|ula|ShiftRight0~8_combout  = (\processador|MUX|MUXOut [1] & ((\processador|ula|ShiftRight0~7_combout  & (\processador|RegA|Q [15])) # (!\processador|ula|ShiftRight0~7_combout  & ((\processador|RegA|Q [11]))))) # (!\processador|MUX|MUXOut [1] 
// & (((\processador|ula|ShiftRight0~7_combout ))))

	.dataa(\processador|MUX|MUXOut [1]),
	.datab(\processador|RegA|Q [15]),
	.datac(\processador|RegA|Q [11]),
	.datad(\processador|ula|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\processador|ula|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftRight0~8 .lut_mask = 16'hDDA0;
defparam \processador|ula|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N15
cycloneii_lcell_ff \processador|RegA|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [7]));

// Location: LCFF_X49_Y28_N9
cycloneii_lcell_ff \processador|RegA|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [5]));

// Location: LCFF_X49_Y28_N11
cycloneii_lcell_ff \processador|RegA|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [1]));

// Location: LCFF_X50_Y28_N7
cycloneii_lcell_ff \processador|RegA|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [3]));

// Location: LCCOMB_X49_Y28_N10
cycloneii_lcell_comb \processador|ula|ShiftRight0~2 (
// Equation(s):
// \processador|ula|ShiftRight0~2_combout  = (\processador|MUX|MUXOut [1] & ((\processador|MUX|MUXOut [2]) # ((\processador|RegA|Q [3])))) # (!\processador|MUX|MUXOut [1] & (!\processador|MUX|MUXOut [2] & (\processador|RegA|Q [1])))

	.dataa(\processador|MUX|MUXOut [1]),
	.datab(\processador|MUX|MUXOut [2]),
	.datac(\processador|RegA|Q [1]),
	.datad(\processador|RegA|Q [3]),
	.cin(gnd),
	.combout(\processador|ula|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftRight0~2 .lut_mask = 16'hBA98;
defparam \processador|ula|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneii_lcell_comb \processador|ula|ShiftRight0~3 (
// Equation(s):
// \processador|ula|ShiftRight0~3_combout  = (\processador|MUX|MUXOut [2] & ((\processador|ula|ShiftRight0~2_combout  & (\processador|RegA|Q [7])) # (!\processador|ula|ShiftRight0~2_combout  & ((\processador|RegA|Q [5]))))) # (!\processador|MUX|MUXOut [2] & 
// (((\processador|ula|ShiftRight0~2_combout ))))

	.dataa(\processador|MUX|MUXOut [2]),
	.datab(\processador|RegA|Q [7]),
	.datac(\processador|RegA|Q [5]),
	.datad(\processador|ula|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\processador|ula|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftRight0~3 .lut_mask = 16'hDDA0;
defparam \processador|ula|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N23
cycloneii_lcell_ff \processador|RegA|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [6]));

// Location: LCCOMB_X49_Y28_N2
cycloneii_lcell_comb \processador|ula|ShiftRight0~4 (
// Equation(s):
// \processador|ula|ShiftRight0~4_combout  = (\processador|MUX|MUXOut [1] & ((\processador|RegA|Q [2]) # ((\processador|MUX|MUXOut [2])))) # (!\processador|MUX|MUXOut [1] & (((\processador|RegA|Q [0] & !\processador|MUX|MUXOut [2]))))

	.dataa(\processador|RegA|Q [2]),
	.datab(\processador|RegA|Q [0]),
	.datac(\processador|MUX|MUXOut [1]),
	.datad(\processador|MUX|MUXOut [2]),
	.cin(gnd),
	.combout(\processador|ula|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftRight0~4 .lut_mask = 16'hF0AC;
defparam \processador|ula|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneii_lcell_comb \processador|ula|ShiftRight0~5 (
// Equation(s):
// \processador|ula|ShiftRight0~5_combout  = (\processador|MUX|MUXOut [2] & ((\processador|ula|ShiftRight0~4_combout  & ((\processador|RegA|Q [6]))) # (!\processador|ula|ShiftRight0~4_combout  & (\processador|RegA|Q [4])))) # (!\processador|MUX|MUXOut [2] & 
// (((\processador|ula|ShiftRight0~4_combout ))))

	.dataa(\processador|RegA|Q [4]),
	.datab(\processador|MUX|MUXOut [2]),
	.datac(\processador|RegA|Q [6]),
	.datad(\processador|ula|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\processador|ula|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftRight0~5 .lut_mask = 16'hF388;
defparam \processador|ula|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneii_lcell_comb \processador|ula|ShiftRight0~6 (
// Equation(s):
// \processador|ula|ShiftRight0~6_combout  = (\processador|MUX|MUXOut [3] & (\processador|MUX|MUXOut [0])) # (!\processador|MUX|MUXOut [3] & ((\processador|MUX|MUXOut [0] & (\processador|ula|ShiftRight0~3_combout )) # (!\processador|MUX|MUXOut [0] & 
// ((\processador|ula|ShiftRight0~5_combout )))))

	.dataa(\processador|MUX|MUXOut [3]),
	.datab(\processador|MUX|MUXOut [0]),
	.datac(\processador|ula|ShiftRight0~3_combout ),
	.datad(\processador|ula|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\processador|ula|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftRight0~6 .lut_mask = 16'hD9C8;
defparam \processador|ula|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneii_lcell_comb \processador|ula|ShiftRight0~9 (
// Equation(s):
// \processador|ula|ShiftRight0~9_combout  = (\processador|MUX|MUXOut [3] & ((\processador|ula|ShiftRight0~6_combout  & ((\processador|ula|ShiftRight0~8_combout ))) # (!\processador|ula|ShiftRight0~6_combout  & (\processador|ula|ShiftRight0~1_combout )))) # 
// (!\processador|MUX|MUXOut [3] & (((\processador|ula|ShiftRight0~6_combout ))))

	.dataa(\processador|ula|ShiftRight0~1_combout ),
	.datab(\processador|MUX|MUXOut [3]),
	.datac(\processador|ula|ShiftRight0~8_combout ),
	.datad(\processador|ula|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\processador|ula|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|ShiftRight0~9 .lut_mask = 16'hF388;
defparam \processador|ula|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneii_lcell_comb \processador|ula|Mux0~4 (
// Equation(s):
// \processador|ula|Mux0~4_combout  = (!\processador|RegI|IR [6] & (!\processador|ula|ShiftLeft0~3_combout  & (\processador|RegI|IR [7] & \processador|ula|ShiftRight0~9_combout )))

	.dataa(\processador|RegI|IR [6]),
	.datab(\processador|ula|ShiftLeft0~3_combout ),
	.datac(\processador|RegI|IR [7]),
	.datad(\processador|ula|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\processador|ula|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|Mux0~4 .lut_mask = 16'h1000;
defparam \processador|ula|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneii_lcell_comb \processador|ula|Mux0~1 (
// Equation(s):
// \processador|ula|Mux0~1_combout  = (\processador|RegI|IR [6] & (\processador|RegA|Q [0] & (!\processador|MUX|MUXOut [1] & !\processador|MUX|MUXOut [0])))

	.dataa(\processador|RegI|IR [6]),
	.datab(\processador|RegA|Q [0]),
	.datac(\processador|MUX|MUXOut [1]),
	.datad(\processador|MUX|MUXOut [0]),
	.cin(gnd),
	.combout(\processador|ula|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|Mux0~1 .lut_mask = 16'h0008;
defparam \processador|ula|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneii_lcell_comb \processador|ula|Mux0~2 (
// Equation(s):
// \processador|ula|Mux0~2_combout  = (!\processador|MUX|MUXOut [2] & (!\processador|MUX|MUXOut [3] & (\processador|ula|Mux0~1_combout  & !\processador|ula|ShiftLeft0~3_combout )))

	.dataa(\processador|MUX|MUXOut [2]),
	.datab(\processador|MUX|MUXOut [3]),
	.datac(\processador|ula|Mux0~1_combout ),
	.datad(\processador|ula|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\processador|ula|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|Mux0~2 .lut_mask = 16'h0010;
defparam \processador|ula|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N5
cycloneii_lcell_ff \processador|RegA|Q[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [14]));

// Location: LCCOMB_X49_Y29_N4
cycloneii_lcell_comb \processador|RegA|Q[8]~feeder (
// Equation(s):
// \processador|RegA|Q[8]~feeder_combout  = \processador|MUX|MUXOut [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [8]),
	.cin(gnd),
	.combout(\processador|RegA|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegA|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegA|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N5
cycloneii_lcell_ff \processador|RegA|Q[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegA|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [8]));

// Location: LCFF_X50_Y28_N9
cycloneii_lcell_ff \processador|RegA|Q[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|AIn~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegA|Q [4]));

// Location: LCCOMB_X50_Y28_N0
cycloneii_lcell_comb \processador|ula|LessThan0~1 (
// Equation(s):
// \processador|ula|LessThan0~1_cout  = CARRY((\processador|MUX|MUXOut [0] & !\processador|RegA|Q [0]))

	.dataa(\processador|MUX|MUXOut [0]),
	.datab(\processador|RegA|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\processador|ula|LessThan0~1_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~1 .lut_mask = 16'h0022;
defparam \processador|ula|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneii_lcell_comb \processador|ula|LessThan0~3 (
// Equation(s):
// \processador|ula|LessThan0~3_cout  = CARRY((\processador|RegA|Q [1] & ((!\processador|ula|LessThan0~1_cout ) # (!\processador|MUX|MUXOut [1]))) # (!\processador|RegA|Q [1] & (!\processador|MUX|MUXOut [1] & !\processador|ula|LessThan0~1_cout )))

	.dataa(\processador|RegA|Q [1]),
	.datab(\processador|MUX|MUXOut [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~1_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~3_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~3 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneii_lcell_comb \processador|ula|LessThan0~5 (
// Equation(s):
// \processador|ula|LessThan0~5_cout  = CARRY((\processador|RegA|Q [2] & (\processador|MUX|MUXOut [2] & !\processador|ula|LessThan0~3_cout )) # (!\processador|RegA|Q [2] & ((\processador|MUX|MUXOut [2]) # (!\processador|ula|LessThan0~3_cout ))))

	.dataa(\processador|RegA|Q [2]),
	.datab(\processador|MUX|MUXOut [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~3_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~5_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~5 .lut_mask = 16'h004D;
defparam \processador|ula|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneii_lcell_comb \processador|ula|LessThan0~7 (
// Equation(s):
// \processador|ula|LessThan0~7_cout  = CARRY((\processador|RegA|Q [3] & ((!\processador|ula|LessThan0~5_cout ) # (!\processador|MUX|MUXOut [3]))) # (!\processador|RegA|Q [3] & (!\processador|MUX|MUXOut [3] & !\processador|ula|LessThan0~5_cout )))

	.dataa(\processador|RegA|Q [3]),
	.datab(\processador|MUX|MUXOut [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~5_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~7_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~7 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneii_lcell_comb \processador|ula|LessThan0~9 (
// Equation(s):
// \processador|ula|LessThan0~9_cout  = CARRY((\processador|MUX|MUXOut [4] & ((!\processador|ula|LessThan0~7_cout ) # (!\processador|RegA|Q [4]))) # (!\processador|MUX|MUXOut [4] & (!\processador|RegA|Q [4] & !\processador|ula|LessThan0~7_cout )))

	.dataa(\processador|MUX|MUXOut [4]),
	.datab(\processador|RegA|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~7_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~9_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~9 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneii_lcell_comb \processador|ula|LessThan0~11 (
// Equation(s):
// \processador|ula|LessThan0~11_cout  = CARRY((\processador|RegA|Q [5] & ((!\processador|ula|LessThan0~9_cout ) # (!\processador|MUX|MUXOut [5]))) # (!\processador|RegA|Q [5] & (!\processador|MUX|MUXOut [5] & !\processador|ula|LessThan0~9_cout )))

	.dataa(\processador|RegA|Q [5]),
	.datab(\processador|MUX|MUXOut [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~9_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~11_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~11 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneii_lcell_comb \processador|ula|LessThan0~13 (
// Equation(s):
// \processador|ula|LessThan0~13_cout  = CARRY((\processador|MUX|MUXOut [6] & ((!\processador|ula|LessThan0~11_cout ) # (!\processador|RegA|Q [6]))) # (!\processador|MUX|MUXOut [6] & (!\processador|RegA|Q [6] & !\processador|ula|LessThan0~11_cout )))

	.dataa(\processador|MUX|MUXOut [6]),
	.datab(\processador|RegA|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~11_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~13_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~13 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneii_lcell_comb \processador|ula|LessThan0~15 (
// Equation(s):
// \processador|ula|LessThan0~15_cout  = CARRY((\processador|RegA|Q [7] & ((!\processador|ula|LessThan0~13_cout ) # (!\processador|MUX|MUXOut [7]))) # (!\processador|RegA|Q [7] & (!\processador|MUX|MUXOut [7] & !\processador|ula|LessThan0~13_cout )))

	.dataa(\processador|RegA|Q [7]),
	.datab(\processador|MUX|MUXOut [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~13_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~15_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~15 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneii_lcell_comb \processador|ula|LessThan0~17 (
// Equation(s):
// \processador|ula|LessThan0~17_cout  = CARRY((\processador|MUX|MUXOut [8] & ((!\processador|ula|LessThan0~15_cout ) # (!\processador|RegA|Q [8]))) # (!\processador|MUX|MUXOut [8] & (!\processador|RegA|Q [8] & !\processador|ula|LessThan0~15_cout )))

	.dataa(\processador|MUX|MUXOut [8]),
	.datab(\processador|RegA|Q [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~15_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~17_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~17 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneii_lcell_comb \processador|ula|LessThan0~19 (
// Equation(s):
// \processador|ula|LessThan0~19_cout  = CARRY((\processador|RegA|Q [9] & ((!\processador|ula|LessThan0~17_cout ) # (!\processador|MUX|MUXOut [9]))) # (!\processador|RegA|Q [9] & (!\processador|MUX|MUXOut [9] & !\processador|ula|LessThan0~17_cout )))

	.dataa(\processador|RegA|Q [9]),
	.datab(\processador|MUX|MUXOut [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~17_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~19_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~19 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneii_lcell_comb \processador|ula|LessThan0~21 (
// Equation(s):
// \processador|ula|LessThan0~21_cout  = CARRY((\processador|RegA|Q [10] & (\processador|MUX|MUXOut [10] & !\processador|ula|LessThan0~19_cout )) # (!\processador|RegA|Q [10] & ((\processador|MUX|MUXOut [10]) # (!\processador|ula|LessThan0~19_cout ))))

	.dataa(\processador|RegA|Q [10]),
	.datab(\processador|MUX|MUXOut [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~19_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~21_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~21 .lut_mask = 16'h004D;
defparam \processador|ula|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneii_lcell_comb \processador|ula|LessThan0~23 (
// Equation(s):
// \processador|ula|LessThan0~23_cout  = CARRY((\processador|RegA|Q [11] & ((!\processador|ula|LessThan0~21_cout ) # (!\processador|MUX|MUXOut [11]))) # (!\processador|RegA|Q [11] & (!\processador|MUX|MUXOut [11] & !\processador|ula|LessThan0~21_cout )))

	.dataa(\processador|RegA|Q [11]),
	.datab(\processador|MUX|MUXOut [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~21_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~23_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~23 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneii_lcell_comb \processador|ula|LessThan0~25 (
// Equation(s):
// \processador|ula|LessThan0~25_cout  = CARRY((\processador|RegA|Q [12] & (\processador|MUX|MUXOut [12] & !\processador|ula|LessThan0~23_cout )) # (!\processador|RegA|Q [12] & ((\processador|MUX|MUXOut [12]) # (!\processador|ula|LessThan0~23_cout ))))

	.dataa(\processador|RegA|Q [12]),
	.datab(\processador|MUX|MUXOut [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~23_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~25_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~25 .lut_mask = 16'h004D;
defparam \processador|ula|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneii_lcell_comb \processador|ula|LessThan0~27 (
// Equation(s):
// \processador|ula|LessThan0~27_cout  = CARRY((\processador|RegA|Q [13] & ((!\processador|ula|LessThan0~25_cout ) # (!\processador|MUX|MUXOut [13]))) # (!\processador|RegA|Q [13] & (!\processador|MUX|MUXOut [13] & !\processador|ula|LessThan0~25_cout )))

	.dataa(\processador|RegA|Q [13]),
	.datab(\processador|MUX|MUXOut [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~25_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~27_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~27 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneii_lcell_comb \processador|ula|LessThan0~29 (
// Equation(s):
// \processador|ula|LessThan0~29_cout  = CARRY((\processador|MUX|MUXOut [14] & ((!\processador|ula|LessThan0~27_cout ) # (!\processador|RegA|Q [14]))) # (!\processador|MUX|MUXOut [14] & (!\processador|RegA|Q [14] & !\processador|ula|LessThan0~27_cout )))

	.dataa(\processador|MUX|MUXOut [14]),
	.datab(\processador|RegA|Q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|ula|LessThan0~27_cout ),
	.combout(),
	.cout(\processador|ula|LessThan0~29_cout ));
// synopsys translate_off
defparam \processador|ula|LessThan0~29 .lut_mask = 16'h002B;
defparam \processador|ula|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneii_lcell_comb \processador|ula|LessThan0~30 (
// Equation(s):
// \processador|ula|LessThan0~30_combout  = (\processador|MUX|MUXOut [15] & ((\processador|ula|LessThan0~29_cout ) # (!\processador|RegA|Q [15]))) # (!\processador|MUX|MUXOut [15] & (\processador|ula|LessThan0~29_cout  & !\processador|RegA|Q [15]))

	.dataa(\processador|MUX|MUXOut [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|RegA|Q [15]),
	.cin(\processador|ula|LessThan0~29_cout ),
	.combout(\processador|ula|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|LessThan0~30 .lut_mask = 16'hA0FA;
defparam \processador|ula|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneii_lcell_comb \processador|ula|Mux0~3 (
// Equation(s):
// \processador|ula|Mux0~3_combout  = (!\processador|RegI|IR [7] & ((\processador|ula|Mux0~2_combout ) # ((!\processador|RegI|IR [6] & \processador|ula|LessThan0~30_combout ))))

	.dataa(\processador|RegI|IR [6]),
	.datab(\processador|ula|Mux0~2_combout ),
	.datac(\processador|RegI|IR [7]),
	.datad(\processador|ula|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\processador|ula|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|Mux0~3 .lut_mask = 16'h0D0C;
defparam \processador|ula|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneii_lcell_comb \processador|ula|Mux0~5 (
// Equation(s):
// \processador|ula|Mux0~5_combout  = (\processador|ula|Mux0~0_combout ) # ((!\processador|RegI|IR [8] & ((\processador|ula|Mux0~4_combout ) # (\processador|ula|Mux0~3_combout ))))

	.dataa(\processador|RegI|IR [8]),
	.datab(\processador|ula|Mux0~0_combout ),
	.datac(\processador|ula|Mux0~4_combout ),
	.datad(\processador|ula|Mux0~3_combout ),
	.cin(gnd),
	.combout(\processador|ula|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|Mux0~5 .lut_mask = 16'hDDDC;
defparam \processador|ula|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneii_lcell_comb \processador|ula|ResultadoULA[0] (
// Equation(s):
// \processador|ula|ResultadoULA [0] = (\processador|Mux18~0_combout  & ((\processador|ula|Mux0~5_combout ))) # (!\processador|Mux18~0_combout  & (\processador|ula|ResultadoULA [0]))

	.dataa(\processador|ula|ResultadoULA [0]),
	.datab(\processador|Mux18~0_combout ),
	.datac(vcc),
	.datad(\processador|ula|Mux0~5_combout ),
	.cin(gnd),
	.combout(\processador|ula|ResultadoULA [0]),
	.cout());
// synopsys translate_off
defparam \processador|ula|ResultadoULA[0] .lut_mask = 16'hEE22;
defparam \processador|ula|ResultadoULA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
cycloneii_lcell_comb \processador|RegG|Q[0]~3 (
// Equation(s):
// \processador|RegG|Q[0]~3_combout  = (\processador|Tstep|Q [0] & (\processador|Tstep|Q [2] & (\processador|Mux18~0_combout  & !\processador|Tstep|Q [1])))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Tstep|Q [2]),
	.datac(\processador|Mux18~0_combout ),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|RegG|Q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegG|Q[0]~3 .lut_mask = 16'h0080;
defparam \processador|RegG|Q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneii_lcell_comb \processador|RegG|Q[0]~2 (
// Equation(s):
// \processador|RegG|Q[0]~2_combout  = (\processador|RegG|Q[0]~3_combout  & (\processador|ula|ResultadoULA [0])) # (!\processador|RegG|Q[0]~3_combout  & ((\processador|RegG|Q [0])))

	.dataa(vcc),
	.datab(\processador|ula|ResultadoULA [0]),
	.datac(\processador|RegG|Q [0]),
	.datad(\processador|RegG|Q[0]~3_combout ),
	.cin(gnd),
	.combout(\processador|RegG|Q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegG|Q[0]~2 .lut_mask = 16'hCCF0;
defparam \processador|RegG|Q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N5
cycloneii_lcell_ff \processador|RegG|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegG|Q[0]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegG|Q [0]));

// Location: LCCOMB_X48_Y27_N12
cycloneii_lcell_comb \processador|Mux16~1 (
// Equation(s):
// \processador|Mux16~1_combout  = (!\processador|Tstep|Q [0] & (\processador|RegI|IR [7] & (!\processador|RegI|IR [8] & !\processador|Tstep|Q [1])))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|RegI|IR [7]),
	.datac(\processador|RegI|IR [8]),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux16~1 .lut_mask = 16'h0004;
defparam \processador|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneii_lcell_comb \processador|Mux15~4 (
// Equation(s):
// \processador|Mux15~4_combout  = (!\processador|RegI|IR [9] & (\processador|Mux16~1_combout  & ((\processador|RegI|IR [6]) # (\processador|RegG|Q [0]))))

	.dataa(\processador|RegI|IR [9]),
	.datab(\processador|RegI|IR [6]),
	.datac(\processador|RegG|Q [0]),
	.datad(\processador|Mux16~1_combout ),
	.cin(gnd),
	.combout(\processador|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~4 .lut_mask = 16'h5400;
defparam \processador|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneii_lcell_comb \processador|Mux8~0 (
// Equation(s):
// \processador|Mux8~0_combout  = (\processador|RegX|Decoder0~1_combout  & (\processador|Tstep|Q [2] & ((\processador|Mux15~3_combout ) # (\processador|Mux15~4_combout ))))

	.dataa(\processador|RegX|Decoder0~1_combout ),
	.datab(\processador|Mux15~3_combout ),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Mux15~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux8~0 .lut_mask = 16'hA080;
defparam \processador|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneii_lcell_comb \processador|Reg7|Add0~2 (
// Equation(s):
// \processador|Reg7|Add0~2_combout  = (\processador|Reg7|Q [1] & (!\processador|Reg7|Add0~1 )) # (!\processador|Reg7|Q [1] & ((\processador|Reg7|Add0~1 ) # (GND)))
// \processador|Reg7|Add0~3  = CARRY((!\processador|Reg7|Add0~1 ) # (!\processador|Reg7|Q [1]))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~1 ),
	.combout(\processador|Reg7|Add0~2_combout ),
	.cout(\processador|Reg7|Add0~3 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~2 .lut_mask = 16'h3C3F;
defparam \processador|Reg7|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneii_lcell_comb \processador|Reg7|Q~2 (
// Equation(s):
// \processador|Reg7|Q~2_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [1])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & (\processador|Reg7|Add0~2_combout )))

	.dataa(\processador|Mux8~0_combout ),
	.datab(\processador|Mux17~0_combout ),
	.datac(\processador|Reg7|Add0~2_combout ),
	.datad(\processador|MUX|MUXOut [1]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~2 .lut_mask = 16'hBA10;
defparam \processador|Reg7|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N7
cycloneii_lcell_ff \processador|Reg7|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [1]));

// Location: LCCOMB_X50_Y31_N4
cycloneii_lcell_comb \processador|Reg7|Add0~4 (
// Equation(s):
// \processador|Reg7|Add0~4_combout  = (\processador|Reg7|Q [2] & (\processador|Reg7|Add0~3  $ (GND))) # (!\processador|Reg7|Q [2] & (!\processador|Reg7|Add0~3  & VCC))
// \processador|Reg7|Add0~5  = CARRY((\processador|Reg7|Q [2] & !\processador|Reg7|Add0~3 ))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|Reg7|Add0~3 ),
	.combout(\processador|Reg7|Add0~4_combout ),
	.cout(\processador|Reg7|Add0~5 ));
// synopsys translate_off
defparam \processador|Reg7|Add0~4 .lut_mask = 16'hC30C;
defparam \processador|Reg7|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneii_lcell_comb \processador|Reg7|Q~3 (
// Equation(s):
// \processador|Reg7|Q~3_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [2])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & (\processador|Reg7|Add0~4_combout )))

	.dataa(\processador|Mux17~0_combout ),
	.datab(\processador|Mux8~0_combout ),
	.datac(\processador|Reg7|Add0~4_combout ),
	.datad(\processador|MUX|MUXOut [2]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~3 .lut_mask = 16'hDC10;
defparam \processador|Reg7|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N29
cycloneii_lcell_ff \processador|Reg7|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [2]));

// Location: LCCOMB_X48_Y28_N18
cycloneii_lcell_comb \processador|Reg7|Q~4 (
// Equation(s):
// \processador|Reg7|Q~4_combout  = (\processador|Mux8~0_combout  & (((\processador|MUX|MUXOut [3])))) # (!\processador|Mux8~0_combout  & (!\processador|Mux17~0_combout  & (\processador|Reg7|Add0~6_combout )))

	.dataa(\processador|Mux17~0_combout ),
	.datab(\processador|Reg7|Add0~6_combout ),
	.datac(\processador|Mux8~0_combout ),
	.datad(\processador|MUX|MUXOut [3]),
	.cin(gnd),
	.combout(\processador|Reg7|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg7|Q~4 .lut_mask = 16'hF404;
defparam \processador|Reg7|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N19
cycloneii_lcell_ff \processador|Reg7|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg7|Q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Reg7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg7|Q [3]));

// Location: LCCOMB_X49_Y26_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[3]~47 (
// Equation(s):
// \processador|MUX|MUXOut[3]~47_combout  = (\processador|Reg7|Q [3] & \processador|MUX|MUXOut[1]~27_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|Reg7|Q [3]),
	.datad(\processador|MUX|MUXOut[1]~27_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[3]~47 .lut_mask = 16'hF000;
defparam \processador|MUX|MUXOut[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y26_N1
cycloneii_lcell_ff \processador|Reg6|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [3]));

// Location: LCFF_X49_Y26_N11
cycloneii_lcell_ff \processador|Reg5|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [3]));

// Location: LCFF_X48_Y26_N15
cycloneii_lcell_ff \processador|Reg0|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [3]));

// Location: LCFF_X48_Y26_N25
cycloneii_lcell_ff \processador|Reg2|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [3]));

// Location: LCCOMB_X48_Y26_N24
cycloneii_lcell_comb \processador|MUX|MUXOut[3]~48 (
// Equation(s):
// \processador|MUX|MUXOut[3]~48_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[7]~30_combout  & (\processador|Reg3|Q [3])) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|Reg2|Q [3]))))) # 
// (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|Reg3|Q [3]),
	.datab(\processador|MUX|MUXOut[7]~151_combout ),
	.datac(\processador|Reg2|Q [3]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[3]~48 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MUXOut[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneii_lcell_comb \processador|MUX|MUXOut[3]~49 (
// Equation(s):
// \processador|MUX|MUXOut[3]~49_combout  = (\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[3]~48_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[3]~48_combout  & (\processador|Reg1|Q [3])) # 
// (!\processador|MUX|MUXOut[3]~48_combout  & ((\processador|Reg0|Q [3])))))

	.dataa(\processador|Reg1|Q [3]),
	.datab(\processador|MUX|MUXOut[7]~151_combout ),
	.datac(\processador|Reg0|Q [3]),
	.datad(\processador|MUX|MUXOut[3]~48_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[3]~49 .lut_mask = 16'hEE30;
defparam \processador|MUX|MUXOut[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[3]~50 (
// Equation(s):
// \processador|MUX|MUXOut[3]~50_combout  = (\processador|MUX|MUXOut[7]~150_combout  & ((\processador|MUX|MUXOut[7]~29_combout ) # ((\processador|Reg5|Q [3])))) # (!\processador|MUX|MUXOut[7]~150_combout  & (!\processador|MUX|MUXOut[7]~29_combout  & 
// ((\processador|MUX|MUXOut[3]~49_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg5|Q [3]),
	.datad(\processador|MUX|MUXOut[3]~49_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[3]~50 .lut_mask = 16'hB9A8;
defparam \processador|MUX|MUXOut[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[3]~51 (
// Equation(s):
// \processador|MUX|MUXOut[3]~51_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|MUX|MUXOut[3]~50_combout  & ((\processador|Reg6|Q [3]))) # (!\processador|MUX|MUXOut[3]~50_combout  & (\processador|Reg4|Q [3])))) # 
// (!\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[3]~50_combout ))))

	.dataa(\processador|Reg4|Q [3]),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg6|Q [3]),
	.datad(\processador|MUX|MUXOut[3]~50_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[3]~51 .lut_mask = 16'hF388;
defparam \processador|MUX|MUXOut[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[3]~52 (
// Equation(s):
// \processador|MUX|MUXOut[3]~52_combout  = (\processador|MUX|MUXOut[3]~46_combout ) # ((\processador|MUX|MUXOut[3]~47_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[3]~51_combout )))

	.dataa(\processador|MUX|MUXOut[3]~46_combout ),
	.datab(\processador|MUX|MUXOut[1]~35_combout ),
	.datac(\processador|MUX|MUXOut[3]~47_combout ),
	.datad(\processador|MUX|MUXOut[3]~51_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[3]~52 .lut_mask = 16'hFEFA;
defparam \processador|MUX|MUXOut[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneii_lcell_comb \processador|MUX|MUXOut[3] (
// Equation(s):
// \processador|MUX|MUXOut [3] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[3]~52_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [3]))

	.dataa(\processador|MUX|MUXOut [3]),
	.datab(vcc),
	.datac(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.datad(\processador|MUX|MUXOut[3]~52_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [3]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[3] .lut_mask = 16'hFA0A;
defparam \processador|MUX|MUXOut[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N1
cycloneii_lcell_ff \processador|RegADOut|Q[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|Q [3]));

// Location: LCFF_X48_Y27_N15
cycloneii_lcell_ff \processador|RegI|IR[7] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|IR [7]));

// Location: LCCOMB_X48_Y27_N20
cycloneii_lcell_comb \processador|Mux18~0 (
// Equation(s):
// \processador|Mux18~0_combout  = (\processador|RegI|IR [8] & (!\processador|RegI|IR [9] & ((\processador|RegI|IR [7]) # (\processador|RegI|IR [6])))) # (!\processador|RegI|IR [8] & (\processador|RegI|IR [9] & ((!\processador|RegI|IR [6]) # 
// (!\processador|RegI|IR [7]))))

	.dataa(\processador|RegI|IR [8]),
	.datab(\processador|RegI|IR [7]),
	.datac(\processador|RegI|IR [9]),
	.datad(\processador|RegI|IR [6]),
	.cin(gnd),
	.combout(\processador|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~0 .lut_mask = 16'h1A58;
defparam \processador|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneii_lcell_comb \processador|Mux0~1 (
// Equation(s):
// \processador|Mux0~1_combout  = (!\processador|RegI|IR [8] & (\processador|RegI|IR [5] & (\processador|RegI|IR [4] & \processador|RegI|IR [3])))

	.dataa(\processador|RegI|IR [8]),
	.datab(\processador|RegI|IR [5]),
	.datac(\processador|RegI|IR [4]),
	.datad(\processador|RegI|IR [3]),
	.cin(gnd),
	.combout(\processador|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux0~1 .lut_mask = 16'h4000;
defparam \processador|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneii_lcell_comb \processador|Write~0 (
// Equation(s):
// \processador|Write~0_combout  = (!\processador|RegI|IR [9] & (!\processador|RegI|IR [7] & \processador|RegI|IR [6]))

	.dataa(\processador|RegI|IR [9]),
	.datab(\processador|RegI|IR [7]),
	.datac(vcc),
	.datad(\processador|RegI|IR [6]),
	.cin(gnd),
	.combout(\processador|Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Write~0 .lut_mask = 16'h1100;
defparam \processador|Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N18
cycloneii_lcell_comb \processador|Mux18~1 (
// Equation(s):
// \processador|Mux18~1_combout  = (\processador|Mux0~0_combout  & ((\processador|Mux18~0_combout ) # ((\processador|Mux0~1_combout  & \processador|Write~0_combout )))) # (!\processador|Mux0~0_combout  & (((\processador|Mux0~1_combout  & 
// \processador|Write~0_combout ))))

	.dataa(\processador|Mux0~0_combout ),
	.datab(\processador|Mux18~0_combout ),
	.datac(\processador|Mux0~1_combout ),
	.datad(\processador|Write~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~1 .lut_mask = 16'hF888;
defparam \processador|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneii_lcell_comb \processador|Mux18~2 (
// Equation(s):
// \processador|Mux18~2_combout  = (\processador|Tstep|Q [0] & (((\processador|Mux18~1_combout  & \processador|Tstep|Q [2])))) # (!\processador|Tstep|Q [0] & ((\processador|Mux0~4_combout ) # ((!\processador|Tstep|Q [2]))))

	.dataa(\processador|Mux0~4_combout ),
	.datab(\processador|Mux18~1_combout ),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Tstep|Q [2]),
	.cin(gnd),
	.combout(\processador|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~2 .lut_mask = 16'hCA0F;
defparam \processador|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneii_lcell_comb \processador|MUX|MUXOut[1]~35 (
// Equation(s):
// \processador|MUX|MUXOut[1]~35_combout  = (!\processador|GOut~0_combout  & (!\processador|DINOut~1_combout  & ((\processador|Tstep|Q [1]) # (!\processador|Mux18~2_combout ))))

	.dataa(\processador|GOut~0_combout ),
	.datab(\processador|DINOut~1_combout ),
	.datac(\processador|Tstep|Q [1]),
	.datad(\processador|Mux18~2_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[1]~35 .lut_mask = 16'h1011;
defparam \processador|MUX|MUXOut[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N23
cycloneii_lcell_ff \processador|Reg5|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [2]));

// Location: LCFF_X49_Y29_N27
cycloneii_lcell_ff \processador|Reg6|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|Q [2]));

// Location: LCCOMB_X47_Y28_N24
cycloneii_lcell_comb \processador|MUX|MUXOut[2]~38 (
// Equation(s):
// \processador|MUX|MUXOut[2]~38_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|Reg6|Q [2]))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg5|Q [2]))

	.dataa(\processador|MUX|MUXOut[7]~29_combout ),
	.datab(\processador|Reg5|Q [2]),
	.datac(vcc),
	.datad(\processador|Reg6|Q [2]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[2]~38 .lut_mask = 16'hEE44;
defparam \processador|MUX|MUXOut[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneii_lcell_comb \processador|MUX|MUXOut[2]~39 (
// Equation(s):
// \processador|MUX|MUXOut[2]~39_combout  = (\processador|MUX|MUXOut[2]~37_combout ) # ((\processador|MUX|MUXOut[7]~150_combout  & (\processador|MUX|MUXOut[2]~38_combout  & \processador|MUX|MUXOut[1]~35_combout )))

	.dataa(\processador|MUX|MUXOut[2]~37_combout ),
	.datab(\processador|MUX|MUXOut[7]~150_combout ),
	.datac(\processador|MUX|MUXOut[2]~38_combout ),
	.datad(\processador|MUX|MUXOut[1]~35_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[2]~39 .lut_mask = 16'hEAAA;
defparam \processador|MUX|MUXOut[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneii_lcell_comb \processador|MUX|MUXOut[2]~40 (
// Equation(s):
// \processador|MUX|MUXOut[2]~40_combout  = (\processador|MUX|MUXOut[2]~39_combout ) # ((\processador|Reg7|Q [2] & \processador|MUX|MUXOut[1]~27_combout ))

	.dataa(vcc),
	.datab(\processador|Reg7|Q [2]),
	.datac(\processador|MUX|MUXOut[1]~27_combout ),
	.datad(\processador|MUX|MUXOut[2]~39_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[2]~40 .lut_mask = 16'hFFC0;
defparam \processador|MUX|MUXOut[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N15
cycloneii_lcell_ff \processador|Reg4|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [2]));

// Location: LCCOMB_X47_Y28_N14
cycloneii_lcell_comb \processador|MUX|MUXOut[2]~43 (
// Equation(s):
// \processador|MUX|MUXOut[2]~43_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (\processador|Reg4|Q [2] & ((\processador|Reg6|Q [2]) # (!\processador|MUX|MUXOut[7]~150_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & 
// (((\processador|MUX|MUXOut[7]~150_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~29_combout ),
	.datab(\processador|Reg6|Q [2]),
	.datac(\processador|Reg4|Q [2]),
	.datad(\processador|MUX|MUXOut[7]~150_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[2]~43 .lut_mask = 16'hD5A0;
defparam \processador|MUX|MUXOut[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N3
cycloneii_lcell_ff \processador|Reg0|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [2]));

// Location: LCFF_X47_Y30_N21
cycloneii_lcell_ff \processador|Reg3|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|Q [2]));

// Location: LCFF_X48_Y31_N1
cycloneii_lcell_ff \processador|Reg1|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [2]));

// Location: LCCOMB_X48_Y31_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[2]~41 (
// Equation(s):
// \processador|MUX|MUXOut[2]~41_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|Reg3|Q [2]) # ((!\processador|MUX|MUXOut[7]~30_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|Reg1|Q [2] & 
// \processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~151_combout ),
	.datab(\processador|Reg3|Q [2]),
	.datac(\processador|Reg1|Q [2]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[2]~41 .lut_mask = 16'hD8AA;
defparam \processador|MUX|MUXOut[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[2]~42 (
// Equation(s):
// \processador|MUX|MUXOut[2]~42_combout  = (\processador|MUX|MUXOut[7]~30_combout  & (((\processador|MUX|MUXOut[2]~41_combout )))) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|MUX|MUXOut[2]~41_combout  & (\processador|Reg2|Q [2])) # 
// (!\processador|MUX|MUXOut[2]~41_combout  & ((\processador|Reg0|Q [2])))))

	.dataa(\processador|Reg2|Q [2]),
	.datab(\processador|MUX|MUXOut[7]~30_combout ),
	.datac(\processador|Reg0|Q [2]),
	.datad(\processador|MUX|MUXOut[2]~41_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[2]~42 .lut_mask = 16'hEE30;
defparam \processador|MUX|MUXOut[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[2]~44 (
// Equation(s):
// \processador|MUX|MUXOut[2]~44_combout  = (\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[2]~43_combout )))) # (!\processador|MUX|MUXOut[7]~29_combout  & (\processador|MUX|MUXOut[2]~42_combout  & ((\processador|Reg5|Q [2]) # 
// (!\processador|MUX|MUXOut[2]~43_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~29_combout ),
	.datab(\processador|Reg5|Q [2]),
	.datac(\processador|MUX|MUXOut[2]~43_combout ),
	.datad(\processador|MUX|MUXOut[2]~42_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[2]~44 .lut_mask = 16'hE5A0;
defparam \processador|MUX|MUXOut[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
cycloneii_lcell_comb \processador|MUX|MUXOut[2]~45 (
// Equation(s):
// \processador|MUX|MUXOut[2]~45_combout  = (\processador|MUX|MUXOut[2]~40_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[2]~44_combout ))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut[1]~35_combout ),
	.datac(\processador|MUX|MUXOut[2]~40_combout ),
	.datad(\processador|MUX|MUXOut[2]~44_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[2]~45 .lut_mask = 16'hFCF0;
defparam \processador|MUX|MUXOut[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[2] (
// Equation(s):
// \processador|MUX|MUXOut [2] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[2]~45_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [2]))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut [2]),
	.datac(\processador|MUX|MUXOut[2]~45_combout ),
	.datad(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [2]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[2] .lut_mask = 16'hF0CC;
defparam \processador|MUX|MUXOut[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N27
cycloneii_lcell_ff \processador|RegADOut|Q[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|Q [2]));

// Location: LCCOMB_X48_Y29_N4
cycloneii_lcell_comb \processador|MUX|MUXOut[1]~26 (
// Equation(s):
// \processador|MUX|MUXOut[1]~26_combout  = (\processador|DINOut~0_combout  & (\processador|Tstep|Q [2] & (\processador|Decoder12~0_combout  & \memoria|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\processador|DINOut~0_combout ),
	.datab(\processador|Tstep|Q [2]),
	.datac(\processador|Decoder12~0_combout ),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[1]~26 .lut_mask = 16'h8000;
defparam \processador|MUX|MUXOut[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N31
cycloneii_lcell_ff \processador|Reg4|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|Q [1]));

// Location: LCFF_X47_Y29_N1
cycloneii_lcell_ff \processador|Reg5|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|Q [1]));

// Location: LCFF_X47_Y26_N17
cycloneii_lcell_ff \processador|Reg1|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [1]));

// Location: LCFF_X47_Y26_N11
cycloneii_lcell_ff \processador|Reg0|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [1]));

// Location: LCFF_X48_Y26_N21
cycloneii_lcell_ff \processador|Reg2|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [1]));

// Location: LCCOMB_X48_Y26_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[1]~31 (
// Equation(s):
// \processador|MUX|MUXOut[1]~31_combout  = (\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[7]~30_combout  & (\processador|Reg3|Q [1])) # (!\processador|MUX|MUXOut[7]~30_combout  & ((\processador|Reg2|Q [1]))))) # 
// (!\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[7]~30_combout ))))

	.dataa(\processador|Reg3|Q [1]),
	.datab(\processador|MUX|MUXOut[7]~151_combout ),
	.datac(\processador|Reg2|Q [1]),
	.datad(\processador|MUX|MUXOut[7]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[1]~31 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MUXOut[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[1]~32 (
// Equation(s):
// \processador|MUX|MUXOut[1]~32_combout  = (\processador|MUX|MUXOut[7]~151_combout  & (((\processador|MUX|MUXOut[1]~31_combout )))) # (!\processador|MUX|MUXOut[7]~151_combout  & ((\processador|MUX|MUXOut[1]~31_combout  & (\processador|Reg1|Q [1])) # 
// (!\processador|MUX|MUXOut[1]~31_combout  & ((\processador|Reg0|Q [1])))))

	.dataa(\processador|MUX|MUXOut[7]~151_combout ),
	.datab(\processador|Reg1|Q [1]),
	.datac(\processador|Reg0|Q [1]),
	.datad(\processador|MUX|MUXOut[1]~31_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[1]~32 .lut_mask = 16'hEE50;
defparam \processador|MUX|MUXOut[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[1]~33 (
// Equation(s):
// \processador|MUX|MUXOut[1]~33_combout  = (\processador|MUX|MUXOut[7]~150_combout  & ((\processador|MUX|MUXOut[7]~29_combout ) # ((\processador|Reg5|Q [1])))) # (!\processador|MUX|MUXOut[7]~150_combout  & (!\processador|MUX|MUXOut[7]~29_combout  & 
// ((\processador|MUX|MUXOut[1]~32_combout ))))

	.dataa(\processador|MUX|MUXOut[7]~150_combout ),
	.datab(\processador|MUX|MUXOut[7]~29_combout ),
	.datac(\processador|Reg5|Q [1]),
	.datad(\processador|MUX|MUXOut[1]~32_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[1]~33 .lut_mask = 16'hB9A8;
defparam \processador|MUX|MUXOut[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneii_lcell_comb \processador|MUX|MUXOut[1]~34 (
// Equation(s):
// \processador|MUX|MUXOut[1]~34_combout  = (\processador|MUX|MUXOut[7]~29_combout  & ((\processador|MUX|MUXOut[1]~33_combout  & (\processador|Reg6|Q [1])) # (!\processador|MUX|MUXOut[1]~33_combout  & ((\processador|Reg4|Q [1]))))) # 
// (!\processador|MUX|MUXOut[7]~29_combout  & (((\processador|MUX|MUXOut[1]~33_combout ))))

	.dataa(\processador|Reg6|Q [1]),
	.datab(\processador|Reg4|Q [1]),
	.datac(\processador|MUX|MUXOut[7]~29_combout ),
	.datad(\processador|MUX|MUXOut[1]~33_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[1]~34 .lut_mask = 16'hAFC0;
defparam \processador|MUX|MUXOut[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[1]~36 (
// Equation(s):
// \processador|MUX|MUXOut[1]~36_combout  = (\processador|MUX|MUXOut[1]~28_combout ) # ((\processador|MUX|MUXOut[1]~26_combout ) # ((\processador|MUX|MUXOut[1]~35_combout  & \processador|MUX|MUXOut[1]~34_combout )))

	.dataa(\processador|MUX|MUXOut[1]~28_combout ),
	.datab(\processador|MUX|MUXOut[1]~26_combout ),
	.datac(\processador|MUX|MUXOut[1]~35_combout ),
	.datad(\processador|MUX|MUXOut[1]~34_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[1]~36 .lut_mask = 16'hFEEE;
defparam \processador|MUX|MUXOut[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneii_lcell_comb \processador|MUX|MUXOut[1] (
// Equation(s):
// \processador|MUX|MUXOut [1] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[1]~36_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [1]))

	.dataa(\processador|MUX|MUXOut [1]),
	.datab(vcc),
	.datac(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.datad(\processador|MUX|MUXOut[1]~36_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [1]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[1] .lut_mask = 16'hFA0A;
defparam \processador|MUX|MUXOut[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneii_lcell_comb \processador|RegADOut|Q[1]~feeder (
// Equation(s):
// \processador|RegADOut|Q[1]~feeder_combout  = \processador|MUX|MUXOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [1]),
	.cin(gnd),
	.combout(\processador|RegADOut|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegADOut|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegADOut|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N5
cycloneii_lcell_ff \processador|RegADOut|Q[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegADOut|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|Q [1]));

// Location: LCFF_X47_Y27_N15
cycloneii_lcell_ff \processador|RegI|IR[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|IR [6]));

// Location: LCCOMB_X49_Y27_N28
cycloneii_lcell_comb \processador|WideOr1~0 (
// Equation(s):
// \processador|WideOr1~0_combout  = (\processador|RegI|IR [7]) # ((\processador|RegI|IR [9]) # ((\processador|RegI|IR [6] & \processador|RegI|IR [8])))

	.dataa(\processador|RegI|IR [7]),
	.datab(\processador|RegI|IR [6]),
	.datac(\processador|RegI|IR [8]),
	.datad(\processador|RegI|IR [9]),
	.cin(gnd),
	.combout(\processador|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideOr1~0 .lut_mask = 16'hFFEA;
defparam \processador|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneii_lcell_comb \processador|Mux26~0 (
// Equation(s):
// \processador|Mux26~0_combout  = (!\processador|Tstep|Q [0] & (!\processador|Tstep|Q [1] & ((!\processador|WideOr1~0_combout ) # (!\processador|Tstep|Q [2]))))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Tstep|Q [2]),
	.datac(\processador|Tstep|Q [1]),
	.datad(\processador|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux26~0 .lut_mask = 16'h0105;
defparam \processador|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N13
cycloneii_lcell_ff \processador|RegADOut|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|Q [0]));

// Location: LCFF_X48_Y27_N25
cycloneii_lcell_ff \processador|RegI|IR[9] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|IR [9]));

// Location: LCCOMB_X49_Y27_N6
cycloneii_lcell_comb \processador|WideOr36~0 (
// Equation(s):
// \processador|WideOr36~0_combout  = (\processador|RegI|IR [8] & (!\processador|RegI|IR [9] & ((\processador|RegI|IR [7]) # (\processador|RegI|IR [6])))) # (!\processador|RegI|IR [8] & ((\processador|RegI|IR [6] & (!\processador|RegI|IR [7])) # 
// (!\processador|RegI|IR [6] & ((\processador|RegI|IR [9])))))

	.dataa(\processador|RegI|IR [7]),
	.datab(\processador|RegI|IR [6]),
	.datac(\processador|RegI|IR [8]),
	.datad(\processador|RegI|IR [9]),
	.cin(gnd),
	.combout(\processador|WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideOr36~0 .lut_mask = 16'h07E4;
defparam \processador|WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneii_lcell_comb \processador|Mux16~0 (
// Equation(s):
// \processador|Mux16~0_combout  = (\processador|Tstep|Q [1] & (!\processador|Tstep|Q [0] & \processador|WideOr36~0_combout ))

	.dataa(\processador|Tstep|Q [1]),
	.datab(\processador|Tstep|Q [0]),
	.datac(vcc),
	.datad(\processador|WideOr36~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux16~0 .lut_mask = 16'h2200;
defparam \processador|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneii_lcell_comb \processador|Mux16~2 (
// Equation(s):
// \processador|Mux16~2_combout  = (\processador|Mux16~1_combout ) # ((!\processador|RegI|IR [6] & (!\processador|RegI|IR [7] & \processador|Decoder12~0_combout )))

	.dataa(\processador|Mux16~1_combout ),
	.datab(\processador|RegI|IR [6]),
	.datac(\processador|RegI|IR [7]),
	.datad(\processador|Decoder12~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux16~2 .lut_mask = 16'hABAA;
defparam \processador|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneii_lcell_comb \processador|Mux16~3 (
// Equation(s):
// \processador|Mux16~3_combout  = (\processador|Tstep|Q [2] & ((\processador|Mux16~0_combout ) # ((!\processador|RegI|IR [9] & \processador|Mux16~2_combout ))))

	.dataa(\processador|Tstep|Q [2]),
	.datab(\processador|RegI|IR [9]),
	.datac(\processador|Mux16~0_combout ),
	.datad(\processador|Mux16~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux16~3 .lut_mask = 16'hA2A0;
defparam \processador|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneii_lcell_comb \processador|Tstep|Q~2 (
// Equation(s):
// \processador|Tstep|Q~2_combout  = (!\KEY~combout [0] & (!\processador|Tstep|Q [0] & !\processador|Mux16~3_combout ))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Mux16~3_combout ),
	.cin(gnd),
	.combout(\processador|Tstep|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Tstep|Q~2 .lut_mask = 16'h0003;
defparam \processador|Tstep|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N31
cycloneii_lcell_ff \processador|Tstep|Q[0] (
	.clk(\processador|comb~combout ),
	.datain(\processador|Tstep|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Tstep|Q [0]));

// Location: LCCOMB_X45_Y27_N20
cycloneii_lcell_comb \processador|Tstep|Q~1 (
// Equation(s):
// \processador|Tstep|Q~1_combout  = (!\KEY~combout [0] & (!\processador|Mux16~3_combout  & (\processador|Tstep|Q [1] $ (\processador|Tstep|Q [0]))))

	.dataa(\processador|Tstep|Q [1]),
	.datab(\KEY~combout [0]),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Mux16~3_combout ),
	.cin(gnd),
	.combout(\processador|Tstep|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Tstep|Q~1 .lut_mask = 16'h0012;
defparam \processador|Tstep|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N11
cycloneii_lcell_ff \processador|Tstep|Q[1] (
	.clk(\processador|comb~combout ),
	.datain(gnd),
	.sdata(\processador|Tstep|Q~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Tstep|Q [1]));

// Location: LCCOMB_X51_Y27_N14
cycloneii_lcell_comb \processador|Mux23~5 (
// Equation(s):
// \processador|Mux23~5_combout  = (\processador|Tstep|Q [1]) # ((!\processador|Tstep|Q [2]) # (!\processador|Mux23~4_combout ))

	.dataa(vcc),
	.datab(\processador|Tstep|Q [1]),
	.datac(\processador|Mux23~4_combout ),
	.datad(\processador|Tstep|Q [2]),
	.cin(gnd),
	.combout(\processador|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~5 .lut_mask = 16'hCFFF;
defparam \processador|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
cycloneii_lcell_comb \processador|Mux22~2 (
// Equation(s):
// \processador|Mux22~2_combout  = (\processador|RegI|IR [1] & (\processador|RegI|IR [0] & (!\processador|RegI|IR [2] & \processador|Mux19~4_combout )))

	.dataa(\processador|RegI|IR [1]),
	.datab(\processador|RegI|IR [0]),
	.datac(\processador|RegI|IR [2]),
	.datad(\processador|Mux19~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~2 .lut_mask = 16'h0800;
defparam \processador|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
cycloneii_lcell_comb \processador|Mux19~9 (
// Equation(s):
// \processador|Mux19~9_combout  = (!\processador|Mux19~4_combout  & (!\processador|Mux19~2_combout  & \processador|Mux25~3_combout ))

	.dataa(vcc),
	.datab(\processador|Mux19~4_combout ),
	.datac(\processador|Mux19~2_combout ),
	.datad(\processador|Mux25~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~9 .lut_mask = 16'h0300;
defparam \processador|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
cycloneii_lcell_comb \processador|Mux22~4 (
// Equation(s):
// \processador|Mux22~4_combout  = (\Display6_Tstep_Q|WideOr4~1_combout  & ((\processador|Mux22~2_combout ) # ((\processador|Mux22~3_combout  & \processador|Mux19~9_combout ))))

	.dataa(\processador|Mux22~3_combout ),
	.datab(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datac(\processador|Mux22~2_combout ),
	.datad(\processador|Mux19~9_combout ),
	.cin(gnd),
	.combout(\processador|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~4 .lut_mask = 16'hC8C0;
defparam \processador|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
cycloneii_lcell_comb \processador|RegX|Decoder0~0 (
// Equation(s):
// \processador|RegX|Decoder0~0_combout  = (\processador|RegI|IR [3] & \processador|RegI|IR [5])

	.dataa(\processador|RegI|IR [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|RegI|IR [5]),
	.cin(gnd),
	.combout(\processador|RegX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegX|Decoder0~0 .lut_mask = 16'hAA00;
defparam \processador|RegX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneii_lcell_comb \processador|Mux20~4 (
// Equation(s):
// \processador|Mux20~4_combout  = ((!\processador|Mux20~3_combout  & ((!\processador|Mux20~2_combout ) # (!\processador|RegX|Decoder0~0_combout )))) # (!\Display6_Tstep_Q|WideOr4~1_combout )

	.dataa(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datab(\processador|RegX|Decoder0~0_combout ),
	.datac(\processador|Mux20~3_combout ),
	.datad(\processador|Mux20~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux20~4 .lut_mask = 16'h575F;
defparam \processador|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
cycloneii_lcell_comb \processador|Mux21~3 (
// Equation(s):
// \processador|Mux21~3_combout  = (\Display6_Tstep_Q|WideOr4~1_combout  & ((\processador|Mux21~2_combout ) # ((\processador|Mux11~2_combout  & \processador|Mux19~8_combout ))))

	.dataa(\processador|Mux11~2_combout ),
	.datab(\processador|Mux19~8_combout ),
	.datac(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datad(\processador|Mux21~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux21~3 .lut_mask = 16'hF080;
defparam \processador|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N2
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~20 (
// Equation(s):
// \processador|MUX|MUXOut[15]~20_combout  = (!\processador|Mux22~4_combout  & (\processador|Mux20~4_combout  & (\processador|Mux25~5_combout  $ (\processador|Mux21~3_combout ))))

	.dataa(\processador|Mux25~5_combout ),
	.datab(\processador|Mux22~4_combout ),
	.datac(\processador|Mux20~4_combout ),
	.datad(\processador|Mux21~3_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~20 .lut_mask = 16'h1020;
defparam \processador|MUX|MUXOut[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~21 (
// Equation(s):
// \processador|MUX|MUXOut[15]~21_combout  = (!\processador|Mux25~5_combout  & ((\processador|Mux24~3_combout  & (\processador|Mux20~4_combout  & !\processador|Mux22~4_combout )) # (!\processador|Mux24~3_combout  & (\processador|Mux20~4_combout  $ 
// (!\processador|Mux22~4_combout )))))

	.dataa(\processador|Mux25~5_combout ),
	.datab(\processador|Mux24~3_combout ),
	.datac(\processador|Mux20~4_combout ),
	.datad(\processador|Mux22~4_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~21 .lut_mask = 16'h1041;
defparam \processador|MUX|MUXOut[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~22 (
// Equation(s):
// \processador|MUX|MUXOut[15]~22_combout  = (\processador|Mux24~3_combout  & (((!\processador|Mux21~3_combout  & \processador|MUX|MUXOut[15]~21_combout )))) # (!\processador|Mux24~3_combout  & ((\processador|MUX|MUXOut[15]~20_combout ) # 
// ((!\processador|Mux21~3_combout  & \processador|MUX|MUXOut[15]~21_combout ))))

	.dataa(\processador|Mux24~3_combout ),
	.datab(\processador|MUX|MUXOut[15]~20_combout ),
	.datac(\processador|Mux21~3_combout ),
	.datad(\processador|MUX|MUXOut[15]~21_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~22 .lut_mask = 16'h4F44;
defparam \processador|MUX|MUXOut[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneii_lcell_comb \processador|Mux19~10 (
// Equation(s):
// \processador|Mux19~10_combout  = (\processador|Tstep|Q [2] & (\processador|Mux19~7_combout  & !\processador|Tstep|Q [1]))

	.dataa(vcc),
	.datab(\processador|Tstep|Q [2]),
	.datac(\processador|Mux19~7_combout ),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~10 .lut_mask = 16'h00C0;
defparam \processador|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~23 (
// Equation(s):
// \processador|MUX|MUXOut[15]~23_combout  = (!\processador|Mux18~3_combout  & (\processador|Mux23~5_combout  & (\processador|MUX|MUXOut[15]~22_combout  & !\processador|Mux19~10_combout )))

	.dataa(\processador|Mux18~3_combout ),
	.datab(\processador|Mux23~5_combout ),
	.datac(\processador|MUX|MUXOut[15]~22_combout ),
	.datad(\processador|Mux19~10_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~23 .lut_mask = 16'h0040;
defparam \processador|MUX|MUXOut[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneii_lcell_comb \processador|GOut~0 (
// Equation(s):
// \processador|GOut~0_combout  = (\processador|Mux18~0_combout  & (!\processador|Tstep|Q [0] & (\processador|Tstep|Q [2] & \processador|Tstep|Q [1])))

	.dataa(\processador|Mux18~0_combout ),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|GOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|GOut~0 .lut_mask = 16'h2000;
defparam \processador|GOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneii_lcell_comb \processador|Mux25~4 (
// Equation(s):
// \processador|Mux25~4_combout  = (!\processador|RegI|IR [2] & (!\processador|RegI|IR [0] & (!\processador|RegI|IR [1] & \processador|Mux19~4_combout )))

	.dataa(\processador|RegI|IR [2]),
	.datab(\processador|RegI|IR [0]),
	.datac(\processador|RegI|IR [1]),
	.datad(\processador|Mux19~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux25~4 .lut_mask = 16'h0100;
defparam \processador|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneii_lcell_comb \processador|Mux15~2 (
// Equation(s):
// \processador|Mux15~2_combout  = (!\processador|RegI|IR [4] & !\processador|RegI|IR [5])

	.dataa(vcc),
	.datab(\processador|RegI|IR [4]),
	.datac(vcc),
	.datad(\processador|RegI|IR [5]),
	.cin(gnd),
	.combout(\processador|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~2 .lut_mask = 16'h0033;
defparam \processador|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneii_lcell_comb \processador|Mux25~5 (
// Equation(s):
// \processador|Mux25~5_combout  = (\Display6_Tstep_Q|WideOr4~1_combout  & ((\processador|Mux25~4_combout ) # ((\processador|Mux19~8_combout  & \processador|Mux15~2_combout ))))

	.dataa(\processador|Mux19~8_combout ),
	.datab(\processador|Mux25~4_combout ),
	.datac(\processador|Mux15~2_combout ),
	.datad(\Display6_Tstep_Q|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\processador|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux25~5 .lut_mask = 16'hEC00;
defparam \processador|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~12 (
// Equation(s):
// \processador|MUX|MUXOut[15]~12_combout  = (!\processador|Mux22~4_combout  & (!\processador|Mux24~3_combout  & !\processador|Mux25~5_combout ))

	.dataa(\processador|Mux22~4_combout ),
	.datab(vcc),
	.datac(\processador|Mux24~3_combout ),
	.datad(\processador|Mux25~5_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~12 .lut_mask = 16'h0005;
defparam \processador|MUX|MUXOut[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~24 (
// Equation(s):
// \processador|MUX|MUXOut[15]~24_combout  = (\processador|Mux23~5_combout  & (\processador|Mux19~10_combout  $ (((\processador|Mux18~2_combout  & !\processador|Tstep|Q [1]))))) # (!\processador|Mux23~5_combout  & (!\processador|Mux19~10_combout  & 
// ((\processador|Tstep|Q [1]) # (!\processador|Mux18~2_combout ))))

	.dataa(\processador|Mux18~2_combout ),
	.datab(\processador|Mux23~5_combout ),
	.datac(\processador|Mux19~10_combout ),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~24 .lut_mask = 16'hC349;
defparam \processador|MUX|MUXOut[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~149 (
// Equation(s):
// \processador|MUX|MUXOut[15]~149_combout  = (\processador|Mux20~4_combout  & (\processador|MUX|MUXOut[15]~12_combout  & (\processador|MUX|MUXOut[15]~24_combout  & !\processador|Mux21~3_combout )))

	.dataa(\processador|Mux20~4_combout ),
	.datab(\processador|MUX|MUXOut[15]~12_combout ),
	.datac(\processador|MUX|MUXOut[15]~24_combout ),
	.datad(\processador|Mux21~3_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~149_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~149 .lut_mask = 16'h0080;
defparam \processador|MUX|MUXOut[15]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[15]~25 (
// Equation(s):
// \processador|MUX|MUXOut[15]~25_combout  = (\processador|DINOut~1_combout ) # ((\processador|MUX|MUXOut[15]~23_combout ) # ((\processador|GOut~0_combout ) # (\processador|MUX|MUXOut[15]~149_combout )))

	.dataa(\processador|DINOut~1_combout ),
	.datab(\processador|MUX|MUXOut[15]~23_combout ),
	.datac(\processador|GOut~0_combout ),
	.datad(\processador|MUX|MUXOut[15]~149_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~25 .lut_mask = 16'hFFFE;
defparam \processador|MUX|MUXOut[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \processador|MUX|MUXOut[15]~25clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\processador|MUX|MUXOut[15]~25_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processador|MUX|MUXOut[15]~25clkctrl_outclk ));
// synopsys translate_off
defparam \processador|MUX|MUXOut[15]~25clkctrl .clock_type = "global clock";
defparam \processador|MUX|MUXOut[15]~25clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneii_lcell_comb \processador|Mux18~3 (
// Equation(s):
// \processador|Mux18~3_combout  = (\processador|Mux18~2_combout  & !\processador|Tstep|Q [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|Mux18~2_combout ),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~3 .lut_mask = 16'h00F0;
defparam \processador|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~6 (
// Equation(s):
// \processador|MUX|MUXOut[0]~6_combout  = (!\processador|Mux21~3_combout  & (\processador|Mux20~4_combout  & ((!\processador|Mux19~7_combout ) # (!\Display6_Tstep_Q|WideOr4~1_combout ))))

	.dataa(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datab(\processador|Mux21~3_combout ),
	.datac(\processador|Mux19~7_combout ),
	.datad(\processador|Mux20~4_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~6 .lut_mask = 16'h1300;
defparam \processador|MUX|MUXOut[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~16 (
// Equation(s):
// \processador|MUX|MUXOut[0]~16_combout  = (\processador|Mux23~5_combout  & (((\processador|Reg7|Q [0] & \processador|MUX|MUXOut[0]~6_combout )) # (!\processador|Mux18~3_combout )))

	.dataa(\processador|Reg7|Q [0]),
	.datab(\processador|Mux23~5_combout ),
	.datac(\processador|MUX|MUXOut[0]~6_combout ),
	.datad(\processador|Mux18~3_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~16 .lut_mask = 16'h80CC;
defparam \processador|MUX|MUXOut[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~17 (
// Equation(s):
// \processador|MUX|MUXOut[0]~17_combout  = (\processador|MUX|MUXOut[15]~12_combout  & (\processador|MUX|MUXOut[0]~16_combout  & ((\processador|MUX|MUXOut[0]~15_combout ) # (\processador|Mux18~3_combout ))))

	.dataa(\processador|MUX|MUXOut[0]~15_combout ),
	.datab(\processador|MUX|MUXOut[15]~12_combout ),
	.datac(\processador|Mux18~3_combout ),
	.datad(\processador|MUX|MUXOut[0]~16_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~17 .lut_mask = 16'hC800;
defparam \processador|MUX|MUXOut[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneii_lcell_comb \processador|Mux24~4 (
// Equation(s):
// \processador|Mux24~4_combout  = (\processador|Mux24~2_combout ) # ((\processador|RegI|IR [3] & (!\processador|RegI|IR [5] & \processador|Mux20~2_combout )))

	.dataa(\processador|RegI|IR [3]),
	.datab(\processador|RegI|IR [5]),
	.datac(\processador|Mux24~2_combout ),
	.datad(\processador|Mux20~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~4 .lut_mask = 16'hF2F0;
defparam \processador|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneii_lcell_comb \processador|Mux25~6 (
// Equation(s):
// \processador|Mux25~6_combout  = (\processador|Mux25~4_combout ) # ((!\processador|RegI|IR [4] & (\processador|Mux19~8_combout  & !\processador|RegI|IR [5])))

	.dataa(\processador|RegI|IR [4]),
	.datab(\processador|Mux25~4_combout ),
	.datac(\processador|Mux19~8_combout ),
	.datad(\processador|RegI|IR [5]),
	.cin(gnd),
	.combout(\processador|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux25~6 .lut_mask = 16'hCCDC;
defparam \processador|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N29
cycloneii_lcell_ff \processador|Reg2|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|Q [0]));

// Location: LCCOMB_X51_Y27_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~7 (
// Equation(s):
// \processador|MUX|MUXOut[0]~7_combout  = (\processador|Mux23~5_combout  & (\processador|Reg3|Q [0] & ((\processador|Mux22~4_combout )))) # (!\processador|Mux23~5_combout  & (((\processador|Reg2|Q [0] & !\processador|Mux22~4_combout ))))

	.dataa(\processador|Reg3|Q [0]),
	.datab(\processador|Mux23~5_combout ),
	.datac(\processador|Reg2|Q [0]),
	.datad(\processador|Mux22~4_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~7 .lut_mask = 16'h8830;
defparam \processador|MUX|MUXOut[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~8 (
// Equation(s):
// \processador|MUX|MUXOut[0]~8_combout  = (\processador|MUX|MUXOut[0]~7_combout  & (((!\processador|Mux24~4_combout  & !\processador|Mux25~6_combout )) # (!\Display6_Tstep_Q|WideOr4~1_combout )))

	.dataa(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datab(\processador|Mux24~4_combout ),
	.datac(\processador|Mux25~6_combout ),
	.datad(\processador|MUX|MUXOut[0]~7_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~8 .lut_mask = 16'h5700;
defparam \processador|MUX|MUXOut[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneii_lcell_comb \processador|Reg1|Q[0]~feeder (
// Equation(s):
// \processador|Reg1|Q[0]~feeder_combout  = \processador|MUX|MUXOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut [0]),
	.cin(gnd),
	.combout(\processador|Reg1|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N21
cycloneii_lcell_ff \processador|Reg1|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|Q [0]));

// Location: LCFF_X51_Y27_N13
cycloneii_lcell_ff \processador|Reg0|Q[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|Q [0]));

// Location: LCCOMB_X51_Y27_N12
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~9 (
// Equation(s):
// \processador|MUX|MUXOut[0]~9_combout  = (\processador|Mux24~3_combout  & (\processador|Reg1|Q [0] & ((!\processador|Mux25~5_combout )))) # (!\processador|Mux24~3_combout  & (((\processador|Reg0|Q [0] & \processador|Mux25~5_combout ))))

	.dataa(\processador|Mux24~3_combout ),
	.datab(\processador|Reg1|Q [0]),
	.datac(\processador|Reg0|Q [0]),
	.datad(\processador|Mux25~5_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~9 .lut_mask = 16'h5088;
defparam \processador|MUX|MUXOut[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~10 (
// Equation(s):
// \processador|MUX|MUXOut[0]~10_combout  = (\processador|Mux23~5_combout  & (!\processador|Mux22~4_combout  & \processador|MUX|MUXOut[0]~9_combout ))

	.dataa(vcc),
	.datab(\processador|Mux23~5_combout ),
	.datac(\processador|Mux22~4_combout ),
	.datad(\processador|MUX|MUXOut[0]~9_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~10 .lut_mask = 16'h0C00;
defparam \processador|MUX|MUXOut[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~11 (
// Equation(s):
// \processador|MUX|MUXOut[0]~11_combout  = (\processador|MUX|MUXOut[0]~6_combout  & (!\processador|Mux18~3_combout  & ((\processador|MUX|MUXOut[0]~8_combout ) # (\processador|MUX|MUXOut[0]~10_combout ))))

	.dataa(\processador|MUX|MUXOut[0]~6_combout ),
	.datab(\processador|Mux18~3_combout ),
	.datac(\processador|MUX|MUXOut[0]~8_combout ),
	.datad(\processador|MUX|MUXOut[0]~10_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~11 .lut_mask = 16'h2220;
defparam \processador|MUX|MUXOut[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~18 (
// Equation(s):
// \processador|MUX|MUXOut[0]~18_combout  = (\processador|GOut~0_combout  & (\processador|RegG|Q [0])) # (!\processador|GOut~0_combout  & (((\processador|MUX|MUXOut[0]~17_combout ) # (\processador|MUX|MUXOut[0]~11_combout ))))

	.dataa(\processador|RegG|Q [0]),
	.datab(\processador|GOut~0_combout ),
	.datac(\processador|MUX|MUXOut[0]~17_combout ),
	.datad(\processador|MUX|MUXOut[0]~11_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~18 .lut_mask = 16'hBBB8;
defparam \processador|MUX|MUXOut[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneii_lcell_comb \processador|MUX|MUXOut[0]~19 (
// Equation(s):
// \processador|MUX|MUXOut[0]~19_combout  = (\processador|DINOut~1_combout  & (\memoria|altsyncram_component|auto_generated|q_a [0])) # (!\processador|DINOut~1_combout  & ((\processador|MUX|MUXOut[0]~18_combout )))

	.dataa(\processador|DINOut~1_combout ),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datac(vcc),
	.datad(\processador|MUX|MUXOut[0]~18_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0]~19 .lut_mask = 16'hDD88;
defparam \processador|MUX|MUXOut[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneii_lcell_comb \processador|MUX|MUXOut[0] (
// Equation(s):
// \processador|MUX|MUXOut [0] = (GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & ((\processador|MUX|MUXOut[0]~19_combout ))) # (!GLOBAL(\processador|MUX|MUXOut[15]~25clkctrl_outclk ) & (\processador|MUX|MUXOut [0]))

	.dataa(vcc),
	.datab(\processador|MUX|MUXOut [0]),
	.datac(\processador|MUX|MUXOut[15]~25clkctrl_outclk ),
	.datad(\processador|MUX|MUXOut[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MUXOut [0]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MUXOut[0] .lut_mask = 16'hFC0C;
defparam \processador|MUX|MUXOut[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneii_lcell_comb \processador|Write~1 (
// Equation(s):
// \processador|Write~1_combout  = (!\processador|Tstep|Q [0] & !\processador|RegI|IR [8])

	.dataa(vcc),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|RegI|IR [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|Write~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Write~1 .lut_mask = 16'h0303;
defparam \processador|Write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneii_lcell_comb \processador|Write~2 (
// Equation(s):
// \processador|Write~2_combout  = (\processador|Tstep|Q [1] & (\processador|Write~1_combout  & (\processador|Tstep|Q [2] & \processador|Write~0_combout )))

	.dataa(\processador|Tstep|Q [1]),
	.datab(\processador|Write~1_combout ),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Write~0_combout ),
	.cin(gnd),
	.combout(\processador|Write~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Write~2 .lut_mask = 16'h8000;
defparam \processador|Write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneii_lcell_comb \Display0_DIN|WideOr6~0 (
// Equation(s):
// \Display0_DIN|WideOr6~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [0] & ((\memoria|altsyncram_component|auto_generated|q_a [3]) # (\memoria|altsyncram_component|auto_generated|q_a [2] $ (\memoria|altsyncram_component|auto_generated|q_a 
// [1])))) # (!\memoria|altsyncram_component|auto_generated|q_a [0] & ((\memoria|altsyncram_component|auto_generated|q_a [1]) # (\memoria|altsyncram_component|auto_generated|q_a [2] $ (\memoria|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr6~0 .lut_mask = 16'hFD7A;
defparam \Display0_DIN|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneii_lcell_comb \Display0_DIN|WideOr5~0 (
// Equation(s):
// \Display0_DIN|WideOr5~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [1] & (!\memoria|altsyncram_component|auto_generated|q_a [2] & ((!\memoria|altsyncram_component|auto_generated|q_a [3])))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [1] & (\memoria|altsyncram_component|auto_generated|q_a [0] & (\memoria|altsyncram_component|auto_generated|q_a [2] $ (!\memoria|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr5~0 .lut_mask = 16'h0854;
defparam \Display0_DIN|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N0
cycloneii_lcell_comb \Display0_DIN|WideOr4~0 (
// Equation(s):
// \Display0_DIN|WideOr4~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [1] & (!\memoria|altsyncram_component|auto_generated|q_a [3] & ((\memoria|altsyncram_component|auto_generated|q_a [0])))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [1] & ((\memoria|altsyncram_component|auto_generated|q_a [2] & (!\memoria|altsyncram_component|auto_generated|q_a [3])) # (!\memoria|altsyncram_component|auto_generated|q_a [2] & 
// ((\memoria|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr4~0 .lut_mask = 16'h5704;
defparam \Display0_DIN|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
cycloneii_lcell_comb \Display0_DIN|WideOr3~0 (
// Equation(s):
// \Display0_DIN|WideOr3~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [1] & ((\memoria|altsyncram_component|auto_generated|q_a [2] & (\memoria|altsyncram_component|auto_generated|q_a [0])) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [2] & (!\memoria|altsyncram_component|auto_generated|q_a [0] & \memoria|altsyncram_component|auto_generated|q_a [3])))) # (!\memoria|altsyncram_component|auto_generated|q_a [1] & 
// (!\memoria|altsyncram_component|auto_generated|q_a [3] & (\memoria|altsyncram_component|auto_generated|q_a [2] $ (\memoria|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr3~0 .lut_mask = 16'h9086;
defparam \Display0_DIN|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneii_lcell_comb \Display0_DIN|WideOr2~0 (
// Equation(s):
// \Display0_DIN|WideOr2~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [2] & (\memoria|altsyncram_component|auto_generated|q_a [3] & ((\memoria|altsyncram_component|auto_generated|q_a [1]) # (!\memoria|altsyncram_component|auto_generated|q_a 
// [0])))) # (!\memoria|altsyncram_component|auto_generated|q_a [2] & (!\memoria|altsyncram_component|auto_generated|q_a [0] & (\memoria|altsyncram_component|auto_generated|q_a [1] & !\memoria|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr2~0 .lut_mask = 16'hA210;
defparam \Display0_DIN|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneii_lcell_comb \Display0_DIN|WideOr1~0 (
// Equation(s):
// \Display0_DIN|WideOr1~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [1] & ((\memoria|altsyncram_component|auto_generated|q_a [0] & ((\memoria|altsyncram_component|auto_generated|q_a [3]))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [0] & (\memoria|altsyncram_component|auto_generated|q_a [2])))) # (!\memoria|altsyncram_component|auto_generated|q_a [1] & (\memoria|altsyncram_component|auto_generated|q_a [2] & 
// (\memoria|altsyncram_component|auto_generated|q_a [0] $ (\memoria|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr1~0 .lut_mask = 16'hE228;
defparam \Display0_DIN|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneii_lcell_comb \Display0_DIN|WideOr0~0 (
// Equation(s):
// \Display0_DIN|WideOr0~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [2] & (!\memoria|altsyncram_component|auto_generated|q_a [1] & (\memoria|altsyncram_component|auto_generated|q_a [0] $ (!\memoria|altsyncram_component|auto_generated|q_a 
// [3])))) # (!\memoria|altsyncram_component|auto_generated|q_a [2] & (\memoria|altsyncram_component|auto_generated|q_a [0] & (\memoria|altsyncram_component|auto_generated|q_a [1] $ (!\memoria|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr0~0 .lut_mask = 16'h4806;
defparam \Display0_DIN|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N0
cycloneii_lcell_comb \Display1_DIN|WideOr6~0 (
// Equation(s):
// \Display1_DIN|WideOr6~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [4] & ((\memoria|altsyncram_component|auto_generated|q_a [7]) # (\memoria|altsyncram_component|auto_generated|q_a [5] $ (\memoria|altsyncram_component|auto_generated|q_a 
// [6])))) # (!\memoria|altsyncram_component|auto_generated|q_a [4] & ((\memoria|altsyncram_component|auto_generated|q_a [5]) # (\memoria|altsyncram_component|auto_generated|q_a [7] $ (\memoria|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr6~0 .lut_mask = 16'hDEBE;
defparam \Display1_DIN|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N14
cycloneii_lcell_comb \Display1_DIN|WideOr5~0 (
// Equation(s):
// \Display1_DIN|WideOr5~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [5] & (!\memoria|altsyncram_component|auto_generated|q_a [7] & (!\memoria|altsyncram_component|auto_generated|q_a [6]))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [5] & (\memoria|altsyncram_component|auto_generated|q_a [4] & (\memoria|altsyncram_component|auto_generated|q_a [7] $ (!\memoria|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr5~0 .lut_mask = 16'h4302;
defparam \Display1_DIN|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N12
cycloneii_lcell_comb \Display1_DIN|WideOr4~0 (
// Equation(s):
// \Display1_DIN|WideOr4~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [5] & (!\memoria|altsyncram_component|auto_generated|q_a [7] & ((\memoria|altsyncram_component|auto_generated|q_a [4])))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [5] & ((\memoria|altsyncram_component|auto_generated|q_a [6] & (!\memoria|altsyncram_component|auto_generated|q_a [7])) # (!\memoria|altsyncram_component|auto_generated|q_a [6] & 
// ((\memoria|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr4~0 .lut_mask = 16'h3710;
defparam \Display1_DIN|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N6
cycloneii_lcell_comb \Display1_DIN|WideOr3~0 (
// Equation(s):
// \Display1_DIN|WideOr3~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [5] & ((\memoria|altsyncram_component|auto_generated|q_a [6] & ((\memoria|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [6] & (\memoria|altsyncram_component|auto_generated|q_a [7] & !\memoria|altsyncram_component|auto_generated|q_a [4])))) # (!\memoria|altsyncram_component|auto_generated|q_a [5] & 
// (!\memoria|altsyncram_component|auto_generated|q_a [7] & (\memoria|altsyncram_component|auto_generated|q_a [6] $ (\memoria|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr3~0 .lut_mask = 16'hA118;
defparam \Display1_DIN|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N16
cycloneii_lcell_comb \Display1_DIN|WideOr2~0 (
// Equation(s):
// \Display1_DIN|WideOr2~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [7] & (\memoria|altsyncram_component|auto_generated|q_a [6] & ((\memoria|altsyncram_component|auto_generated|q_a [5]) # (!\memoria|altsyncram_component|auto_generated|q_a 
// [4])))) # (!\memoria|altsyncram_component|auto_generated|q_a [7] & (\memoria|altsyncram_component|auto_generated|q_a [5] & (!\memoria|altsyncram_component|auto_generated|q_a [6] & !\memoria|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr2~0 .lut_mask = 16'h80C2;
defparam \Display1_DIN|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N22
cycloneii_lcell_comb \Display1_DIN|WideOr1~0 (
// Equation(s):
// \Display1_DIN|WideOr1~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [5] & ((\memoria|altsyncram_component|auto_generated|q_a [4] & (\memoria|altsyncram_component|auto_generated|q_a [7])) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [4] & ((\memoria|altsyncram_component|auto_generated|q_a [6]))))) # (!\memoria|altsyncram_component|auto_generated|q_a [5] & (\memoria|altsyncram_component|auto_generated|q_a [6] & 
// (\memoria|altsyncram_component|auto_generated|q_a [7] $ (\memoria|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr1~0 .lut_mask = 16'h98E0;
defparam \Display1_DIN|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N20
cycloneii_lcell_comb \Display1_DIN|WideOr0~0 (
// Equation(s):
// \Display1_DIN|WideOr0~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [7] & (\memoria|altsyncram_component|auto_generated|q_a [4] & (\memoria|altsyncram_component|auto_generated|q_a [5] $ (\memoria|altsyncram_component|auto_generated|q_a 
// [6])))) # (!\memoria|altsyncram_component|auto_generated|q_a [7] & (!\memoria|altsyncram_component|auto_generated|q_a [5] & (\memoria|altsyncram_component|auto_generated|q_a [6] $ (\memoria|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr0~0 .lut_mask = 16'h4910;
defparam \Display1_DIN|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N0
cycloneii_lcell_comb \Display2_DIN|WideOr6~0 (
// Equation(s):
// \Display2_DIN|WideOr6~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [8] & ((\memoria|altsyncram_component|auto_generated|q_a [11]) # (\memoria|altsyncram_component|auto_generated|q_a [10] $ 
// (\memoria|altsyncram_component|auto_generated|q_a [9])))) # (!\memoria|altsyncram_component|auto_generated|q_a [8] & ((\memoria|altsyncram_component|auto_generated|q_a [9]) # (\memoria|altsyncram_component|auto_generated|q_a [10] $ 
// (\memoria|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [10]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr6~0 .lut_mask = 16'hFB7C;
defparam \Display2_DIN|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N14
cycloneii_lcell_comb \Display2_DIN|WideOr5~0 (
// Equation(s):
// \Display2_DIN|WideOr5~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [9] & (((!\memoria|altsyncram_component|auto_generated|q_a [10] & !\memoria|altsyncram_component|auto_generated|q_a [11])))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [9] & (\memoria|altsyncram_component|auto_generated|q_a [8] & (\memoria|altsyncram_component|auto_generated|q_a [10] $ (!\memoria|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [10]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr5~0 .lut_mask = 16'h0832;
defparam \Display2_DIN|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N16
cycloneii_lcell_comb \Display2_DIN|WideOr4~0 (
// Equation(s):
// \Display2_DIN|WideOr4~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [9] & (\memoria|altsyncram_component|auto_generated|q_a [8] & ((!\memoria|altsyncram_component|auto_generated|q_a [11])))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [9] & ((\memoria|altsyncram_component|auto_generated|q_a [10] & ((!\memoria|altsyncram_component|auto_generated|q_a [11]))) # (!\memoria|altsyncram_component|auto_generated|q_a [10] & 
// (\memoria|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [10]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr4~0 .lut_mask = 16'h02AE;
defparam \Display2_DIN|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N30
cycloneii_lcell_comb \Display2_DIN|WideOr3~0 (
// Equation(s):
// \Display2_DIN|WideOr3~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [9] & ((\memoria|altsyncram_component|auto_generated|q_a [8] & (\memoria|altsyncram_component|auto_generated|q_a [10])) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [8] & (!\memoria|altsyncram_component|auto_generated|q_a [10] & \memoria|altsyncram_component|auto_generated|q_a [11])))) # (!\memoria|altsyncram_component|auto_generated|q_a [9] & 
// (!\memoria|altsyncram_component|auto_generated|q_a [11] & (\memoria|altsyncram_component|auto_generated|q_a [8] $ (\memoria|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [10]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr3~0 .lut_mask = 16'h9086;
defparam \Display2_DIN|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N12
cycloneii_lcell_comb \Display2_DIN|WideOr2~0 (
// Equation(s):
// \Display2_DIN|WideOr2~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [10] & (\memoria|altsyncram_component|auto_generated|q_a [11] & ((\memoria|altsyncram_component|auto_generated|q_a [9]) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [8])))) # (!\memoria|altsyncram_component|auto_generated|q_a [10] & (!\memoria|altsyncram_component|auto_generated|q_a [8] & (\memoria|altsyncram_component|auto_generated|q_a [9] & 
// !\memoria|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [10]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr2~0 .lut_mask = 16'hC410;
defparam \Display2_DIN|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N10
cycloneii_lcell_comb \Display2_DIN|WideOr1~0 (
// Equation(s):
// \Display2_DIN|WideOr1~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [9] & ((\memoria|altsyncram_component|auto_generated|q_a [8] & ((\memoria|altsyncram_component|auto_generated|q_a [11]))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [8] & (\memoria|altsyncram_component|auto_generated|q_a [10])))) # (!\memoria|altsyncram_component|auto_generated|q_a [9] & (\memoria|altsyncram_component|auto_generated|q_a [10] & 
// (\memoria|altsyncram_component|auto_generated|q_a [8] $ (\memoria|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [10]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr1~0 .lut_mask = 16'hE448;
defparam \Display2_DIN|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N4
cycloneii_lcell_comb \Display2_DIN|WideOr0~0 (
// Equation(s):
// \Display2_DIN|WideOr0~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [10] & (!\memoria|altsyncram_component|auto_generated|q_a [9] & (\memoria|altsyncram_component|auto_generated|q_a [8] $ (!\memoria|altsyncram_component|auto_generated|q_a 
// [11])))) # (!\memoria|altsyncram_component|auto_generated|q_a [10] & (\memoria|altsyncram_component|auto_generated|q_a [8] & (\memoria|altsyncram_component|auto_generated|q_a [9] $ (!\memoria|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [10]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr0~0 .lut_mask = 16'h2806;
defparam \Display2_DIN|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N8
cycloneii_lcell_comb \Display3_DIN|WideOr6~0 (
// Equation(s):
// \Display3_DIN|WideOr6~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [12] & ((\memoria|altsyncram_component|auto_generated|q_a [15]) # (\memoria|altsyncram_component|auto_generated|q_a [13] $ 
// (\memoria|altsyncram_component|auto_generated|q_a [14])))) # (!\memoria|altsyncram_component|auto_generated|q_a [12] & ((\memoria|altsyncram_component|auto_generated|q_a [13]) # (\memoria|altsyncram_component|auto_generated|q_a [15] $ 
// (\memoria|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [13]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [15]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [14]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Display3_DIN|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display3_DIN|WideOr6~0 .lut_mask = 16'hDEBE;
defparam \Display3_DIN|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N6
cycloneii_lcell_comb \Display3_DIN|WideOr5~0 (
// Equation(s):
// \Display3_DIN|WideOr5~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [13] & (!\memoria|altsyncram_component|auto_generated|q_a [15] & (!\memoria|altsyncram_component|auto_generated|q_a [14]))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [13] & (\memoria|altsyncram_component|auto_generated|q_a [12] & (\memoria|altsyncram_component|auto_generated|q_a [15] $ (!\memoria|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [13]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [15]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [14]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Display3_DIN|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display3_DIN|WideOr5~0 .lut_mask = 16'h4302;
defparam \Display3_DIN|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N20
cycloneii_lcell_comb \Display3_DIN|WideOr4~0 (
// Equation(s):
// \Display3_DIN|WideOr4~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [13] & (!\memoria|altsyncram_component|auto_generated|q_a [15] & ((\memoria|altsyncram_component|auto_generated|q_a [12])))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [13] & ((\memoria|altsyncram_component|auto_generated|q_a [14] & (!\memoria|altsyncram_component|auto_generated|q_a [15])) # (!\memoria|altsyncram_component|auto_generated|q_a [14] & 
// ((\memoria|altsyncram_component|auto_generated|q_a [12])))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [13]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [15]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [14]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Display3_DIN|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display3_DIN|WideOr4~0 .lut_mask = 16'h3710;
defparam \Display3_DIN|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N2
cycloneii_lcell_comb \Display3_DIN|WideOr3~0 (
// Equation(s):
// \Display3_DIN|WideOr3~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [13] & ((\memoria|altsyncram_component|auto_generated|q_a [14] & ((\memoria|altsyncram_component|auto_generated|q_a [12]))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [14] & (\memoria|altsyncram_component|auto_generated|q_a [15] & !\memoria|altsyncram_component|auto_generated|q_a [12])))) # (!\memoria|altsyncram_component|auto_generated|q_a [13] & 
// (!\memoria|altsyncram_component|auto_generated|q_a [15] & (\memoria|altsyncram_component|auto_generated|q_a [14] $ (\memoria|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [13]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [15]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [14]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Display3_DIN|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display3_DIN|WideOr3~0 .lut_mask = 16'hA118;
defparam \Display3_DIN|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N12
cycloneii_lcell_comb \Display3_DIN|WideOr2~0 (
// Equation(s):
// \Display3_DIN|WideOr2~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [15] & (\memoria|altsyncram_component|auto_generated|q_a [14] & ((\memoria|altsyncram_component|auto_generated|q_a [13]) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [12])))) # (!\memoria|altsyncram_component|auto_generated|q_a [15] & (\memoria|altsyncram_component|auto_generated|q_a [13] & (!\memoria|altsyncram_component|auto_generated|q_a [14] & 
// !\memoria|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [13]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [15]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [14]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Display3_DIN|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display3_DIN|WideOr2~0 .lut_mask = 16'h80C2;
defparam \Display3_DIN|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N18
cycloneii_lcell_comb \Display3_DIN|WideOr1~0 (
// Equation(s):
// \Display3_DIN|WideOr1~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [13] & ((\memoria|altsyncram_component|auto_generated|q_a [12] & (\memoria|altsyncram_component|auto_generated|q_a [15])) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [12] & ((\memoria|altsyncram_component|auto_generated|q_a [14]))))) # (!\memoria|altsyncram_component|auto_generated|q_a [13] & (\memoria|altsyncram_component|auto_generated|q_a [14] & 
// (\memoria|altsyncram_component|auto_generated|q_a [15] $ (\memoria|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [13]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [15]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [14]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Display3_DIN|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display3_DIN|WideOr1~0 .lut_mask = 16'h98E0;
defparam \Display3_DIN|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N16
cycloneii_lcell_comb \Display3_DIN|WideOr0~0 (
// Equation(s):
// \Display3_DIN|WideOr0~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [15] & (\memoria|altsyncram_component|auto_generated|q_a [12] & (\memoria|altsyncram_component|auto_generated|q_a [13] $ (\memoria|altsyncram_component|auto_generated|q_a 
// [14])))) # (!\memoria|altsyncram_component|auto_generated|q_a [15] & (!\memoria|altsyncram_component|auto_generated|q_a [13] & (\memoria|altsyncram_component|auto_generated|q_a [14] $ (\memoria|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [13]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [15]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [14]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Display3_DIN|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display3_DIN|WideOr0~0 .lut_mask = 16'h4910;
defparam \Display3_DIN|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneii_lcell_comb \Display4_AddressOut|WideOr6~0 (
// Equation(s):
// \Display4_AddressOut|WideOr6~0_combout  = (\processador|RegADOut|Q [0] & ((\processador|RegADOut|Q [3]) # (\processador|RegADOut|Q [1] $ (\processador|RegADOut|Q [2])))) # (!\processador|RegADOut|Q [0] & ((\processador|RegADOut|Q [1]) # 
// (\processador|RegADOut|Q [2] $ (\processador|RegADOut|Q [3]))))

	.dataa(\processador|RegADOut|Q [1]),
	.datab(\processador|RegADOut|Q [2]),
	.datac(\processador|RegADOut|Q [0]),
	.datad(\processador|RegADOut|Q [3]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr6~0 .lut_mask = 16'hFB6E;
defparam \Display4_AddressOut|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneii_lcell_comb \Display4_AddressOut|WideOr5~0 (
// Equation(s):
// \Display4_AddressOut|WideOr5~0_combout  = (\processador|RegADOut|Q [1] & (((!\processador|RegADOut|Q [3] & !\processador|RegADOut|Q [2])))) # (!\processador|RegADOut|Q [1] & (\processador|RegADOut|Q [0] & (\processador|RegADOut|Q [3] $ 
// (!\processador|RegADOut|Q [2]))))

	.dataa(\processador|RegADOut|Q [0]),
	.datab(\processador|RegADOut|Q [1]),
	.datac(\processador|RegADOut|Q [3]),
	.datad(\processador|RegADOut|Q [2]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr5~0 .lut_mask = 16'h200E;
defparam \Display4_AddressOut|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneii_lcell_comb \Display4_AddressOut|WideOr4~0 (
// Equation(s):
// \Display4_AddressOut|WideOr4~0_combout  = (\processador|RegADOut|Q [1] & (((\processador|RegADOut|Q [0] & !\processador|RegADOut|Q [3])))) # (!\processador|RegADOut|Q [1] & ((\processador|RegADOut|Q [2] & ((!\processador|RegADOut|Q [3]))) # 
// (!\processador|RegADOut|Q [2] & (\processador|RegADOut|Q [0]))))

	.dataa(\processador|RegADOut|Q [1]),
	.datab(\processador|RegADOut|Q [2]),
	.datac(\processador|RegADOut|Q [0]),
	.datad(\processador|RegADOut|Q [3]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr4~0 .lut_mask = 16'h10F4;
defparam \Display4_AddressOut|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneii_lcell_comb \Display4_AddressOut|WideOr3~0 (
// Equation(s):
// \Display4_AddressOut|WideOr3~0_combout  = (\processador|RegADOut|Q [1] & ((\processador|RegADOut|Q [2] & (\processador|RegADOut|Q [0])) # (!\processador|RegADOut|Q [2] & (!\processador|RegADOut|Q [0] & \processador|RegADOut|Q [3])))) # 
// (!\processador|RegADOut|Q [1] & (!\processador|RegADOut|Q [3] & (\processador|RegADOut|Q [2] $ (\processador|RegADOut|Q [0]))))

	.dataa(\processador|RegADOut|Q [1]),
	.datab(\processador|RegADOut|Q [2]),
	.datac(\processador|RegADOut|Q [0]),
	.datad(\processador|RegADOut|Q [3]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr3~0 .lut_mask = 16'h8294;
defparam \Display4_AddressOut|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneii_lcell_comb \Display4_AddressOut|WideOr2~0 (
// Equation(s):
// \Display4_AddressOut|WideOr2~0_combout  = (\processador|RegADOut|Q [2] & (\processador|RegADOut|Q [3] & ((\processador|RegADOut|Q [1]) # (!\processador|RegADOut|Q [0])))) # (!\processador|RegADOut|Q [2] & (\processador|RegADOut|Q [1] & 
// (!\processador|RegADOut|Q [0] & !\processador|RegADOut|Q [3])))

	.dataa(\processador|RegADOut|Q [1]),
	.datab(\processador|RegADOut|Q [2]),
	.datac(\processador|RegADOut|Q [0]),
	.datad(\processador|RegADOut|Q [3]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr2~0 .lut_mask = 16'h8C02;
defparam \Display4_AddressOut|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneii_lcell_comb \Display4_AddressOut|WideOr1~0 (
// Equation(s):
// \Display4_AddressOut|WideOr1~0_combout  = (\processador|RegADOut|Q [1] & ((\processador|RegADOut|Q [0] & ((\processador|RegADOut|Q [3]))) # (!\processador|RegADOut|Q [0] & (\processador|RegADOut|Q [2])))) # (!\processador|RegADOut|Q [1] & 
// (\processador|RegADOut|Q [2] & (\processador|RegADOut|Q [0] $ (\processador|RegADOut|Q [3]))))

	.dataa(\processador|RegADOut|Q [1]),
	.datab(\processador|RegADOut|Q [2]),
	.datac(\processador|RegADOut|Q [0]),
	.datad(\processador|RegADOut|Q [3]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr1~0 .lut_mask = 16'hAC48;
defparam \Display4_AddressOut|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneii_lcell_comb \Display4_AddressOut|WideOr0~0 (
// Equation(s):
// \Display4_AddressOut|WideOr0~0_combout  = (\processador|RegADOut|Q [2] & (!\processador|RegADOut|Q [1] & (\processador|RegADOut|Q [0] $ (!\processador|RegADOut|Q [3])))) # (!\processador|RegADOut|Q [2] & (\processador|RegADOut|Q [0] & 
// (\processador|RegADOut|Q [1] $ (!\processador|RegADOut|Q [3]))))

	.dataa(\processador|RegADOut|Q [1]),
	.datab(\processador|RegADOut|Q [2]),
	.datac(\processador|RegADOut|Q [0]),
	.datad(\processador|RegADOut|Q [3]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr0~0 .lut_mask = 16'h6014;
defparam \Display4_AddressOut|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N11
cycloneii_lcell_ff \processador|RegADOut|Q[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|Q [5]));

// Location: LCFF_X49_Y32_N21
cycloneii_lcell_ff \processador|RegADOut|Q[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|Q [6]));

// Location: LCFF_X49_Y32_N15
cycloneii_lcell_ff \processador|RegADOut|Q[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MUXOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|Q [7]));

// Location: LCCOMB_X49_Y32_N16
cycloneii_lcell_comb \Display5_AddressOut|WideOr6~0 (
// Equation(s):
// \Display5_AddressOut|WideOr6~0_combout  = (\processador|RegADOut|Q [4] & ((\processador|RegADOut|Q [7]) # (\processador|RegADOut|Q [5] $ (\processador|RegADOut|Q [6])))) # (!\processador|RegADOut|Q [4] & ((\processador|RegADOut|Q [5]) # 
// (\processador|RegADOut|Q [6] $ (\processador|RegADOut|Q [7]))))

	.dataa(\processador|RegADOut|Q [5]),
	.datab(\processador|RegADOut|Q [6]),
	.datac(\processador|RegADOut|Q [7]),
	.datad(\processador|RegADOut|Q [4]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr6~0 .lut_mask = 16'hF6BE;
defparam \Display5_AddressOut|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneii_lcell_comb \Display5_AddressOut|WideOr5~0 (
// Equation(s):
// \Display5_AddressOut|WideOr5~0_combout  = (\processador|RegADOut|Q [5] & (!\processador|RegADOut|Q [7] & (!\processador|RegADOut|Q [6]))) # (!\processador|RegADOut|Q [5] & (\processador|RegADOut|Q [4] & (\processador|RegADOut|Q [7] $ 
// (!\processador|RegADOut|Q [6]))))

	.dataa(\processador|RegADOut|Q [7]),
	.datab(\processador|RegADOut|Q [6]),
	.datac(\processador|RegADOut|Q [5]),
	.datad(\processador|RegADOut|Q [4]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr5~0 .lut_mask = 16'h1910;
defparam \Display5_AddressOut|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneii_lcell_comb \Display5_AddressOut|WideOr4~0 (
// Equation(s):
// \Display5_AddressOut|WideOr4~0_combout  = (\processador|RegADOut|Q [5] & (!\processador|RegADOut|Q [7] & ((\processador|RegADOut|Q [4])))) # (!\processador|RegADOut|Q [5] & ((\processador|RegADOut|Q [6] & (!\processador|RegADOut|Q [7])) # 
// (!\processador|RegADOut|Q [6] & ((\processador|RegADOut|Q [4])))))

	.dataa(\processador|RegADOut|Q [5]),
	.datab(\processador|RegADOut|Q [7]),
	.datac(\processador|RegADOut|Q [6]),
	.datad(\processador|RegADOut|Q [4]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr4~0 .lut_mask = 16'h3710;
defparam \Display5_AddressOut|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneii_lcell_comb \Display5_AddressOut|WideOr3~0 (
// Equation(s):
// \Display5_AddressOut|WideOr3~0_combout  = (\processador|RegADOut|Q [5] & ((\processador|RegADOut|Q [6] & ((\processador|RegADOut|Q [4]))) # (!\processador|RegADOut|Q [6] & (\processador|RegADOut|Q [7] & !\processador|RegADOut|Q [4])))) # 
// (!\processador|RegADOut|Q [5] & (!\processador|RegADOut|Q [7] & (\processador|RegADOut|Q [6] $ (\processador|RegADOut|Q [4]))))

	.dataa(\processador|RegADOut|Q [5]),
	.datab(\processador|RegADOut|Q [6]),
	.datac(\processador|RegADOut|Q [7]),
	.datad(\processador|RegADOut|Q [4]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr3~0 .lut_mask = 16'h8924;
defparam \Display5_AddressOut|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneii_lcell_comb \Display5_AddressOut|WideOr2~0 (
// Equation(s):
// \Display5_AddressOut|WideOr2~0_combout  = (\processador|RegADOut|Q [6] & (\processador|RegADOut|Q [7] & ((\processador|RegADOut|Q [5]) # (!\processador|RegADOut|Q [4])))) # (!\processador|RegADOut|Q [6] & (\processador|RegADOut|Q [5] & 
// (!\processador|RegADOut|Q [7] & !\processador|RegADOut|Q [4])))

	.dataa(\processador|RegADOut|Q [5]),
	.datab(\processador|RegADOut|Q [6]),
	.datac(\processador|RegADOut|Q [7]),
	.datad(\processador|RegADOut|Q [4]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr2~0 .lut_mask = 16'h80C2;
defparam \Display5_AddressOut|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneii_lcell_comb \Display5_AddressOut|WideOr1~0 (
// Equation(s):
// \Display5_AddressOut|WideOr1~0_combout  = (\processador|RegADOut|Q [5] & ((\processador|RegADOut|Q [4] & ((\processador|RegADOut|Q [7]))) # (!\processador|RegADOut|Q [4] & (\processador|RegADOut|Q [6])))) # (!\processador|RegADOut|Q [5] & 
// (\processador|RegADOut|Q [6] & (\processador|RegADOut|Q [7] $ (\processador|RegADOut|Q [4]))))

	.dataa(\processador|RegADOut|Q [5]),
	.datab(\processador|RegADOut|Q [6]),
	.datac(\processador|RegADOut|Q [7]),
	.datad(\processador|RegADOut|Q [4]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \Display5_AddressOut|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneii_lcell_comb \Display5_AddressOut|WideOr0~0 (
// Equation(s):
// \Display5_AddressOut|WideOr0~0_combout  = (\processador|RegADOut|Q [6] & (!\processador|RegADOut|Q [5] & (\processador|RegADOut|Q [7] $ (!\processador|RegADOut|Q [4])))) # (!\processador|RegADOut|Q [6] & (\processador|RegADOut|Q [4] & 
// (\processador|RegADOut|Q [5] $ (!\processador|RegADOut|Q [7]))))

	.dataa(\processador|RegADOut|Q [5]),
	.datab(\processador|RegADOut|Q [6]),
	.datac(\processador|RegADOut|Q [7]),
	.datad(\processador|RegADOut|Q [4]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr0~0 .lut_mask = 16'h6104;
defparam \Display5_AddressOut|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr6~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr6~0_combout  = (\processador|Tstep|Q [2] & (\processador|Tstep|Q [1] & \processador|Tstep|Q [0])) # (!\processador|Tstep|Q [2] & (!\processador|Tstep|Q [1]))

	.dataa(vcc),
	.datab(\processador|Tstep|Q [2]),
	.datac(\processador|Tstep|Q [1]),
	.datad(\processador|Tstep|Q [0]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr6~0 .lut_mask = 16'hC303;
defparam \Display6_Tstep_Q|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr5~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr5~0_combout  = (\processador|Tstep|Q [2]) # ((!\processador|Tstep|Q [0] & !\processador|Tstep|Q [1]))

	.dataa(\processador|Tstep|Q [0]),
	.datab(vcc),
	.datac(\processador|Tstep|Q [2]),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr5~0 .lut_mask = 16'hF0F5;
defparam \Display6_Tstep_Q|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr4~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr4~0_combout  = (\processador|Tstep|Q [0]) # ((!\processador|Tstep|Q [1] & \processador|Tstep|Q [2]))

	.dataa(\processador|Tstep|Q [1]),
	.datab(vcc),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Tstep|Q [2]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr4~0 .lut_mask = 16'hF5F0;
defparam \Display6_Tstep_Q|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr3~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr3~0_combout  = (\processador|Tstep|Q [1] & (\processador|Tstep|Q [0] & \processador|Tstep|Q [2])) # (!\processador|Tstep|Q [1] & (\processador|Tstep|Q [0] $ (\processador|Tstep|Q [2])))

	.dataa(\processador|Tstep|Q [1]),
	.datab(vcc),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Tstep|Q [2]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr3~0 .lut_mask = 16'hA550;
defparam \Display6_Tstep_Q|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneii_lcell_comb \processador|Decoder12~1 (
// Equation(s):
// \processador|Decoder12~1_combout  = (\processador|Tstep|Q [1] & (!\processador|Tstep|Q [0] & !\processador|Tstep|Q [2]))

	.dataa(\processador|Tstep|Q [1]),
	.datab(vcc),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Tstep|Q [2]),
	.cin(gnd),
	.combout(\processador|Decoder12~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Decoder12~1 .lut_mask = 16'h000A;
defparam \processador|Decoder12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr1~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr1~0_combout  = (\processador|Tstep|Q [1] $ (!\processador|Tstep|Q [0])) # (!\processador|Tstep|Q [2])

	.dataa(\processador|Tstep|Q [1]),
	.datab(vcc),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Tstep|Q [2]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr1~0 .lut_mask = 16'hA5FF;
defparam \Display6_Tstep_Q|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr0~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr0~0_combout  = (!\processador|Tstep|Q [1] & (\processador|Tstep|Q [0] $ (\processador|Tstep|Q [2])))

	.dataa(\processador|Tstep|Q [1]),
	.datab(vcc),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Tstep|Q [2]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr0~0 .lut_mask = 16'h0550;
defparam \Display6_Tstep_Q|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneii_lcell_comb \Display7_BusWires|WideOr6~0 (
// Equation(s):
// \Display7_BusWires|WideOr6~0_combout  = (\processador|MUX|MUXOut [12] & ((\processador|MUX|MUXOut [15]) # (\processador|MUX|MUXOut [14] $ (\processador|MUX|MUXOut [13])))) # (!\processador|MUX|MUXOut [12] & ((\processador|MUX|MUXOut [13]) # 
// (\processador|MUX|MUXOut [14] $ (\processador|MUX|MUXOut [15]))))

	.dataa(\processador|MUX|MUXOut [12]),
	.datab(\processador|MUX|MUXOut [14]),
	.datac(\processador|MUX|MUXOut [13]),
	.datad(\processador|MUX|MUXOut [15]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr6~0 .lut_mask = 16'hFB7C;
defparam \Display7_BusWires|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneii_lcell_comb \Display7_BusWires|WideOr5~0 (
// Equation(s):
// \Display7_BusWires|WideOr5~0_combout  = (\processador|MUX|MUXOut [13] & (!\processador|MUX|MUXOut [14] & ((!\processador|MUX|MUXOut [15])))) # (!\processador|MUX|MUXOut [13] & (\processador|MUX|MUXOut [12] & (\processador|MUX|MUXOut [14] $ 
// (!\processador|MUX|MUXOut [15]))))

	.dataa(\processador|MUX|MUXOut [14]),
	.datab(\processador|MUX|MUXOut [13]),
	.datac(\processador|MUX|MUXOut [12]),
	.datad(\processador|MUX|MUXOut [15]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr5~0 .lut_mask = 16'h2054;
defparam \Display7_BusWires|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneii_lcell_comb \Display7_BusWires|WideOr4~0 (
// Equation(s):
// \Display7_BusWires|WideOr4~0_combout  = (\processador|MUX|MUXOut [13] & (\processador|MUX|MUXOut [12] & ((!\processador|MUX|MUXOut [15])))) # (!\processador|MUX|MUXOut [13] & ((\processador|MUX|MUXOut [14] & ((!\processador|MUX|MUXOut [15]))) # 
// (!\processador|MUX|MUXOut [14] & (\processador|MUX|MUXOut [12]))))

	.dataa(\processador|MUX|MUXOut [12]),
	.datab(\processador|MUX|MUXOut [14]),
	.datac(\processador|MUX|MUXOut [13]),
	.datad(\processador|MUX|MUXOut [15]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr4~0 .lut_mask = 16'h02AE;
defparam \Display7_BusWires|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneii_lcell_comb \Display7_BusWires|WideOr3~0 (
// Equation(s):
// \Display7_BusWires|WideOr3~0_combout  = (\processador|MUX|MUXOut [13] & ((\processador|MUX|MUXOut [14] & (\processador|MUX|MUXOut [12])) # (!\processador|MUX|MUXOut [14] & (!\processador|MUX|MUXOut [12] & \processador|MUX|MUXOut [15])))) # 
// (!\processador|MUX|MUXOut [13] & (!\processador|MUX|MUXOut [15] & (\processador|MUX|MUXOut [14] $ (\processador|MUX|MUXOut [12]))))

	.dataa(\processador|MUX|MUXOut [14]),
	.datab(\processador|MUX|MUXOut [13]),
	.datac(\processador|MUX|MUXOut [12]),
	.datad(\processador|MUX|MUXOut [15]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr3~0 .lut_mask = 16'h8492;
defparam \Display7_BusWires|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneii_lcell_comb \Display7_BusWires|WideOr2~0 (
// Equation(s):
// \Display7_BusWires|WideOr2~0_combout  = (\processador|MUX|MUXOut [14] & (\processador|MUX|MUXOut [15] & ((\processador|MUX|MUXOut [13]) # (!\processador|MUX|MUXOut [12])))) # (!\processador|MUX|MUXOut [14] & (\processador|MUX|MUXOut [13] & 
// (!\processador|MUX|MUXOut [12] & !\processador|MUX|MUXOut [15])))

	.dataa(\processador|MUX|MUXOut [14]),
	.datab(\processador|MUX|MUXOut [13]),
	.datac(\processador|MUX|MUXOut [12]),
	.datad(\processador|MUX|MUXOut [15]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr2~0 .lut_mask = 16'h8A04;
defparam \Display7_BusWires|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneii_lcell_comb \Display7_BusWires|WideOr1~0 (
// Equation(s):
// \Display7_BusWires|WideOr1~0_combout  = (\processador|MUX|MUXOut [13] & ((\processador|MUX|MUXOut [12] & ((\processador|MUX|MUXOut [15]))) # (!\processador|MUX|MUXOut [12] & (\processador|MUX|MUXOut [14])))) # (!\processador|MUX|MUXOut [13] & 
// (\processador|MUX|MUXOut [14] & (\processador|MUX|MUXOut [12] $ (\processador|MUX|MUXOut [15]))))

	.dataa(\processador|MUX|MUXOut [14]),
	.datab(\processador|MUX|MUXOut [13]),
	.datac(\processador|MUX|MUXOut [12]),
	.datad(\processador|MUX|MUXOut [15]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr1~0 .lut_mask = 16'hCA28;
defparam \Display7_BusWires|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneii_lcell_comb \Display7_BusWires|WideOr0~0 (
// Equation(s):
// \Display7_BusWires|WideOr0~0_combout  = (\processador|MUX|MUXOut [14] & (!\processador|MUX|MUXOut [13] & (\processador|MUX|MUXOut [12] $ (!\processador|MUX|MUXOut [15])))) # (!\processador|MUX|MUXOut [14] & (\processador|MUX|MUXOut [12] & 
// (\processador|MUX|MUXOut [13] $ (!\processador|MUX|MUXOut [15]))))

	.dataa(\processador|MUX|MUXOut [14]),
	.datab(\processador|MUX|MUXOut [13]),
	.datac(\processador|MUX|MUXOut [12]),
	.datad(\processador|MUX|MUXOut [15]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr0~0 .lut_mask = 16'h6012;
defparam \Display7_BusWires|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\processador|MUX|MUXOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\processador|MUX|MUXOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\processador|MUX|MUXOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\processador|MUX|MUXOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\processador|MUX|MUXOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\processador|MUX|MUXOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\processador|MUX|MUXOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\processador|MUX|MUXOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\processador|MUX|MUXOut [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\processador|MUX|MUXOut [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\processador|MUX|MUXOut [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\processador|MUX|MUXOut [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\processador|MUX|MUXOut [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\processador|MUX|MUXOut [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\processador|MUX|MUXOut [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\processador|MUX|MUXOut [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\processador|Mux16~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\processador|Write~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(!\Display0_DIN|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\Display0_DIN|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\Display0_DIN|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\Display0_DIN|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\Display0_DIN|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\Display0_DIN|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(\Display0_DIN|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(!\Display1_DIN|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\Display1_DIN|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\Display1_DIN|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\Display1_DIN|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\Display1_DIN|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\Display1_DIN|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(\Display1_DIN|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(!\Display2_DIN|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\Display2_DIN|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\Display2_DIN|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\Display2_DIN|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\Display2_DIN|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\Display2_DIN|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(\Display2_DIN|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(!\Display3_DIN|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\Display3_DIN|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\Display3_DIN|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\Display3_DIN|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\Display3_DIN|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\Display3_DIN|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(\Display3_DIN|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(!\Display4_AddressOut|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\Display4_AddressOut|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\Display4_AddressOut|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\Display4_AddressOut|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\Display4_AddressOut|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\Display4_AddressOut|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(\Display4_AddressOut|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(!\Display5_AddressOut|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\Display5_AddressOut|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\Display5_AddressOut|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\Display5_AddressOut|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\Display5_AddressOut|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\Display5_AddressOut|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(\Display5_AddressOut|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\Display6_Tstep_Q|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(!\Display6_Tstep_Q|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\Display6_Tstep_Q|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\Display6_Tstep_Q|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\processador|Decoder12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(!\Display6_Tstep_Q|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(\Display6_Tstep_Q|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(!\Display7_BusWires|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\Display7_BusWires|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\Display7_BusWires|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\Display7_BusWires|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\Display7_BusWires|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\Display7_BusWires|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(\Display7_BusWires|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
