// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/30/2023 18:48:45"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab7bonus_top (
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	clk);
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	clk;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \CPU|controller|Equal2~0_combout ;
wire \CPU|controller|WideNor10~0_combout ;
wire \write~combout ;
wire \CPU|PC_reg|Add0~17_sumout ;
wire \CPU|controller|WideNor2~combout ;
wire \SW[3]~input_o ;
wire \CPU|controller|Equal32~2_combout ;
wire \CPU|PC_reg|PC_DFF|out[8]~1_combout ;
wire \SW[1]~input_o ;
wire \SW[7]~input_o ;
wire \SW[2]~input_o ;
wire \CPU|PC_reg|Add0~2 ;
wire \CPU|PC_reg|Add0~29_sumout ;
wire \SW[4]~input_o ;
wire \CPU|controller|vsel[0]~0_combout ;
wire \CPU|PC_reg|Add0~30 ;
wire \CPU|PC_reg|Add0~33_sumout ;
wire \SW[5]~input_o ;
wire \CPU|PC_reg|Add0~34 ;
wire \CPU|PC_reg|Add0~5_sumout ;
wire \SW[6]~input_o ;
wire \CPU|controller|vsel[1]~1_combout ;
wire \CPU|DP|Mux12~0_combout ;
wire \CPU|DP|REGFILE|R6[3]~feeder_combout ;
wire \CPU|controller|write~1_combout ;
wire \CPU|controller|write~0_combout ;
wire \CPU|DP|REGFILE|Decoder0~2_combout ;
wire \CPU|DP|REGFILE|Decoder0~0_combout ;
wire \CPU|DP|REGFILE|Decoder0~3_combout ;
wire \CPU|DP|REGFILE|Decoder0~1_combout ;
wire \CPU|DP|REGFILE|Mux12~0_combout ;
wire \CPU|DP|REGFILE|R2[3]~feeder_combout ;
wire \CPU|DP|REGFILE|Decoder0~4_combout ;
wire \CPU|DP|REGFILE|Decoder0~7_combout ;
wire \CPU|DP|REGFILE|Decoder0~5_combout ;
wire \CPU|DP|REGFILE|Decoder0~6_combout ;
wire \CPU|DP|REGFILE|Mux12~1_combout ;
wire \CPU|DP|REGFILE|Mux12~2_combout ;
wire \CPU|controller|Equal14~0_combout ;
wire \CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ;
wire \CPU|instruction_reg|instr_reg|out[14]~DUPLICATE_q ;
wire \CPU|decode|shift[0]~0_combout ;
wire \CPU|controller|loadb~0_combout ;
wire \CPU|controller|Equal32~1_combout ;
wire \CPU|DP|Bin[3]~50_combout ;
wire \CPU|DP|alu|out[1]~2_combout ;
wire \CPU|DP|ADFF|out[3]~DUPLICATE_q ;
wire \CPU|DP|Bin[2]~4_combout ;
wire \CPU|DP|Bin[2]~2_combout ;
wire \SW[0]~input_o ;
wire \read_data~16_combout ;
wire \CPU|DP|Mux1~1_combout ;
wire \CPU|DP|Mux6~0_combout ;
wire \CPU|DP|REGFILE|Mux6~1_combout ;
wire \CPU|DP|REGFILE|R4[9]~feeder_combout ;
wire \CPU|DP|REGFILE|R5[9]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux6~0_combout ;
wire \CPU|DP|REGFILE|Mux6~2_combout ;
wire \CPU|DP|ADFF|out[11]~feeder_combout ;
wire \CPU|DP|ADFF|out[14]~feeder_combout ;
wire \CPU|controller|loadc~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \CPU|DP|Mux0~0_combout ;
wire \CPU|DP|REGFILE|R2[15]~feeder_combout ;
wire \CPU|DP|REGFILE|R5[15]~feeder_combout ;
wire \CPU|DP|REGFILE|R4[15]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux0~0_combout ;
wire \CPU|DP|REGFILE|Mux0~1_combout ;
wire \CPU|DP|REGFILE|Mux0~2_combout ;
wire \CPU|DP|Bin[14]~22_combout ;
wire \CPU|DP|ADFF|out[13]~DUPLICATE_q ;
wire \CPU|DP|BDFF|out[7]~feeder_combout ;
wire \CPU|DP|BDFF|out[7]~DUPLICATE_q ;
wire \CPU|DP|Bin[8]~14_combout ;
wire \CPU|DP|Bin[7]~34_combout ;
wire \CPU|DP|Bin[6]~38_combout ;
wire \CPU|DP|Bin[5]~42_combout ;
wire \CPU|DP|Bin[4]~46_combout ;
wire \CPU|DP|alu|Add3~14 ;
wire \CPU|DP|alu|Add3~18 ;
wire \CPU|DP|alu|Add3~22 ;
wire \CPU|DP|alu|Add3~26 ;
wire \CPU|DP|alu|Add3~30 ;
wire \CPU|DP|alu|Add3~54 ;
wire \CPU|DP|alu|Add3~58 ;
wire \CPU|DP|alu|Add3~62 ;
wire \CPU|DP|alu|Add3~66 ;
wire \CPU|DP|alu|Add3~42 ;
wire \CPU|DP|alu|Add3~46 ;
wire \CPU|DP|alu|Add3~49_sumout ;
wire \CPU|DP|SHIFTER|Mux15~0_combout ;
wire \CPU|DP|SHIFTER|Mux15~1_combout ;
wire \CPU|DP|SHIFTER|Mux15~2_combout ;
wire \CPU|DP|alu|Add0~2 ;
wire \CPU|DP|alu|Add0~6 ;
wire \CPU|DP|alu|Add0~10 ;
wire \CPU|DP|alu|Add0~14 ;
wire \CPU|DP|alu|Add0~18 ;
wire \CPU|DP|alu|Add0~22 ;
wire \CPU|DP|alu|Add0~26 ;
wire \CPU|DP|alu|Add0~30 ;
wire \CPU|DP|alu|Add0~50 ;
wire \CPU|DP|alu|Add0~54 ;
wire \CPU|DP|alu|Add0~58 ;
wire \CPU|DP|alu|Add0~62 ;
wire \CPU|DP|alu|Add0~38 ;
wire \CPU|DP|alu|Add0~42 ;
wire \CPU|DP|alu|Add0~45_sumout ;
wire \CPU|DP|alu|out[14]~21_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \CPU|DP|Mux1~0_combout ;
wire \CPU|DP|REGFILE|Mux1~1_combout ;
wire \CPU|DP|REGFILE|R5[14]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux1~0_combout ;
wire \CPU|DP|REGFILE|Mux1~2_combout ;
wire \CPU|DP|Bin[13]~26_combout ;
wire \CPU|DP|alu|Add3~45_sumout ;
wire \CPU|DP|alu|Add0~41_sumout ;
wire \CPU|DP|alu|out[13]~25_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \CPU|DP|Mux2~0_combout ;
wire \CPU|DP|REGFILE|R4[13]~feeder_combout ;
wire \CPU|DP|REGFILE|R5[13]~feeder_combout ;
wire \CPU|DP|REGFILE|R6[13]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux2~0_combout ;
wire \CPU|DP|REGFILE|R2[13]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux2~1_combout ;
wire \CPU|DP|REGFILE|Mux2~2_combout ;
wire \CPU|DP|Bin[12]~30_combout ;
wire \CPU|DP|alu|Add3~41_sumout ;
wire \CPU|DP|alu|Add0~37_sumout ;
wire \CPU|DP|alu|out[12]~29_combout ;
wire \CPU|DP|Mux3~0_combout ;
wire \CPU|DP|REGFILE|R4[12]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux3~0_combout ;
wire \CPU|DP|REGFILE|Mux3~1_combout ;
wire \CPU|DP|REGFILE|Mux3~2_combout ;
wire \CPU|DP|BDFF|out[12]~feeder_combout ;
wire \CPU|DP|BDFF|out[12]~DUPLICATE_q ;
wire \CPU|DP|Bin[11]~18_combout ;
wire \CPU|DP|alu|Add3~65_sumout ;
wire \CPU|DP|alu|Add0~61_sumout ;
wire \CPU|DP|alu|out[11]~17_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \CPU|DP|Mux4~0_combout ;
wire \CPU|DP|REGFILE|R6[11]~feeder_combout ;
wire \CPU|DP|REGFILE|R4[11]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux4~0_combout ;
wire \CPU|DP|REGFILE|Mux4~1_combout ;
wire \CPU|DP|REGFILE|Mux4~2_combout ;
wire \CPU|DP|Bin[10]~6_combout ;
wire \CPU|DP|alu|Add3~61_sumout ;
wire \CPU|DP|alu|Add0~57_sumout ;
wire \CPU|DP|alu|out[10]~5_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \CPU|DP|Mux5~0_combout ;
wire \CPU|DP|REGFILE|Mux5~1_combout ;
wire \CPU|DP|REGFILE|R4[10]~feeder_combout ;
wire \CPU|DP|REGFILE|R5[10]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux5~0_combout ;
wire \CPU|DP|REGFILE|Mux5~2_combout ;
wire \CPU|DP|Bin[9]~10_combout ;
wire \CPU|DP|alu|Add3~57_sumout ;
wire \CPU|DP|alu|Add0~53_sumout ;
wire \CPU|DP|alu|out[9]~9_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \read_data[0]~5_combout ;
wire \CPU|DP|Mux15~0_combout ;
wire \CPU|DP|REGFILE|R7[0]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux15~0_combout ;
wire \CPU|DP|REGFILE|R0[0]~feeder_combout ;
wire \CPU|DP|REGFILE|R3[0]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux15~1_combout ;
wire \CPU|DP|REGFILE|Mux15~2_combout ;
wire \CPU|DP|Bin[1]~5_combout ;
wire \CPU|DP|Bin[1]~1_combout ;
wire \CPU|DP|alu|Add3~34_cout ;
wire \CPU|DP|alu|Add3~2 ;
wire \CPU|DP|alu|Add3~6 ;
wire \CPU|DP|alu|Add3~10 ;
wire \CPU|DP|alu|Add3~13_sumout ;
wire \CPU|DP|alu|Add0~13_sumout ;
wire \CPU|DP|alu|out[3]~49_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \read_data[9]~10_combout ;
wire \CPU|controller|nsel[0]~1_combout ;
wire \CPU|decode|Mux1~0_combout ;
wire \CPU|PC_reg|Add0~6 ;
wire \CPU|PC_reg|Add0~9_sumout ;
wire \CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q ;
wire \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ;
wire \CPU|PC_reg|Add0~18 ;
wire \CPU|PC_reg|Add0~21_sumout ;
wire \CPU|PC_reg|Add1~18 ;
wire \CPU|PC_reg|Add1~21_sumout ;
wire \CPU|PC_reg|next_pc[1]~5_combout ;
wire \CPU|PC_reg|Add1~22 ;
wire \CPU|PC_reg|Add1~26 ;
wire \CPU|PC_reg|Add1~2 ;
wire \CPU|PC_reg|Add1~30 ;
wire \CPU|PC_reg|Add1~34 ;
wire \CPU|PC_reg|Add1~6 ;
wire \CPU|PC_reg|Add1~9_sumout ;
wire \CPU|PC_reg|next_pc[7]~2_combout ;
wire \CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q ;
wire \CPU|DP|Mux8~0_combout ;
wire \CPU|DP|REGFILE|Mux8~1_combout ;
wire \CPU|DP|REGFILE|Mux8~0_combout ;
wire \CPU|DP|REGFILE|Mux8~2_combout ;
wire \CPU|DP|alu|Add3~29_sumout ;
wire \CPU|DP|alu|Add0~29_sumout ;
wire \CPU|DP|alu|out[7]~33_combout ;
wire \CPU|controller|Equal25~0_combout ;
wire \CPU|mem_addr[7]~2_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \read_data[6]~15_combout ;
wire \CPU|PC_reg|Add1~5_sumout ;
wire \CPU|PC_reg|next_pc[6]~1_combout ;
wire \CPU|PC_reg|PC_DFF|out[6]~DUPLICATE_q ;
wire \CPU|DP|Mux9~0_combout ;
wire \CPU|DP|REGFILE|Mux9~0_combout ;
wire \CPU|DP|REGFILE|R2[6]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux9~1_combout ;
wire \CPU|DP|REGFILE|Mux9~2_combout ;
wire \CPU|DP|ADFF|out[6]~DUPLICATE_q ;
wire \CPU|DP|alu|Add3~25_sumout ;
wire \CPU|DP|alu|Add0~25_sumout ;
wire \CPU|DP|alu|out[6]~37_combout ;
wire \CPU|mem_addr[6]~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \read_data[5]~14_combout ;
wire \CPU|PC_reg|Add1~33_sumout ;
wire \CPU|PC_reg|next_pc[5]~8_combout ;
wire \CPU|DP|Mux10~0_combout ;
wire \CPU|DP|REGFILE|R2[5]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux10~1_combout ;
wire \CPU|DP|REGFILE|Mux10~0_combout ;
wire \CPU|DP|REGFILE|Mux10~2_combout ;
wire \CPU|DP|alu|Add3~21_sumout ;
wire \CPU|DP|alu|Add0~21_sumout ;
wire \CPU|DP|alu|out[5]~41_combout ;
wire \CPU|mem_addr[5]~7_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \read_data[4]~6_combout ;
wire \CPU|PC_reg|Add1~29_sumout ;
wire \CPU|PC_reg|next_pc[4]~7_combout ;
wire \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ;
wire \CPU|DP|Mux11~0_combout ;
wire \CPU|DP|REGFILE|R4[4]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux11~0_combout ;
wire \CPU|DP|REGFILE|Mux11~1_combout ;
wire \CPU|DP|REGFILE|R2[4]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux11~2_combout ;
wire \CPU|DP|alu|Add3~17_sumout ;
wire \CPU|DP|alu|Add0~17_sumout ;
wire \CPU|DP|alu|out[4]~45_combout ;
wire \CPU|mem_addr[4]~6_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \read_data[2]~12_combout ;
wire \CPU|PC_reg|Add1~25_sumout ;
wire \CPU|PC_reg|Add0~22 ;
wire \CPU|PC_reg|Add0~25_sumout ;
wire \CPU|PC_reg|next_pc[2]~6_combout ;
wire \CPU|PC_reg|Add0~26 ;
wire \CPU|PC_reg|Add0~1_sumout ;
wire \CPU|PC_reg|Add1~1_sumout ;
wire \CPU|PC_reg|next_pc[3]~0_combout ;
wire \CPU|mem_addr[3]~0_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \read_data[7]~13_combout ;
wire \read_data[10]~9_combout ;
wire \CPU|decode|Mux0~0_combout ;
wire \CPU|DP|Mux13~0_combout ;
wire \CPU|DP|REGFILE|R4[2]~feeder_combout ;
wire \CPU|DP|REGFILE|R5[2]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux13~0_combout ;
wire \CPU|DP|REGFILE|Mux13~1_combout ;
wire \CPU|DP|REGFILE|Mux13~2_combout ;
wire \CPU|DP|ADFF|out[2]~DUPLICATE_q ;
wire \CPU|DP|alu|Add3~9_sumout ;
wire \CPU|DP|alu|Add0~9_sumout ;
wire \CPU|DP|alu|out[2]~53_combout ;
wire \CPU|mem_addr[2]~5_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \read_data[1]~11_combout ;
wire \CPU|DP|Mux14~0_combout ;
wire \CPU|DP|REGFILE|R2[1]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux14~1_combout ;
wire \CPU|DP|REGFILE|Mux14~0_combout ;
wire \CPU|DP|REGFILE|Mux14~2_combout ;
wire \CPU|DP|alu|Add3~5_sumout ;
wire \CPU|DP|alu|Add0~5_sumout ;
wire \CPU|DP|alu|out[1]~57_combout ;
wire \CPU|mem_addr[1]~4_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \read_data[3]~7_combout ;
wire \CPU|DP|Bin[15]~3_combout ;
wire \CPU|DP|Ain[15]~0_combout ;
wire \CPU|DP|alu|Add3~50 ;
wire \CPU|DP|alu|Add3~37_sumout ;
wire \CPU|DP|alu|Add0~46 ;
wire \CPU|DP|alu|Add0~33_sumout ;
wire \CPU|DP|alu|out[15]~4_combout ;
wire \CPU|controller|Equal32~3_combout ;
wire \CPU|DP|alu|Equal0~0_combout ;
wire \CPU|DP|alu|Z[2]~0_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \read_data[8]~8_combout ;
wire \CPU|instruction_reg|instr_reg|out[10]~DUPLICATE_q ;
wire \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ;
wire \CPU|DP|alu|Equal3~0_combout ;
wire \CPU|DP|alu|Equal3~2_combout ;
wire \CPU|DP|alu|Equal3~3_combout ;
wire \CPU|DP|alu|Equal3~1_combout ;
wire \CPU|decode|Selector0~0_combout ;
wire \CPU|decode|Selector0~1_combout ;
wire \CPU|PC_reg|Add1~17_sumout ;
wire \CPU|PC_reg|next_pc[0]~4_combout ;
wire \CPU|mem_addr[0]~3_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \read_data[12]~4_combout ;
wire \CPU|controller|Equal30~0_combout ;
wire \CPU|controller|Equal27~0_combout ;
wire \CPU|controller|WideOr1~0_combout ;
wire \CPU|controller|Equal7~0_combout ;
wire \CPU|controller|Equal26~0_combout ;
wire \CPU|controller|WideOr1~4_combout ;
wire \CPU|controller|WideOr1~2_combout ;
wire \CPU|controller|WideOr1~5_combout ;
wire \CPU|controller|state~17_combout ;
wire \CPU|controller|nsel[1]~0_combout ;
wire \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ;
wire \CPU|decode|Mux2~0_combout ;
wire \CPU|DP|REGFILE|Mux7~0_combout ;
wire \CPU|DP|Mux7~0_combout ;
wire \CPU|DP|REGFILE|Mux7~2_combout ;
wire \CPU|DP|REGFILE|R5[8]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux7~1_combout ;
wire \CPU|DP|REGFILE|Mux7~3_combout ;
wire \CPU|DP|alu|Add3~53_sumout ;
wire \CPU|DP|alu|Add0~49_sumout ;
wire \CPU|DP|alu|out[8]~13_combout ;
wire \read_data[15]~0_combout ;
wire \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ;
wire \CPU|controller|Equal12~0_combout ;
wire \CPU|controller|WideOr1~3_combout ;
wire \CPU|controller|Equal16~0_combout ;
wire \CPU|controller|Equal17~0_combout ;
wire \CPU|controller|WideNor1~combout ;
wire \CPU|controller|Equal2~2_combout ;
wire \CPU|controller|Equal4~0_combout ;
wire \CPU|controller|state~14_combout ;
wire \CPU|controller|Equal0~0_combout ;
wire \CPU|controller|state~4_combout ;
wire \CPU|controller|state~15_combout ;
wire \CPU|controller|state~7_combout ;
wire \CPU|controller|state~8_combout ;
wire \CPU|controller|state~16_combout ;
wire \CPU|controller|Equal32~0_combout ;
wire \read_data[13]~1_combout ;
wire \CPU|controller|Equal21~0_combout ;
wire \CPU|controller|state~2_combout ;
wire \CPU|controller|WideOr5~0_combout ;
wire \CPU|controller|state~3_combout ;
wire \CPU|controller|Equal2~1_combout ;
wire \CPU|controller|WideOr5~1_combout ;
wire \CPU|controller|WideOr5~2_combout ;
wire \CPU|controller|state~1_combout ;
wire \CPU|controller|state~5_combout ;
wire \CPU|controller|Equal24~0_combout ;
wire \CPU|controller|loadc~0_combout ;
wire \CPU|controller|state~0_combout ;
wire \CPU|controller|state~18_combout ;
wire \CPU|controller|state~9_combout ;
wire \CPU|controller|state~19_combout ;
wire \CPU|PC_reg|PC_DFF|out[8]~0_combout ;
wire \CPU|PC_reg|Add0~10 ;
wire \CPU|PC_reg|Add0~13_sumout ;
wire \CPU|PC_reg|Add1~10 ;
wire \CPU|PC_reg|Add1~13_sumout ;
wire \CPU|PC_reg|next_pc[8]~3_combout ;
wire \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ;
wire \read_data[11]~3_combout ;
wire \CPU|controller|Equal10~0_combout ;
wire \CPU|controller|WideOr1~1_combout ;
wire \CPU|controller|state~6_combout ;
wire \CPU|controller|state~10_combout ;
wire \CPU|controller|state~20_combout ;
wire \CPU|controller|state~11_combout ;
wire \CPU|controller|state~12_combout ;
wire \CPU|controller|state~13_combout ;
wire \CPU|controller|addr_sel~0_combout ;
wire \read_data[14]~2_combout ;
wire \CPU|DP|alu|out[1]~1_combout ;
wire \CPU|DP|Bin[0]~0_combout ;
wire \CPU|DP|alu|out~0_combout ;
wire \CPU|DP|alu|Add0~1_sumout ;
wire \CPU|DP|alu|Add3~1_sumout ;
wire \CPU|DP|alu|out[0]~3_combout ;
wire \led_con|enable~0_combout ;
wire \led_con|enable~1_combout ;
wire \led_con|enable~2_combout ;
wire \led_con|enable~combout ;
wire [15:0] \CPU|DP|REGFILE|R0 ;
wire [15:0] \CPU|DP|REGFILE|R3 ;
wire [15:0] \CPU|DP|REGFILE|R7 ;
wire [15:0] \CPU|DP|CDFF|out ;
wire [7:0] \led_con|LEDR_reg|out ;
wire [15:0] \CPU|DP|REGFILE|R2 ;
wire [8:0] \CPU|data_addr_reg|data_addr_DFF|out ;
wire [8:0] \CPU|PC_reg|PC_DFF|out ;
wire [15:0] \CPU|DP|REGFILE|R1 ;
wire [2:0] \CPU|DP|statusDFF|out ;
wire [15:0] \CPU|instruction_reg|instr_reg|out ;
wire [15:0] \CPU|DP|REGFILE|R6 ;
wire [4:0] \CPU|controller|state ;
wire [15:0] \CPU|DP|BDFF|out ;
wire [15:0] \CPU|DP|REGFILE|R5 ;
wire [15:0] \CPU|DP|ADFF|out ;
wire [15:0] \CPU|DP|REGFILE|R4 ;

wire [39:0] \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a1  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a2  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a3  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a4  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a5  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a6  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a7  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a8  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a9  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a10  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a11  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a12  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a13  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a14  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a15  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\led_con|LEDR_reg|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\led_con|LEDR_reg|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\led_con|LEDR_reg|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\led_con|LEDR_reg|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\led_con|LEDR_reg|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\led_con|LEDR_reg|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\led_con|LEDR_reg|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\led_con|LEDR_reg|out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\CPU|controller|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N3
cyclonev_lcell_comb \CPU|controller|Equal2~0 (
// Equation(s):
// \CPU|controller|Equal2~0_combout  = ( !\CPU|controller|state [1] & ( (!\CPU|controller|state [4] & (!\CPU|controller|state [2] & (\CPU|controller|state [0] & !\CPU|controller|state [3]))) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [3]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal2~0 .extended_lut = "off";
defparam \CPU|controller|Equal2~0 .lut_mask = 64'h0800080000000000;
defparam \CPU|controller|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \CPU|controller|WideNor10~0 (
// Equation(s):
// \CPU|controller|WideNor10~0_combout  = ( \CPU|instruction_reg|instr_reg|out [14] & ( (!\CPU|instruction_reg|instr_reg|out [13] & !\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideNor10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideNor10~0 .extended_lut = "off";
defparam \CPU|controller|WideNor10~0 .lut_mask = 64'h0000000088888888;
defparam \CPU|controller|WideNor10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb write(
// Equation(s):
// \write~combout  = ( \CPU|controller|addr_sel~0_combout  & ( (!\CPU|data_addr_reg|data_addr_DFF|out [8] & \CPU|controller|Equal32~0_combout ) ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q  & 
// \CPU|controller|Equal32~0_combout ) ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\CPU|controller|Equal32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam write.extended_lut = "off";
defparam write.lut_mask = 64'h0C0C0C0C0A0A0A0A;
defparam write.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N0
cyclonev_lcell_comb \CPU|PC_reg|Add0~17 (
// Equation(s):
// \CPU|PC_reg|Add0~17_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [0] ) + ( VCC ) + ( !VCC ))
// \CPU|PC_reg|Add0~18  = CARRY(( \CPU|PC_reg|PC_DFF|out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC_reg|PC_DFF|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~17_sumout ),
	.cout(\CPU|PC_reg|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~17 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \CPU|PC_reg|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \CPU|controller|WideNor2 (
// Equation(s):
// \CPU|controller|WideNor2~combout  = ( !\CPU|controller|state [0] & ( (\CPU|controller|state [2] & (!\CPU|controller|state [4] & (!\CPU|controller|state [1] & \CPU|controller|state [3]))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [4]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [3]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideNor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideNor2 .extended_lut = "off";
defparam \CPU|controller|WideNor2 .lut_mask = 64'h0040004000000000;
defparam \CPU|controller|WideNor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N49
dffeas \CPU|instruction_reg|instr_reg|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[15] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \CPU|controller|Equal32~2 (
// Equation(s):
// \CPU|controller|Equal32~2_combout  = ( !\CPU|controller|state [3] & ( (!\CPU|controller|state [1] & (!\CPU|controller|state [2] & (!\CPU|controller|state [0] & !\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal32~2 .extended_lut = "off";
defparam \CPU|controller|Equal32~2 .lut_mask = 64'h8000800000000000;
defparam \CPU|controller|Equal32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N0
cyclonev_lcell_comb \CPU|PC_reg|PC_DFF|out[8]~1 (
// Equation(s):
// \CPU|PC_reg|PC_DFF|out[8]~1_combout  = ( !\CPU|controller|state [4] & ( (!\CPU|controller|state [1] & ((!\CPU|controller|state [3] & (!\CPU|controller|state [0] & (!\CPU|controller|state [2]))) # (\CPU|controller|state [3] & (\CPU|controller|state [0] & 
// (\CPU|controller|state [2]))))) ) ) # ( \CPU|controller|state [4] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [1] & (\CPU|controller|state [2] & ((!\CPU|decode|Selector0~1_combout ) # (\CPU|controller|Equal12~0_combout ))))) # 
// (\CPU|controller|state [3] & ((((!\CPU|decode|Selector0~1_combout )) # (\CPU|controller|Equal12~0_combout )))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|Equal12~0_combout ),
	.datad(!\CPU|controller|state [2]),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|decode|Selector0~1_combout ),
	.datag(!\CPU|controller|state [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8]~1 .extended_lut = "on";
defparam \CPU|PC_reg|PC_DFF|out[8]~1 .lut_mask = 64'h8002337780020307;
defparam \CPU|PC_reg|PC_DFF|out[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N34
dffeas \CPU|PC_reg|PC_DFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y4_N47
dffeas \CPU|PC_reg|PC_DFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[4] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N9
cyclonev_lcell_comb \CPU|PC_reg|Add0~1 (
// Equation(s):
// \CPU|PC_reg|Add0~1_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [3] ) + ( GND ) + ( \CPU|PC_reg|Add0~26  ))
// \CPU|PC_reg|Add0~2  = CARRY(( \CPU|PC_reg|PC_DFF|out [3] ) + ( GND ) + ( \CPU|PC_reg|Add0~26  ))

	.dataa(!\CPU|PC_reg|PC_DFF|out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~1_sumout ),
	.cout(\CPU|PC_reg|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~1 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|PC_reg|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N12
cyclonev_lcell_comb \CPU|PC_reg|Add0~29 (
// Equation(s):
// \CPU|PC_reg|Add0~29_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [4] ) + ( GND ) + ( \CPU|PC_reg|Add0~2  ))
// \CPU|PC_reg|Add0~30  = CARRY(( \CPU|PC_reg|PC_DFF|out [4] ) + ( GND ) + ( \CPU|PC_reg|Add0~2  ))

	.dataa(gnd),
	.datab(!\CPU|PC_reg|PC_DFF|out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~29_sumout ),
	.cout(\CPU|PC_reg|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~29 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|PC_reg|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N27
cyclonev_lcell_comb \CPU|controller|vsel[0]~0 (
// Equation(s):
// \CPU|controller|vsel[0]~0_combout  = ( !\CPU|controller|state [3] & ( !\CPU|controller|state [1] & ( (\CPU|controller|state [4] & \CPU|controller|state [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [0]),
	.datae(!\CPU|controller|state [3]),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|vsel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|vsel[0]~0 .extended_lut = "off";
defparam \CPU|controller|vsel[0]~0 .lut_mask = 64'h000F000000000000;
defparam \CPU|controller|vsel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N15
cyclonev_lcell_comb \CPU|PC_reg|Add0~33 (
// Equation(s):
// \CPU|PC_reg|Add0~33_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [5] ) + ( GND ) + ( \CPU|PC_reg|Add0~30  ))
// \CPU|PC_reg|Add0~34  = CARRY(( \CPU|PC_reg|PC_DFF|out [5] ) + ( GND ) + ( \CPU|PC_reg|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~33_sumout ),
	.cout(\CPU|PC_reg|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~33 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N18
cyclonev_lcell_comb \CPU|PC_reg|Add0~5 (
// Equation(s):
// \CPU|PC_reg|Add0~5_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[6]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~34  ))
// \CPU|PC_reg|Add0~6  = CARRY(( \CPU|PC_reg|PC_DFF|out[6]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~5_sumout ),
	.cout(\CPU|PC_reg|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~5 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \CPU|controller|vsel[1]~1 (
// Equation(s):
// \CPU|controller|vsel[1]~1_combout  = ( \CPU|controller|state [0] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [1] & (\CPU|controller|state [4] & !\CPU|controller|state [3]))) ) ) # ( !\CPU|controller|state [0] & ( (\CPU|controller|state [2] & 
// (\CPU|controller|state [1] & (!\CPU|controller|state [4] & !\CPU|controller|state [3]))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [3]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|vsel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|vsel[1]~1 .extended_lut = "off";
defparam \CPU|controller|vsel[1]~1 .lut_mask = 64'h1000100008000800;
defparam \CPU|controller|vsel[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N48
cyclonev_lcell_comb \CPU|DP|Mux12~0 (
// Equation(s):
// \CPU|DP|Mux12~0_combout  = ( \CPU|instruction_reg|instr_reg|out [3] & ( \read_data[3]~7_combout  & ( ((!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [3])) # (\CPU|controller|vsel[0]~0_combout  & ((\CPU|PC_reg|PC_DFF|out [3])))) # 
// (\CPU|controller|vsel[1]~1_combout ) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [3] & ( \read_data[3]~7_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [3] & ((!\CPU|controller|vsel[1]~1_combout )))) # 
// (\CPU|controller|vsel[0]~0_combout  & (((\CPU|controller|vsel[1]~1_combout ) # (\CPU|PC_reg|PC_DFF|out [3])))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [3] & ( !\read_data[3]~7_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & 
// (((\CPU|controller|vsel[1]~1_combout )) # (\CPU|DP|CDFF|out [3]))) # (\CPU|controller|vsel[0]~0_combout  & (((\CPU|PC_reg|PC_DFF|out [3] & !\CPU|controller|vsel[1]~1_combout )))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [3] & ( 
// !\read_data[3]~7_combout  & ( (!\CPU|controller|vsel[1]~1_combout  & ((!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [3])) # (\CPU|controller|vsel[0]~0_combout  & ((\CPU|PC_reg|PC_DFF|out [3]))))) ) ) )

	.dataa(!\CPU|DP|CDFF|out [3]),
	.datab(!\CPU|PC_reg|PC_DFF|out [3]),
	.datac(!\CPU|controller|vsel[0]~0_combout ),
	.datad(!\CPU|controller|vsel[1]~1_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [3]),
	.dataf(!\read_data[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux12~0 .extended_lut = "off";
defparam \CPU|DP|Mux12~0 .lut_mask = 64'h530053F0530F53FF;
defparam \CPU|DP|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|R6[3]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R6[3]~feeder_combout  = ( \CPU|DP|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R6[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[3]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R6[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R6[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N57
cyclonev_lcell_comb \CPU|controller|write~1 (
// Equation(s):
// \CPU|controller|write~1_combout  = ( !\CPU|controller|state [1] & ( \CPU|controller|state [0] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [2] & !\CPU|controller|state [4])) ) ) ) # ( \CPU|controller|state [1] & ( !\CPU|controller|state [0] & 
// ( (!\CPU|controller|state [3] & (\CPU|controller|state [2] & !\CPU|controller|state [4])) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(gnd),
	.datae(!\CPU|controller|state [1]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|write~1 .extended_lut = "off";
defparam \CPU|controller|write~1 .lut_mask = 64'h0000202020200000;
defparam \CPU|controller|write~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N33
cyclonev_lcell_comb \CPU|controller|write~0 (
// Equation(s):
// \CPU|controller|write~0_combout  = ( \CPU|controller|state [1] & ( \CPU|controller|state [0] & ( (\CPU|controller|state [3] & (!\CPU|controller|state [2] & !\CPU|controller|state [4])) ) ) ) # ( !\CPU|controller|state [1] & ( !\CPU|controller|state [0] & 
// ( (!\CPU|controller|state [4] & (!\CPU|controller|state [3] $ (\CPU|controller|state [2]))) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(gnd),
	.datae(!\CPU|controller|state [1]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|write~0 .extended_lut = "off";
defparam \CPU|controller|write~0 .lut_mask = 64'h9090000000004040;
defparam \CPU|controller|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~2 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~2_combout  = ( !\CPU|controller|write~0_combout  & ( !\CPU|decode|Mux2~0_combout  & ( (\CPU|decode|Mux1~0_combout  & (\CPU|decode|Mux0~0_combout  & ((\CPU|controller|write~1_combout ) # (\CPU|controller|vsel[0]~0_combout )))) ) ) 
// )

	.dataa(!\CPU|controller|vsel[0]~0_combout ),
	.datab(!\CPU|controller|write~1_combout ),
	.datac(!\CPU|decode|Mux1~0_combout ),
	.datad(!\CPU|decode|Mux0~0_combout ),
	.datae(!\CPU|controller|write~0_combout ),
	.dataf(!\CPU|decode|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~2 .lut_mask = 64'h0007000000000000;
defparam \CPU|DP|REGFILE|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N29
dffeas \CPU|DP|REGFILE|R6[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R6[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~0 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~0_combout  = ( \CPU|decode|Mux0~0_combout  & ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & (!\CPU|controller|write~0_combout  & ((\CPU|controller|write~1_combout ) # (\CPU|controller|vsel[0]~0_combout )))) ) ) 
// )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|controller|vsel[0]~0_combout ),
	.datac(!\CPU|controller|write~0_combout ),
	.datad(!\CPU|controller|write~1_combout ),
	.datae(!\CPU|decode|Mux0~0_combout ),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~0 .lut_mask = 64'h000020A000000000;
defparam \CPU|DP|REGFILE|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N16
dffeas \CPU|DP|REGFILE|R4[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~3 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~3_combout  = ( \CPU|controller|write~1_combout  & ( \CPU|decode|Mux1~0_combout  & ( (!\CPU|controller|write~0_combout  & (\CPU|decode|Mux2~0_combout  & \CPU|decode|Mux0~0_combout )) ) ) ) # ( !\CPU|controller|write~1_combout  & ( 
// \CPU|decode|Mux1~0_combout  & ( (!\CPU|controller|write~0_combout  & (\CPU|decode|Mux2~0_combout  & (\CPU|decode|Mux0~0_combout  & \CPU|controller|vsel[0]~0_combout ))) ) ) )

	.dataa(!\CPU|controller|write~0_combout ),
	.datab(!\CPU|decode|Mux2~0_combout ),
	.datac(!\CPU|decode|Mux0~0_combout ),
	.datad(!\CPU|controller|vsel[0]~0_combout ),
	.datae(!\CPU|controller|write~1_combout ),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~3 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~3 .lut_mask = 64'h0000000000020202;
defparam \CPU|DP|REGFILE|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N53
dffeas \CPU|DP|REGFILE|R7[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~1 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~1_combout  = ( !\CPU|decode|Mux1~0_combout  & ( \CPU|controller|vsel[0]~0_combout  & ( (!\CPU|controller|write~0_combout  & (\CPU|decode|Mux2~0_combout  & \CPU|decode|Mux0~0_combout )) ) ) ) # ( !\CPU|decode|Mux1~0_combout  & ( 
// !\CPU|controller|vsel[0]~0_combout  & ( (!\CPU|controller|write~0_combout  & (\CPU|decode|Mux2~0_combout  & (\CPU|controller|write~1_combout  & \CPU|decode|Mux0~0_combout ))) ) ) )

	.dataa(!\CPU|controller|write~0_combout ),
	.datab(!\CPU|decode|Mux2~0_combout ),
	.datac(!\CPU|controller|write~1_combout ),
	.datad(!\CPU|decode|Mux0~0_combout ),
	.datae(!\CPU|decode|Mux1~0_combout ),
	.dataf(!\CPU|controller|vsel[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~1 .lut_mask = 64'h0002000000220000;
defparam \CPU|DP|REGFILE|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N1
dffeas \CPU|DP|REGFILE|R5[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux12~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux12~0_combout  = ( \CPU|DP|REGFILE|R5 [3] & ( \CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout ) # (\CPU|DP|REGFILE|R7 [3]) ) ) ) # ( !\CPU|DP|REGFILE|R5 [3] & ( \CPU|decode|Mux2~0_combout  & ( (\CPU|decode|Mux1~0_combout  & 
// \CPU|DP|REGFILE|R7 [3]) ) ) ) # ( \CPU|DP|REGFILE|R5 [3] & ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R4 [3]))) # (\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R6 [3])) ) ) ) # ( !\CPU|DP|REGFILE|R5 [3] & ( 
// !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R4 [3]))) # (\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R6 [3])) ) ) )

	.dataa(!\CPU|DP|REGFILE|R6 [3]),
	.datab(!\CPU|decode|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|R4 [3]),
	.datad(!\CPU|DP|REGFILE|R7 [3]),
	.datae(!\CPU|DP|REGFILE|R5 [3]),
	.dataf(!\CPU|decode|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux12~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux12~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \CPU|DP|REGFILE|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[3]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[3]~feeder_combout  = ( \CPU|DP|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[3]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~4 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~4_combout  = ( !\CPU|decode|Mux0~0_combout  & ( \CPU|decode|Mux1~0_combout  & ( (!\CPU|controller|write~0_combout  & (!\CPU|decode|Mux2~0_combout  & ((\CPU|controller|vsel[0]~0_combout ) # (\CPU|controller|write~1_combout )))) ) ) 
// )

	.dataa(!\CPU|controller|write~0_combout ),
	.datab(!\CPU|controller|write~1_combout ),
	.datac(!\CPU|controller|vsel[0]~0_combout ),
	.datad(!\CPU|decode|Mux2~0_combout ),
	.datae(!\CPU|decode|Mux0~0_combout ),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~4 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~4 .lut_mask = 64'h000000002A000000;
defparam \CPU|DP|REGFILE|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N34
dffeas \CPU|DP|REGFILE|R2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~7 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~7_combout  = ( !\CPU|decode|Mux0~0_combout  & ( !\CPU|controller|write~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & (!\CPU|decode|Mux1~0_combout  & ((\CPU|controller|vsel[0]~0_combout ) # (\CPU|controller|write~1_combout )))) ) 
// ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|decode|Mux1~0_combout ),
	.datac(!\CPU|controller|write~1_combout ),
	.datad(!\CPU|controller|vsel[0]~0_combout ),
	.datae(!\CPU|decode|Mux0~0_combout ),
	.dataf(!\CPU|controller|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~7 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~7 .lut_mask = 64'h0888000000000000;
defparam \CPU|DP|REGFILE|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N49
dffeas \CPU|DP|REGFILE|R0[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~5 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~5_combout  = ( \CPU|controller|write~1_combout  & ( \CPU|controller|vsel[0]~0_combout  & ( (!\CPU|controller|write~0_combout  & (\CPU|decode|Mux2~0_combout  & (\CPU|decode|Mux1~0_combout  & !\CPU|decode|Mux0~0_combout ))) ) ) ) # 
// ( !\CPU|controller|write~1_combout  & ( \CPU|controller|vsel[0]~0_combout  & ( (!\CPU|controller|write~0_combout  & (\CPU|decode|Mux2~0_combout  & (\CPU|decode|Mux1~0_combout  & !\CPU|decode|Mux0~0_combout ))) ) ) ) # ( \CPU|controller|write~1_combout  & 
// ( !\CPU|controller|vsel[0]~0_combout  & ( (!\CPU|controller|write~0_combout  & (\CPU|decode|Mux2~0_combout  & (\CPU|decode|Mux1~0_combout  & !\CPU|decode|Mux0~0_combout ))) ) ) )

	.dataa(!\CPU|controller|write~0_combout ),
	.datab(!\CPU|decode|Mux2~0_combout ),
	.datac(!\CPU|decode|Mux1~0_combout ),
	.datad(!\CPU|decode|Mux0~0_combout ),
	.datae(!\CPU|controller|write~1_combout ),
	.dataf(!\CPU|controller|vsel[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~5 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~5 .lut_mask = 64'h0000020002000200;
defparam \CPU|DP|REGFILE|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N13
dffeas \CPU|DP|REGFILE|R3[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~6 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~6_combout  = ( !\CPU|decode|Mux1~0_combout  & ( !\CPU|controller|write~0_combout  & ( (!\CPU|decode|Mux0~0_combout  & (\CPU|decode|Mux2~0_combout  & ((\CPU|controller|write~1_combout ) # (\CPU|controller|vsel[0]~0_combout )))) ) ) 
// )

	.dataa(!\CPU|controller|vsel[0]~0_combout ),
	.datab(!\CPU|controller|write~1_combout ),
	.datac(!\CPU|decode|Mux0~0_combout ),
	.datad(!\CPU|decode|Mux2~0_combout ),
	.datae(!\CPU|decode|Mux1~0_combout ),
	.dataf(!\CPU|controller|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~6 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~6 .lut_mask = 64'h0070000000000000;
defparam \CPU|DP|REGFILE|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N35
dffeas \CPU|DP|REGFILE|R1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux12~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux12~1_combout  = ( \CPU|DP|REGFILE|R1 [3] & ( \CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout ) # (\CPU|DP|REGFILE|R3 [3]) ) ) ) # ( !\CPU|DP|REGFILE|R1 [3] & ( \CPU|decode|Mux2~0_combout  & ( (\CPU|DP|REGFILE|R3 [3] & 
// \CPU|decode|Mux1~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R1 [3] & ( !\CPU|decode|Mux2~0_combout  & ( (\CPU|DP|REGFILE|R0 [3] & !\CPU|decode|Mux1~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R1 [3] & ( !\CPU|decode|Mux2~0_combout  & ( (\CPU|DP|REGFILE|R0 [3] & 
// !\CPU|decode|Mux1~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|R0 [3]),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R3 [3]),
	.datad(!\CPU|decode|Mux1~0_combout ),
	.datae(!\CPU|DP|REGFILE|R1 [3]),
	.dataf(!\CPU|decode|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux12~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux12~1 .lut_mask = 64'h55005500000FFF0F;
defparam \CPU|DP|REGFILE|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux12~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux12~2_combout  = ( \CPU|DP|REGFILE|Mux12~1_combout  & ( (!\CPU|decode|Mux0~0_combout ) # (\CPU|DP|REGFILE|Mux12~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux12~1_combout  & ( (!\CPU|decode|Mux0~0_combout  & (\CPU|DP|REGFILE|Mux7~0_combout  & 
// ((\CPU|DP|REGFILE|R2 [3])))) # (\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux12~0_combout )))) ) )

	.dataa(!\CPU|decode|Mux0~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux12~0_combout ),
	.datad(!\CPU|DP|REGFILE|R2 [3]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux12~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux12~2 .lut_mask = 64'h05270527AFAFAFAF;
defparam \CPU|DP|REGFILE|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N45
cyclonev_lcell_comb \CPU|controller|Equal14~0 (
// Equation(s):
// \CPU|controller|Equal14~0_combout  = ( !\CPU|controller|state [2] & ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [4] & \CPU|controller|state [1])) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(gnd),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [1]),
	.datae(!\CPU|controller|state [2]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal14~0 .extended_lut = "off";
defparam \CPU|controller|Equal14~0 .lut_mask = 64'h00A0000000000000;
defparam \CPU|controller|Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N50
dffeas \CPU|DP|ADFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N8
dffeas \CPU|instruction_reg|instr_reg|out[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[13]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N10
dffeas \CPU|instruction_reg|instr_reg|out[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \CPU|decode|shift[0]~0 (
// Equation(s):
// \CPU|decode|shift[0]~0_combout  = (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & (!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q  $ (!\CPU|instruction_reg|instr_reg|out[14]~DUPLICATE_q )))

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datac(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datad(!\CPU|instruction_reg|instr_reg|out[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|shift[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|shift[0]~0 .extended_lut = "off";
defparam \CPU|decode|shift[0]~0 .lut_mask = 64'h030C030C030C030C;
defparam \CPU|decode|shift[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N9
cyclonev_lcell_comb \CPU|controller|loadb~0 (
// Equation(s):
// \CPU|controller|loadb~0_combout  = ( \CPU|controller|state [1] & ( \CPU|controller|state [0] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [2] & !\CPU|controller|state [4])) ) ) ) # ( !\CPU|controller|state [1] & ( !\CPU|controller|state [0] & 
// ( (!\CPU|controller|state [3] & (\CPU|controller|state [2] & \CPU|controller|state [4])) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(gnd),
	.datae(!\CPU|controller|state [1]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|loadb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|loadb~0 .extended_lut = "off";
defparam \CPU|controller|loadb~0 .lut_mask = 64'h0202000000008080;
defparam \CPU|controller|loadb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N29
dffeas \CPU|DP|BDFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N47
dffeas \CPU|DP|BDFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \CPU|controller|Equal32~1 (
// Equation(s):
// \CPU|controller|Equal32~1_combout  = ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [1] & (\CPU|controller|state [4] & !\CPU|controller|state [3]))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [3]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal32~1 .extended_lut = "off";
defparam \CPU|controller|Equal32~1 .lut_mask = 64'h0800080000000000;
defparam \CPU|controller|Equal32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N5
dffeas \CPU|DP|BDFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \CPU|DP|Bin[3]~50 (
// Equation(s):
// \CPU|DP|Bin[3]~50_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|instruction_reg|instr_reg|out [3] & ((((\CPU|DP|BDFF|out [3] & !\CPU|controller|Equal32~1_combout ))))) # (\CPU|instruction_reg|instr_reg|out [3] & 
// (((!\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [3]))) # (\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [2]))) # (\CPU|controller|Equal32~1_combout ))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  
// & ((!\CPU|decode|shift[0]~0_combout  & (((\CPU|DP|BDFF|out [3])))) # (\CPU|decode|shift[0]~0_combout  & (((\CPU|DP|BDFF|out [4])))))) # (\CPU|controller|Equal32~1_combout  & (((\CPU|instruction_reg|instr_reg|out [3])))) ) )

	.dataa(!\CPU|decode|shift[0]~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [3]),
	.datac(!\CPU|DP|BDFF|out [4]),
	.datad(!\CPU|DP|BDFF|out [3]),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|DP|BDFF|out [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[3]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[3]~50 .extended_lut = "on";
defparam \CPU|DP|Bin[3]~50 .lut_mask = 64'h01EF05AF33333333;
defparam \CPU|DP|Bin[3]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N27
cyclonev_lcell_comb \CPU|DP|alu|out[1]~2 (
// Equation(s):
// \CPU|DP|alu|out[1]~2_combout  = ( \CPU|instruction_reg|instr_reg|out [13] & ( (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|instruction_reg|instr_reg|out [15] & \CPU|instruction_reg|instr_reg|out [12])) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [15]),
	.datad(!\CPU|instruction_reg|instr_reg|out [12]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[1]~2 .extended_lut = "off";
defparam \CPU|DP|alu|out[1]~2 .lut_mask = 64'h00000000000A000A;
defparam \CPU|DP|alu|out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N49
dffeas \CPU|DP|ADFF|out[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N14
dffeas \CPU|DP|BDFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \CPU|DP|Bin[2]~4 (
// Equation(s):
// \CPU|DP|Bin[2]~4_combout  = ( \CPU|DP|BDFF|out [2] & ( (!\CPU|instruction_reg|instr_reg|out [4] & (((!\CPU|instruction_reg|instr_reg|out [3])) # (\CPU|DP|BDFF|out [1]))) # (\CPU|instruction_reg|instr_reg|out [4] & (((\CPU|DP|BDFF|out [3])))) ) ) # ( 
// !\CPU|DP|BDFF|out [2] & ( (!\CPU|instruction_reg|instr_reg|out [4] & (\CPU|DP|BDFF|out [1] & (\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|instruction_reg|instr_reg|out [4] & (((\CPU|DP|BDFF|out [3])))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|BDFF|out [1]),
	.datac(!\CPU|instruction_reg|instr_reg|out [3]),
	.datad(!\CPU|DP|BDFF|out [3]),
	.datae(gnd),
	.dataf(!\CPU|DP|BDFF|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[2]~4 .extended_lut = "off";
defparam \CPU|DP|Bin[2]~4 .lut_mask = 64'h02570257A2F7A2F7;
defparam \CPU|DP|Bin[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \CPU|DP|Bin[2]~2 (
// Equation(s):
// \CPU|DP|Bin[2]~2_combout  = ( \CPU|controller|Equal32~1_combout  & ( \CPU|instruction_reg|instr_reg|out [2] ) ) # ( !\CPU|controller|Equal32~1_combout  & ( (!\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [2]))) # (\CPU|decode|shift[0]~0_combout  & 
// (\CPU|DP|Bin[2]~4_combout )) ) )

	.dataa(!\CPU|decode|shift[0]~0_combout ),
	.datab(!\CPU|DP|Bin[2]~4_combout ),
	.datac(!\CPU|DP|BDFF|out [2]),
	.datad(!\CPU|instruction_reg|instr_reg|out [2]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[2]~2 .extended_lut = "off";
defparam \CPU|DP|Bin[2]~2 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \CPU|DP|Bin[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N15
cyclonev_lcell_comb \read_data~16 (
// Equation(s):
// \read_data~16_combout  = ( !\CPU|controller|Equal32~0_combout  & ( (!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [8])) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [8]),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data~16 .extended_lut = "off";
defparam \read_data~16 .lut_mask = 64'hF5A0F5A000000000;
defparam \read_data~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N51
cyclonev_lcell_comb \CPU|DP|Mux1~1 (
// Equation(s):
// \CPU|DP|Mux1~1_combout  = ( !\CPU|controller|state [1] & ( \CPU|controller|state [0] & ( (\CPU|controller|state [2] & (\CPU|controller|state [4] & !\CPU|controller|state [3])) ) ) ) # ( \CPU|controller|state [1] & ( !\CPU|controller|state [0] & ( 
// (\CPU|controller|state [2] & (!\CPU|controller|state [4] & !\CPU|controller|state [3])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [3]),
	.datae(!\CPU|controller|state [1]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux1~1 .extended_lut = "off";
defparam \CPU|DP|Mux1~1 .lut_mask = 64'h0000300003000000;
defparam \CPU|DP|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N9
cyclonev_lcell_comb \CPU|DP|Mux6~0 (
// Equation(s):
// \CPU|DP|Mux6~0_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( \CPU|DP|CDFF|out [9] & ( (!\CPU|controller|vsel[0]~0_combout  & (((!\CPU|DP|Mux1~1_combout )) # (\CPU|instruction_reg|instr_reg|out [7]))) # (\CPU|controller|vsel[0]~0_combout  & 
// (((\read_data~16_combout  & !\CPU|DP|Mux1~1_combout )))) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( \CPU|DP|CDFF|out [9] & ( (!\CPU|controller|vsel[0]~0_combout  & ((!\CPU|DP|Mux1~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7]))) ) 
// ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( !\CPU|DP|CDFF|out [9] & ( (!\CPU|controller|vsel[0]~0_combout  & (\CPU|instruction_reg|instr_reg|out [7] & ((\CPU|DP|Mux1~1_combout )))) # (\CPU|controller|vsel[0]~0_combout  & 
// (((\read_data~16_combout  & !\CPU|DP|Mux1~1_combout )))) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( !\CPU|DP|CDFF|out [9] & ( (!\CPU|controller|vsel[0]~0_combout  & (\CPU|instruction_reg|instr_reg|out [7] & \CPU|DP|Mux1~1_combout )) ) ) )

	.dataa(!\CPU|controller|vsel[0]~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [7]),
	.datac(!\read_data~16_combout ),
	.datad(!\CPU|DP|Mux1~1_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a9 ),
	.dataf(!\CPU|DP|CDFF|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux6~0 .extended_lut = "off";
defparam \CPU|DP|Mux6~0 .lut_mask = 64'h00220522AA22AF22;
defparam \CPU|DP|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N49
dffeas \CPU|DP|REGFILE|R2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N28
dffeas \CPU|DP|REGFILE|R3[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N59
dffeas \CPU|DP|REGFILE|R1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N10
dffeas \CPU|DP|REGFILE|R0[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux6~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux6~1_combout  = ( \CPU|DP|REGFILE|R1 [9] & ( \CPU|DP|REGFILE|R0 [9] & ( (!\CPU|decode|Mux1~0_combout ) # ((\CPU|DP|REGFILE|R3 [9] & \CPU|decode|Mux2~0_combout )) ) ) ) # ( !\CPU|DP|REGFILE|R1 [9] & ( \CPU|DP|REGFILE|R0 [9] & ( 
// (!\CPU|decode|Mux2~0_combout  & ((!\CPU|decode|Mux1~0_combout ))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R3 [9] & \CPU|decode|Mux1~0_combout )) ) ) ) # ( \CPU|DP|REGFILE|R1 [9] & ( !\CPU|DP|REGFILE|R0 [9] & ( (\CPU|decode|Mux2~0_combout  & 
// ((!\CPU|decode|Mux1~0_combout ) # (\CPU|DP|REGFILE|R3 [9]))) ) ) ) # ( !\CPU|DP|REGFILE|R1 [9] & ( !\CPU|DP|REGFILE|R0 [9] & ( (\CPU|DP|REGFILE|R3 [9] & (\CPU|decode|Mux2~0_combout  & \CPU|decode|Mux1~0_combout )) ) ) )

	.dataa(!\CPU|DP|REGFILE|R3 [9]),
	.datab(!\CPU|decode|Mux2~0_combout ),
	.datac(!\CPU|decode|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|R1 [9]),
	.dataf(!\CPU|DP|REGFILE|R0 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux6~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux6~1 .lut_mask = 64'h01013131C1C1F1F1;
defparam \CPU|DP|REGFILE|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N25
dffeas \CPU|DP|REGFILE|R6[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|R4[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R4[9]~feeder_combout  = ( \CPU|DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R4[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R4[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R4[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N38
dffeas \CPU|DP|REGFILE|R4[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R4[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|R5[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R5[9]~feeder_combout  = ( \CPU|DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R5[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R5[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R5[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N47
dffeas \CPU|DP|REGFILE|R5[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R5[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N20
dffeas \CPU|DP|REGFILE|R7[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux6~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux6~0_combout  = ( \CPU|DP|REGFILE|R7 [9] & ( \CPU|decode|Mux2~0_combout  & ( (\CPU|DP|REGFILE|R5 [9]) # (\CPU|decode|Mux1~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R7 [9] & ( \CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & 
// \CPU|DP|REGFILE|R5 [9]) ) ) ) # ( \CPU|DP|REGFILE|R7 [9] & ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R4 [9]))) # (\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R6 [9])) ) ) ) # ( !\CPU|DP|REGFILE|R7 [9] & ( 
// !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R4 [9]))) # (\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R6 [9])) ) ) )

	.dataa(!\CPU|decode|Mux1~0_combout ),
	.datab(!\CPU|DP|REGFILE|R6 [9]),
	.datac(!\CPU|DP|REGFILE|R4 [9]),
	.datad(!\CPU|DP|REGFILE|R5 [9]),
	.datae(!\CPU|DP|REGFILE|R7 [9]),
	.dataf(!\CPU|decode|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux6~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux6~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \CPU|DP|REGFILE|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux6~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux6~2_combout  = ( \CPU|DP|REGFILE|Mux6~0_combout  & ( (((\CPU|DP|REGFILE|Mux7~0_combout  & \CPU|DP|REGFILE|R2 [9])) # (\CPU|DP|REGFILE|Mux6~1_combout )) # (\CPU|decode|Mux0~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux6~0_combout  & ( 
// (!\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux7~0_combout  & \CPU|DP|REGFILE|R2 [9])) # (\CPU|DP|REGFILE|Mux6~1_combout ))) ) )

	.dataa(!\CPU|decode|Mux0~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datac(!\CPU|DP|REGFILE|R2 [9]),
	.datad(!\CPU|DP|REGFILE|Mux6~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux6~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux6~2 .lut_mask = 64'h02AA02AA57FF57FF;
defparam \CPU|DP|REGFILE|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N14
dffeas \CPU|DP|ADFF|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N23
dffeas \CPU|DP|BDFF|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N58
dffeas \CPU|DP|BDFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N17
dffeas \CPU|DP|ADFF|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \CPU|DP|ADFF|out[11]~feeder (
// Equation(s):
// \CPU|DP|ADFF|out[11]~feeder_combout  = ( \CPU|DP|REGFILE|Mux4~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|ADFF|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|ADFF|out[11]~feeder .extended_lut = "off";
defparam \CPU|DP|ADFF|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|ADFF|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N13
dffeas \CPU|DP|ADFF|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|ADFF|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N23
dffeas \CPU|DP|ADFF|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N41
dffeas \CPU|DP|BDFF|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|BDFF|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N32
dffeas \CPU|DP|ADFF|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N36
cyclonev_lcell_comb \CPU|DP|ADFF|out[14]~feeder (
// Equation(s):
// \CPU|DP|ADFF|out[14]~feeder_combout  = ( \CPU|DP|REGFILE|Mux1~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|ADFF|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|ADFF|out[14]~feeder .extended_lut = "off";
defparam \CPU|DP|ADFF|out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|ADFF|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N37
dffeas \CPU|DP|ADFF|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|ADFF|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N33
cyclonev_lcell_comb \CPU|controller|loadc~1 (
// Equation(s):
// \CPU|controller|loadc~1_combout  = ( \CPU|controller|state [4] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [2] & (!\CPU|controller|state [0] & !\CPU|controller|state [1]))) ) ) # ( !\CPU|controller|state [4] & ( (!\CPU|controller|state [3] & 
// (\CPU|controller|state [2] & (!\CPU|controller|state [0] $ (\CPU|controller|state [1])))) # (\CPU|controller|state [3] & (!\CPU|controller|state [2] & (!\CPU|controller|state [0] $ (!\CPU|controller|state [1])))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|loadc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|loadc~1 .extended_lut = "off";
defparam \CPU|controller|loadc~1 .lut_mask = 64'h2442244280008000;
defparam \CPU|controller|loadc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N56
dffeas \CPU|DP|CDFF|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[15]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \MEM|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\write~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU|DP|CDFF|out [15],\CPU|DP|CDFF|out [14],\CPU|DP|CDFF|out [13],\CPU|DP|CDFF|out [12],\CPU|DP|CDFF|out [11],\CPU|DP|CDFF|out [10],\CPU|DP|CDFF|out [9],\CPU|DP|CDFF|out [8],\CPU|DP|CDFF|out [7],\CPU|DP|CDFF|out [6],
\CPU|DP|CDFF|out [5],\CPU|DP|CDFF|out [4],\CPU|DP|CDFF|out [3],\CPU|DP|CDFF|out [2],\CPU|DP|CDFF|out [1],\CPU|DP|CDFF|out [0]}),
	.portaaddr({\CPU|mem_addr[7]~2_combout ,\CPU|mem_addr[6]~1_combout ,\CPU|mem_addr[5]~7_combout ,\CPU|mem_addr[4]~6_combout ,\CPU|mem_addr[3]~0_combout ,\CPU|mem_addr[2]~5_combout ,\CPU|mem_addr[1]~4_combout ,\CPU|mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\CPU|mem_addr[7]~2_combout ,\CPU|mem_addr[6]~1_combout ,\CPU|mem_addr[5]~7_combout ,\CPU|mem_addr[4]~6_combout ,\CPU|mem_addr[3]~0_combout ,\CPU|mem_addr[2]~5_combout ,\CPU|mem_addr[1]~4_combout ,\CPU|mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab7bonus_top.ram0_RAM_435e26e7.hdl.mif";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:MEM|altsyncram:mem_rtl_0|altsyncram_hur1:auto_generated|ALTSYNCRAM";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CCCC00000000FF00000040E0000000668000000066BF000000C004000000A485000000D501000000A485000000B8A5000000A2A3000000A08100000086BF0000008680000000E00000000084000000005F02000000D314000000D209000000D105000000D0010000008460000000D300000000D41900000066C0000000D618";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N36
cyclonev_lcell_comb \CPU|DP|Mux0~0 (
// Equation(s):
// \CPU|DP|Mux0~0_combout  = ( \CPU|DP|Mux1~1_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|controller|vsel[0]~0_combout  & \CPU|instruction_reg|instr_reg|out [7]) ) ) ) # ( !\CPU|DP|Mux1~1_combout  & ( 
// \MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|CDFF|out [15]))) # (\CPU|controller|vsel[0]~0_combout  & (\read_data~16_combout )) ) ) ) # ( \CPU|DP|Mux1~1_combout  & ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|controller|vsel[0]~0_combout  & \CPU|instruction_reg|instr_reg|out [7]) ) ) ) # ( !\CPU|DP|Mux1~1_combout  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|controller|vsel[0]~0_combout  
// & \CPU|DP|CDFF|out [15]) ) ) )

	.dataa(!\CPU|controller|vsel[0]~0_combout ),
	.datab(!\read_data~16_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\CPU|DP|CDFF|out [15]),
	.datae(!\CPU|DP|Mux1~1_combout ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux0~0 .extended_lut = "off";
defparam \CPU|DP|Mux0~0 .lut_mask = 64'h00AA0A0A11BB0A0A;
defparam \CPU|DP|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[15]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[15]~feeder_combout  = ( \CPU|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[15]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N5
dffeas \CPU|DP|REGFILE|R2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N56
dffeas \CPU|DP|REGFILE|R6[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|R5[15]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R5[15]~feeder_combout  = ( \CPU|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R5[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[15]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R5[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R5[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N44
dffeas \CPU|DP|REGFILE|R5[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R5[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|R4[15]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R4[15]~feeder_combout  = ( \CPU|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R4[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[15]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R4[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R4[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N25
dffeas \CPU|DP|REGFILE|R4[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R4[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N8
dffeas \CPU|DP|REGFILE|R7[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux0~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux0~0_combout  = ( \CPU|DP|REGFILE|R7 [15] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout ) # (\CPU|DP|REGFILE|R6 [15]) ) ) ) # ( !\CPU|DP|REGFILE|R7 [15] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R6 [15] & 
// !\CPU|decode|Mux2~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R7 [15] & ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R4 [15]))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R5 [15])) ) ) ) # ( !\CPU|DP|REGFILE|R7 
// [15] & ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R4 [15]))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R5 [15])) ) ) )

	.dataa(!\CPU|DP|REGFILE|R6 [15]),
	.datab(!\CPU|DP|REGFILE|R5 [15]),
	.datac(!\CPU|decode|Mux2~0_combout ),
	.datad(!\CPU|DP|REGFILE|R4 [15]),
	.datae(!\CPU|DP|REGFILE|R7 [15]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux0~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux0~0 .lut_mask = 64'h03F303F350505F5F;
defparam \CPU|DP|REGFILE|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N37
dffeas \CPU|DP|REGFILE|R0[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N22
dffeas \CPU|DP|REGFILE|R3[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N53
dffeas \CPU|DP|REGFILE|R1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux0~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux0~1_combout  = ( \CPU|DP|REGFILE|R1 [15] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout  & \CPU|DP|REGFILE|R3 [15]) ) ) ) # ( !\CPU|DP|REGFILE|R1 [15] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout  & 
// \CPU|DP|REGFILE|R3 [15]) ) ) ) # ( \CPU|DP|REGFILE|R1 [15] & ( !\CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout ) # (\CPU|DP|REGFILE|R0 [15]) ) ) ) # ( !\CPU|DP|REGFILE|R1 [15] & ( !\CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R0 [15] & 
// !\CPU|decode|Mux2~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|R0 [15]),
	.datab(!\CPU|decode|Mux2~0_combout ),
	.datac(!\CPU|DP|REGFILE|R3 [15]),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|R1 [15]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux0~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux0~1 .lut_mask = 64'h4444777703030303;
defparam \CPU|DP|REGFILE|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux0~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux0~2_combout  = ( \CPU|DP|REGFILE|Mux0~1_combout  & ( (!\CPU|decode|Mux0~0_combout ) # (\CPU|DP|REGFILE|Mux0~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux0~1_combout  & ( (!\CPU|decode|Mux0~0_combout  & (\CPU|DP|REGFILE|R2 [15] & 
// (\CPU|DP|REGFILE|Mux7~0_combout ))) # (\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux0~0_combout )))) ) )

	.dataa(!\CPU|DP|REGFILE|R2 [15]),
	.datab(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux0~0_combout ),
	.datad(!\CPU|decode|Mux0~0_combout ),
	.datae(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux0~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux0~2 .lut_mask = 64'h110FFF0F110FFF0F;
defparam \CPU|DP|REGFILE|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N8
dffeas \CPU|DP|BDFF|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N12
cyclonev_lcell_comb \CPU|DP|Bin[14]~22 (
// Equation(s):
// \CPU|DP|Bin[14]~22_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [3] & (((\CPU|DP|BDFF|out [14])))) # (\CPU|instruction_reg|instr_reg|out [3] & 
// ((!\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [14]))) # (\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [13])))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [14])) # 
// (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [15])))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|DP|BDFF|out [13]),
	.datab(!\CPU|DP|BDFF|out [14]),
	.datac(!\CPU|DP|BDFF|out [15]),
	.datad(!\CPU|decode|shift[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[14]~22 .extended_lut = "on";
defparam \CPU|DP|Bin[14]~22 .lut_mask = 64'h3335330F0000FFFF;
defparam \CPU|DP|Bin[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N31
dffeas \CPU|DP|ADFF|out[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[13]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N36
cyclonev_lcell_comb \CPU|DP|BDFF|out[7]~feeder (
// Equation(s):
// \CPU|DP|BDFF|out[7]~feeder_combout  = ( \CPU|DP|REGFILE|Mux8~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|BDFF|out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|BDFF|out[7]~feeder .extended_lut = "off";
defparam \CPU|DP|BDFF|out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|BDFF|out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N37
dffeas \CPU|DP|BDFF|out[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|BDFF|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N0
cyclonev_lcell_comb \CPU|DP|Bin[8]~14 (
// Equation(s):
// \CPU|DP|Bin[8]~14_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [3] & (\CPU|DP|BDFF|out [8])) # (\CPU|instruction_reg|instr_reg|out [3] & 
// ((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [8])) # (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out[7]~DUPLICATE_q ))))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [8])) # 
// (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [9])))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|DP|BDFF|out [8]),
	.datab(!\CPU|DP|BDFF|out[7]~DUPLICATE_q ),
	.datac(!\CPU|DP|BDFF|out [9]),
	.datad(!\CPU|decode|shift[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[8]~14 .extended_lut = "on";
defparam \CPU|DP|Bin[8]~14 .lut_mask = 64'h5553550F0000FFFF;
defparam \CPU|DP|Bin[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N38
dffeas \CPU|DP|BDFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|BDFF|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N41
dffeas \CPU|DP|BDFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N42
cyclonev_lcell_comb \CPU|DP|Bin[7]~34 (
// Equation(s):
// \CPU|DP|Bin[7]~34_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [3] & (\CPU|DP|BDFF|out [7])) # (\CPU|instruction_reg|instr_reg|out [3] & 
// ((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [7])) # (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [6]))))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [7])) # 
// (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [8])))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|DP|BDFF|out [7]),
	.datab(!\CPU|DP|BDFF|out [6]),
	.datac(!\CPU|DP|BDFF|out [8]),
	.datad(!\CPU|decode|shift[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[7]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[7]~34 .extended_lut = "on";
defparam \CPU|DP|Bin[7]~34 .lut_mask = 64'h5553550F0000FFFF;
defparam \CPU|DP|Bin[7]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N43
dffeas \CPU|DP|ADFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N32
dffeas \CPU|DP|BDFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \CPU|DP|Bin[6]~38 (
// Equation(s):
// \CPU|DP|Bin[6]~38_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [6])) # (\CPU|decode|shift[0]~0_combout  & ((!\CPU|instruction_reg|instr_reg|out [3] & 
// (\CPU|DP|BDFF|out [6])) # (\CPU|instruction_reg|instr_reg|out [3] & ((\CPU|DP|BDFF|out [5]))))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [6])) # (\CPU|decode|shift[0]~0_combout  & 
// ((\CPU|DP|BDFF|out[7]~DUPLICATE_q )))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|decode|shift[0]~0_combout ),
	.datab(!\CPU|DP|BDFF|out [6]),
	.datac(!\CPU|DP|BDFF|out[7]~DUPLICATE_q ),
	.datad(!\CPU|DP|BDFF|out [5]),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[6]~38 .extended_lut = "on";
defparam \CPU|DP|Bin[6]~38 .lut_mask = 64'h323727270000FFFF;
defparam \CPU|DP|Bin[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \CPU|DP|Bin[5]~42 (
// Equation(s):
// \CPU|DP|Bin[5]~42_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [3] & (((\CPU|DP|BDFF|out [5])))) # (\CPU|instruction_reg|instr_reg|out [3] & 
// ((!\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [5]))) # (\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [4])))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [5])) # 
// (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [6])))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|DP|BDFF|out [4]),
	.datab(!\CPU|DP|BDFF|out [5]),
	.datac(!\CPU|DP|BDFF|out [6]),
	.datad(!\CPU|decode|shift[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[5]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[5]~42 .extended_lut = "on";
defparam \CPU|DP|Bin[5]~42 .lut_mask = 64'h3335330F0000FFFF;
defparam \CPU|DP|Bin[5]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \CPU|DP|Bin[4]~46 (
// Equation(s):
// \CPU|DP|Bin[4]~46_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|decode|shift[0]~0_combout  & (((\CPU|DP|BDFF|out [4])))) # (\CPU|decode|shift[0]~0_combout  & ((!\CPU|instruction_reg|instr_reg|out 
// [3] & ((\CPU|DP|BDFF|out [4]))) # (\CPU|instruction_reg|instr_reg|out [3] & (\CPU|DP|BDFF|out [3])))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [4]))) # (\CPU|decode|shift[0]~0_combout  & 
// (\CPU|DP|BDFF|out [5]))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|decode|shift[0]~0_combout ),
	.datab(!\CPU|DP|BDFF|out [3]),
	.datac(!\CPU|DP|BDFF|out [5]),
	.datad(!\CPU|DP|BDFF|out [4]),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[4]~46 .extended_lut = "on";
defparam \CPU|DP|Bin[4]~46 .lut_mask = 64'h01FB05AF0000FFFF;
defparam \CPU|DP|Bin[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N12
cyclonev_lcell_comb \CPU|DP|alu|Add3~13 (
// Equation(s):
// \CPU|DP|alu|Add3~13_sumout  = SUM(( !\CPU|DP|Bin[3]~50_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out[3]~DUPLICATE_q ) ) + ( \CPU|DP|alu|Add3~10  ))
// \CPU|DP|alu|Add3~14  = CARRY(( !\CPU|DP|Bin[3]~50_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out[3]~DUPLICATE_q ) ) + ( \CPU|DP|alu|Add3~10  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out[3]~DUPLICATE_q ),
	.datad(!\CPU|DP|Bin[3]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~13_sumout ),
	.cout(\CPU|DP|alu|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~13 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~13 .lut_mask = 64'h0000F3F30000FF00;
defparam \CPU|DP|alu|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N15
cyclonev_lcell_comb \CPU|DP|alu|Add3~17 (
// Equation(s):
// \CPU|DP|alu|Add3~17_sumout  = SUM(( !\CPU|DP|Bin[4]~46_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [4]) ) + ( \CPU|DP|alu|Add3~14  ))
// \CPU|DP|alu|Add3~18  = CARRY(( !\CPU|DP|Bin[4]~46_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [4]) ) + ( \CPU|DP|alu|Add3~14  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out [4]),
	.datad(!\CPU|DP|Bin[4]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~17_sumout ),
	.cout(\CPU|DP|alu|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~17 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~17 .lut_mask = 64'h0000F3F30000FF00;
defparam \CPU|DP|alu|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N18
cyclonev_lcell_comb \CPU|DP|alu|Add3~21 (
// Equation(s):
// \CPU|DP|alu|Add3~21_sumout  = SUM(( !\CPU|DP|Bin[5]~42_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [5]) ) + ( \CPU|DP|alu|Add3~18  ))
// \CPU|DP|alu|Add3~22  = CARRY(( !\CPU|DP|Bin[5]~42_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [5]) ) + ( \CPU|DP|alu|Add3~18  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(gnd),
	.datad(!\CPU|DP|Bin[5]~42_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|ADFF|out [5]),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~21_sumout ),
	.cout(\CPU|DP|alu|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~21 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~21 .lut_mask = 64'h0000FF330000FF00;
defparam \CPU|DP|alu|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N21
cyclonev_lcell_comb \CPU|DP|alu|Add3~25 (
// Equation(s):
// \CPU|DP|alu|Add3~25_sumout  = SUM(( !\CPU|DP|Bin[6]~38_combout  ) + ( (\CPU|DP|ADFF|out [6] & !\CPU|controller|Equal24~0_combout ) ) + ( \CPU|DP|alu|Add3~22  ))
// \CPU|DP|alu|Add3~26  = CARRY(( !\CPU|DP|Bin[6]~38_combout  ) + ( (\CPU|DP|ADFF|out [6] & !\CPU|controller|Equal24~0_combout ) ) + ( \CPU|DP|alu|Add3~22  ))

	.dataa(!\CPU|DP|ADFF|out [6]),
	.datab(gnd),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[6]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~25_sumout ),
	.cout(\CPU|DP|alu|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~25 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~25 .lut_mask = 64'h0000AFAF0000FF00;
defparam \CPU|DP|alu|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N24
cyclonev_lcell_comb \CPU|DP|alu|Add3~29 (
// Equation(s):
// \CPU|DP|alu|Add3~29_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [7]) ) + ( !\CPU|DP|Bin[7]~34_combout  ) + ( \CPU|DP|alu|Add3~26  ))
// \CPU|DP|alu|Add3~30  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [7]) ) + ( !\CPU|DP|Bin[7]~34_combout  ) + ( \CPU|DP|alu|Add3~26  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[7]~34_combout ),
	.datad(!\CPU|DP|ADFF|out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~29_sumout ),
	.cout(\CPU|DP|alu|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~29 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~29 .lut_mask = 64'h00000F0F000000AA;
defparam \CPU|DP|alu|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N27
cyclonev_lcell_comb \CPU|DP|alu|Add3~53 (
// Equation(s):
// \CPU|DP|alu|Add3~53_sumout  = SUM(( !\CPU|DP|Bin[8]~14_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [8]) ) + ( \CPU|DP|alu|Add3~30  ))
// \CPU|DP|alu|Add3~54  = CARRY(( !\CPU|DP|Bin[8]~14_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [8]) ) + ( \CPU|DP|alu|Add3~30  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|ADFF|out [8]),
	.datad(!\CPU|DP|Bin[8]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~53_sumout ),
	.cout(\CPU|DP|alu|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~53 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~53 .lut_mask = 64'h0000F5F50000FF00;
defparam \CPU|DP|alu|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N30
cyclonev_lcell_comb \CPU|DP|alu|Add3~57 (
// Equation(s):
// \CPU|DP|alu|Add3~57_sumout  = SUM(( !\CPU|DP|Bin[9]~10_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [9]) ) + ( \CPU|DP|alu|Add3~54  ))
// \CPU|DP|alu|Add3~58  = CARRY(( !\CPU|DP|Bin[9]~10_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [9]) ) + ( \CPU|DP|alu|Add3~54  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out [9]),
	.datad(!\CPU|DP|Bin[9]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~57_sumout ),
	.cout(\CPU|DP|alu|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~57 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~57 .lut_mask = 64'h0000F3F30000FF00;
defparam \CPU|DP|alu|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N33
cyclonev_lcell_comb \CPU|DP|alu|Add3~61 (
// Equation(s):
// \CPU|DP|alu|Add3~61_sumout  = SUM(( !\CPU|DP|Bin[10]~6_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [10]) ) + ( \CPU|DP|alu|Add3~58  ))
// \CPU|DP|alu|Add3~62  = CARRY(( !\CPU|DP|Bin[10]~6_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [10]) ) + ( \CPU|DP|alu|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[10]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|ADFF|out [10]),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~61_sumout ),
	.cout(\CPU|DP|alu|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~61 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~61 .lut_mask = 64'h0000FF0F0000FF00;
defparam \CPU|DP|alu|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N36
cyclonev_lcell_comb \CPU|DP|alu|Add3~65 (
// Equation(s):
// \CPU|DP|alu|Add3~65_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [11]) ) + ( !\CPU|DP|Bin[11]~18_combout  ) + ( \CPU|DP|alu|Add3~62  ))
// \CPU|DP|alu|Add3~66  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [11]) ) + ( !\CPU|DP|Bin[11]~18_combout  ) + ( \CPU|DP|alu|Add3~62  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[11]~18_combout ),
	.datad(!\CPU|DP|ADFF|out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~65_sumout ),
	.cout(\CPU|DP|alu|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~65 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~65 .lut_mask = 64'h00000F0F000000AA;
defparam \CPU|DP|alu|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N39
cyclonev_lcell_comb \CPU|DP|alu|Add3~41 (
// Equation(s):
// \CPU|DP|alu|Add3~41_sumout  = SUM(( !\CPU|DP|Bin[12]~30_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [12]) ) + ( \CPU|DP|alu|Add3~66  ))
// \CPU|DP|alu|Add3~42  = CARRY(( !\CPU|DP|Bin[12]~30_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [12]) ) + ( \CPU|DP|alu|Add3~66  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|ADFF|out [12]),
	.datad(!\CPU|DP|Bin[12]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~41_sumout ),
	.cout(\CPU|DP|alu|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~41 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~41 .lut_mask = 64'h0000F5F50000FF00;
defparam \CPU|DP|alu|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N42
cyclonev_lcell_comb \CPU|DP|alu|Add3~45 (
// Equation(s):
// \CPU|DP|alu|Add3~45_sumout  = SUM(( !\CPU|DP|Bin[13]~26_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out[13]~DUPLICATE_q ) ) + ( \CPU|DP|alu|Add3~42  ))
// \CPU|DP|alu|Add3~46  = CARRY(( !\CPU|DP|Bin[13]~26_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out[13]~DUPLICATE_q ) ) + ( \CPU|DP|alu|Add3~42  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[13]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|ADFF|out[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~45_sumout ),
	.cout(\CPU|DP|alu|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~45 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~45 .lut_mask = 64'h0000FF550000F0F0;
defparam \CPU|DP|alu|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N45
cyclonev_lcell_comb \CPU|DP|alu|Add3~49 (
// Equation(s):
// \CPU|DP|alu|Add3~49_sumout  = SUM(( !\CPU|DP|Bin[14]~22_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [14]) ) + ( \CPU|DP|alu|Add3~46  ))
// \CPU|DP|alu|Add3~50  = CARRY(( !\CPU|DP|Bin[14]~22_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [14]) ) + ( \CPU|DP|alu|Add3~46  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[14]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|ADFF|out [14]),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~49_sumout ),
	.cout(\CPU|DP|alu|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~49 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~49 .lut_mask = 64'h0000FF550000F0F0;
defparam \CPU|DP|alu|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N41
dffeas \CPU|DP|ADFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N27
cyclonev_lcell_comb \CPU|DP|SHIFTER|Mux15~0 (
// Equation(s):
// \CPU|DP|SHIFTER|Mux15~0_combout  = ( \CPU|DP|BDFF|out [1] & ( (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & (\CPU|instruction_reg|instr_reg|out [4] & (!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q  $ (!\CPU|instruction_reg|instr_reg|out 
// [14])))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datab(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(gnd),
	.dataf(!\CPU|DP|BDFF|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|SHIFTER|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|SHIFTER|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|SHIFTER|Mux15~0 .lut_mask = 64'h0000000000140014;
defparam \CPU|DP|SHIFTER|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N3
cyclonev_lcell_comb \CPU|DP|SHIFTER|Mux15~1 (
// Equation(s):
// \CPU|DP|SHIFTER|Mux15~1_combout  = ( \CPU|DP|BDFF|out [0] & ( \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & ( (!\CPU|instruction_reg|instr_reg|out [3] & ((!\CPU|instruction_reg|instr_reg|out [4]) # (!\CPU|instruction_reg|instr_reg|out [14] $ 
// (\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q )))) # (\CPU|instruction_reg|instr_reg|out [3] & (!\CPU|instruction_reg|instr_reg|out [14] $ ((\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q )))) ) ) ) # ( \CPU|DP|BDFF|out [0] & ( 
// !\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [3]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|instruction_reg|instr_reg|out[13]~DUPLICATE_q ),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(!\CPU|DP|BDFF|out [0]),
	.dataf(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|SHIFTER|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|SHIFTER|Mux15~1 .extended_lut = "off";
defparam \CPU|DP|SHIFTER|Mux15~1 .lut_mask = 64'h0000FFFF0000EBC3;
defparam \CPU|DP|SHIFTER|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \CPU|DP|SHIFTER|Mux15~2 (
// Equation(s):
// \CPU|DP|SHIFTER|Mux15~2_combout  = (\CPU|DP|SHIFTER|Mux15~1_combout ) # (\CPU|DP|SHIFTER|Mux15~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|SHIFTER|Mux15~0_combout ),
	.datad(!\CPU|DP|SHIFTER|Mux15~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|SHIFTER|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|SHIFTER|Mux15~2 .extended_lut = "off";
defparam \CPU|DP|SHIFTER|Mux15~2 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \CPU|DP|SHIFTER|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N38
dffeas \CPU|DP|ADFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \CPU|DP|alu|Add0~1 (
// Equation(s):
// \CPU|DP|alu|Add0~1_sumout  = SUM(( (!\CPU|controller|Equal32~1_combout  & ((\CPU|DP|SHIFTER|Mux15~2_combout ))) # (\CPU|controller|Equal32~1_combout  & (\CPU|instruction_reg|instr_reg|out [0])) ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out 
// [0]) ) + ( !VCC ))
// \CPU|DP|alu|Add0~2  = CARRY(( (!\CPU|controller|Equal32~1_combout  & ((\CPU|DP|SHIFTER|Mux15~2_combout ))) # (\CPU|controller|Equal32~1_combout  & (\CPU|instruction_reg|instr_reg|out [0])) ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [0]) 
// ) + ( !VCC ))

	.dataa(!\CPU|instruction_reg|instr_reg|out [0]),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|controller|Equal32~1_combout ),
	.datad(!\CPU|DP|SHIFTER|Mux15~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|ADFF|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~1_sumout ),
	.cout(\CPU|DP|alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~1 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~1 .lut_mask = 64'h0000FF33000005F5;
defparam \CPU|DP|alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N3
cyclonev_lcell_comb \CPU|DP|alu|Add0~5 (
// Equation(s):
// \CPU|DP|alu|Add0~5_sumout  = SUM(( \CPU|DP|Bin[1]~1_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [1]) ) + ( \CPU|DP|alu|Add0~2  ))
// \CPU|DP|alu|Add0~6  = CARRY(( \CPU|DP|Bin[1]~1_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [1]) ) + ( \CPU|DP|alu|Add0~2  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out [1]),
	.datad(!\CPU|DP|Bin[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~5_sumout ),
	.cout(\CPU|DP|alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~5 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~5 .lut_mask = 64'h0000F3F3000000FF;
defparam \CPU|DP|alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \CPU|DP|alu|Add0~9 (
// Equation(s):
// \CPU|DP|alu|Add0~9_sumout  = SUM(( \CPU|DP|Bin[2]~2_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [2]) ) + ( \CPU|DP|alu|Add0~6  ))
// \CPU|DP|alu|Add0~10  = CARRY(( \CPU|DP|Bin[2]~2_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [2]) ) + ( \CPU|DP|alu|Add0~6  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out [2]),
	.datad(!\CPU|DP|Bin[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~9_sumout ),
	.cout(\CPU|DP|alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~9 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~9 .lut_mask = 64'h0000F3F3000000FF;
defparam \CPU|DP|alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N9
cyclonev_lcell_comb \CPU|DP|alu|Add0~13 (
// Equation(s):
// \CPU|DP|alu|Add0~13_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [3]) ) + ( \CPU|DP|Bin[3]~50_combout  ) + ( \CPU|DP|alu|Add0~10  ))
// \CPU|DP|alu|Add0~14  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [3]) ) + ( \CPU|DP|Bin[3]~50_combout  ) + ( \CPU|DP|alu|Add0~10  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|Bin[3]~50_combout ),
	.datad(!\CPU|DP|ADFF|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~13_sumout ),
	.cout(\CPU|DP|alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~13 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~13 .lut_mask = 64'h0000F0F0000000CC;
defparam \CPU|DP|alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \CPU|DP|alu|Add0~17 (
// Equation(s):
// \CPU|DP|alu|Add0~17_sumout  = SUM(( \CPU|DP|Bin[4]~46_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [4]) ) + ( \CPU|DP|alu|Add0~14  ))
// \CPU|DP|alu|Add0~18  = CARRY(( \CPU|DP|Bin[4]~46_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [4]) ) + ( \CPU|DP|alu|Add0~14  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out [4]),
	.datad(!\CPU|DP|Bin[4]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~17_sumout ),
	.cout(\CPU|DP|alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~17 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~17 .lut_mask = 64'h0000F3F3000000FF;
defparam \CPU|DP|alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \CPU|DP|alu|Add0~21 (
// Equation(s):
// \CPU|DP|alu|Add0~21_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [5]) ) + ( \CPU|DP|Bin[5]~42_combout  ) + ( \CPU|DP|alu|Add0~18  ))
// \CPU|DP|alu|Add0~22  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [5]) ) + ( \CPU|DP|Bin[5]~42_combout  ) + ( \CPU|DP|alu|Add0~18  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|Bin[5]~42_combout ),
	.datad(!\CPU|DP|ADFF|out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~21_sumout ),
	.cout(\CPU|DP|alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~21 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~21 .lut_mask = 64'h0000F0F0000000CC;
defparam \CPU|DP|alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \CPU|DP|alu|Add0~25 (
// Equation(s):
// \CPU|DP|alu|Add0~25_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out[6]~DUPLICATE_q ) ) + ( \CPU|DP|Bin[6]~38_combout  ) + ( \CPU|DP|alu|Add0~22  ))
// \CPU|DP|alu|Add0~26  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out[6]~DUPLICATE_q ) ) + ( \CPU|DP|Bin[6]~38_combout  ) + ( \CPU|DP|alu|Add0~22  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|Bin[6]~38_combout ),
	.datad(!\CPU|DP|ADFF|out[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~25_sumout ),
	.cout(\CPU|DP|alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~25 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~25 .lut_mask = 64'h0000F0F0000000CC;
defparam \CPU|DP|alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \CPU|DP|alu|Add0~29 (
// Equation(s):
// \CPU|DP|alu|Add0~29_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [7]) ) + ( \CPU|DP|Bin[7]~34_combout  ) + ( \CPU|DP|alu|Add0~26  ))
// \CPU|DP|alu|Add0~30  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [7]) ) + ( \CPU|DP|Bin[7]~34_combout  ) + ( \CPU|DP|alu|Add0~26  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|Bin[7]~34_combout ),
	.datad(!\CPU|DP|ADFF|out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~29_sumout ),
	.cout(\CPU|DP|alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~29 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~29 .lut_mask = 64'h0000F0F0000000CC;
defparam \CPU|DP|alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \CPU|DP|alu|Add0~49 (
// Equation(s):
// \CPU|DP|alu|Add0~49_sumout  = SUM(( \CPU|DP|Bin[8]~14_combout  ) + ( (\CPU|DP|ADFF|out [8] & !\CPU|controller|Equal24~0_combout ) ) + ( \CPU|DP|alu|Add0~30  ))
// \CPU|DP|alu|Add0~50  = CARRY(( \CPU|DP|Bin[8]~14_combout  ) + ( (\CPU|DP|ADFF|out [8] & !\CPU|controller|Equal24~0_combout ) ) + ( \CPU|DP|alu|Add0~30  ))

	.dataa(!\CPU|DP|ADFF|out [8]),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(gnd),
	.datad(!\CPU|DP|Bin[8]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~49_sumout ),
	.cout(\CPU|DP|alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~49 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~49 .lut_mask = 64'h0000BBBB000000FF;
defparam \CPU|DP|alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N27
cyclonev_lcell_comb \CPU|DP|alu|Add0~53 (
// Equation(s):
// \CPU|DP|alu|Add0~53_sumout  = SUM(( \CPU|DP|Bin[9]~10_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [9]) ) + ( \CPU|DP|alu|Add0~50  ))
// \CPU|DP|alu|Add0~54  = CARRY(( \CPU|DP|Bin[9]~10_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [9]) ) + ( \CPU|DP|alu|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[9]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|ADFF|out [9]),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~53_sumout ),
	.cout(\CPU|DP|alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~53 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~53 .lut_mask = 64'h0000FF0F000000FF;
defparam \CPU|DP|alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \CPU|DP|alu|Add0~57 (
// Equation(s):
// \CPU|DP|alu|Add0~57_sumout  = SUM(( \CPU|DP|Bin[10]~6_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [10]) ) + ( \CPU|DP|alu|Add0~54  ))
// \CPU|DP|alu|Add0~58  = CARRY(( \CPU|DP|Bin[10]~6_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [10]) ) + ( \CPU|DP|alu|Add0~54  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out [10]),
	.datad(!\CPU|DP|Bin[10]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~57_sumout ),
	.cout(\CPU|DP|alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~57 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~57 .lut_mask = 64'h0000F3F3000000FF;
defparam \CPU|DP|alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \CPU|DP|alu|Add0~61 (
// Equation(s):
// \CPU|DP|alu|Add0~61_sumout  = SUM(( \CPU|DP|Bin[11]~18_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [11]) ) + ( \CPU|DP|alu|Add0~58  ))
// \CPU|DP|alu|Add0~62  = CARRY(( \CPU|DP|Bin[11]~18_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [11]) ) + ( \CPU|DP|alu|Add0~58  ))

	.dataa(!\CPU|DP|Bin[11]~18_combout ),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~61_sumout ),
	.cout(\CPU|DP|alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~61 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~61 .lut_mask = 64'h0000F3F300005555;
defparam \CPU|DP|alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \CPU|DP|alu|Add0~37 (
// Equation(s):
// \CPU|DP|alu|Add0~37_sumout  = SUM(( \CPU|DP|Bin[12]~30_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [12]) ) + ( \CPU|DP|alu|Add0~62  ))
// \CPU|DP|alu|Add0~38  = CARRY(( \CPU|DP|Bin[12]~30_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [12]) ) + ( \CPU|DP|alu|Add0~62  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out [12]),
	.datad(!\CPU|DP|Bin[12]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~37_sumout ),
	.cout(\CPU|DP|alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~37 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~37 .lut_mask = 64'h0000F3F3000000FF;
defparam \CPU|DP|alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \CPU|DP|alu|Add0~41 (
// Equation(s):
// \CPU|DP|alu|Add0~41_sumout  = SUM(( \CPU|DP|Bin[13]~26_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out[13]~DUPLICATE_q ) ) + ( \CPU|DP|alu|Add0~38  ))
// \CPU|DP|alu|Add0~42  = CARRY(( \CPU|DP|Bin[13]~26_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out[13]~DUPLICATE_q ) ) + ( \CPU|DP|alu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[13]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|ADFF|out[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~41_sumout ),
	.cout(\CPU|DP|alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~41 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~41 .lut_mask = 64'h0000FF0F000000FF;
defparam \CPU|DP|alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \CPU|DP|alu|Add0~45 (
// Equation(s):
// \CPU|DP|alu|Add0~45_sumout  = SUM(( \CPU|DP|Bin[14]~22_combout  ) + ( (\CPU|DP|ADFF|out [14] & !\CPU|controller|Equal24~0_combout ) ) + ( \CPU|DP|alu|Add0~42  ))
// \CPU|DP|alu|Add0~46  = CARRY(( \CPU|DP|Bin[14]~22_combout  ) + ( (\CPU|DP|ADFF|out [14] & !\CPU|controller|Equal24~0_combout ) ) + ( \CPU|DP|alu|Add0~42  ))

	.dataa(!\CPU|DP|ADFF|out [14]),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|Bin[14]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~45_sumout ),
	.cout(\CPU|DP|alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~45 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~45 .lut_mask = 64'h0000BBBB00000F0F;
defparam \CPU|DP|alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N0
cyclonev_lcell_comb \CPU|DP|alu|out[14]~21 (
// Equation(s):
// \CPU|DP|alu|out[14]~21_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( ((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~45_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add3~49_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|alu|out[1]~1_combout  & ((((!\CPU|DP|Bin[14]~22_combout ))))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|ADFF|out [14] & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[14]~22_combout )))) ) )

	.dataa(!\CPU|DP|ADFF|out [14]),
	.datab(!\CPU|DP|alu|out[1]~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[14]~22_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~49_sumout ),
	.datag(!\CPU|DP|alu|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[14]~21 .extended_lut = "on";
defparam \CPU|DP|alu|out[14]~21 .lut_mask = 64'h0C0CCC103F3FCC10;
defparam \CPU|DP|alu|out[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N2
dffeas \CPU|DP|CDFF|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[14]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N33
cyclonev_lcell_comb \CPU|DP|Mux1~0 (
// Equation(s):
// \CPU|DP|Mux1~0_combout  = ( \CPU|instruction_reg|instr_reg|out [7] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU|DP|Mux1~1_combout  & ((!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [14])) # (\CPU|controller|vsel[0]~0_combout  & 
// ((\read_data~16_combout ))))) # (\CPU|DP|Mux1~1_combout  & (((!\CPU|controller|vsel[0]~0_combout )))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [7] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU|DP|Mux1~1_combout  & 
// ((!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [14])) # (\CPU|controller|vsel[0]~0_combout  & ((\read_data~16_combout ))))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [7] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( 
// (!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|Mux1~1_combout ) # (\CPU|DP|CDFF|out [14]))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [7] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (\CPU|DP|CDFF|out [14] & (!\CPU|DP|Mux1~1_combout  & 
// !\CPU|controller|vsel[0]~0_combout )) ) ) )

	.dataa(!\CPU|DP|CDFF|out [14]),
	.datab(!\read_data~16_combout ),
	.datac(!\CPU|DP|Mux1~1_combout ),
	.datad(!\CPU|controller|vsel[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [7]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux1~0 .extended_lut = "off";
defparam \CPU|DP|Mux1~0 .lut_mask = 64'h50005F0050305F30;
defparam \CPU|DP|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N28
dffeas \CPU|DP|REGFILE|R2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N49
dffeas \CPU|DP|REGFILE|R3[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N35
dffeas \CPU|DP|REGFILE|R0[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N20
dffeas \CPU|DP|REGFILE|R1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux1~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux1~1_combout  = ( \CPU|DP|REGFILE|R1 [14] & ( \CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout ) # (\CPU|DP|REGFILE|R3 [14]) ) ) ) # ( !\CPU|DP|REGFILE|R1 [14] & ( \CPU|decode|Mux2~0_combout  & ( (\CPU|decode|Mux1~0_combout  
// & \CPU|DP|REGFILE|R3 [14]) ) ) ) # ( \CPU|DP|REGFILE|R1 [14] & ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & \CPU|DP|REGFILE|R0 [14]) ) ) ) # ( !\CPU|DP|REGFILE|R1 [14] & ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout 
//  & \CPU|DP|REGFILE|R0 [14]) ) ) )

	.dataa(!\CPU|decode|Mux1~0_combout ),
	.datab(!\CPU|DP|REGFILE|R3 [14]),
	.datac(!\CPU|DP|REGFILE|R0 [14]),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|R1 [14]),
	.dataf(!\CPU|decode|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux1~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux1~1 .lut_mask = 64'h0A0A0A0A1111BBBB;
defparam \CPU|DP|REGFILE|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N2
dffeas \CPU|DP|REGFILE|R4[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|R5[14]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R5[14]~feeder_combout  = ( \CPU|DP|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R5[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[14]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R5[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R5[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N14
dffeas \CPU|DP|REGFILE|R5[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R5[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N40
dffeas \CPU|DP|REGFILE|R6[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N35
dffeas \CPU|DP|REGFILE|R7[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux1~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux1~0_combout  = ( \CPU|DP|REGFILE|R7 [14] & ( \CPU|decode|Mux2~0_combout  & ( (\CPU|decode|Mux1~0_combout ) # (\CPU|DP|REGFILE|R5 [14]) ) ) ) # ( !\CPU|DP|REGFILE|R7 [14] & ( \CPU|decode|Mux2~0_combout  & ( (\CPU|DP|REGFILE|R5 [14] & 
// !\CPU|decode|Mux1~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R7 [14] & ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R4 [14])) # (\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R6 [14]))) ) ) ) # ( !\CPU|DP|REGFILE|R7 
// [14] & ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R4 [14])) # (\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R6 [14]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|R4 [14]),
	.datab(!\CPU|DP|REGFILE|R5 [14]),
	.datac(!\CPU|DP|REGFILE|R6 [14]),
	.datad(!\CPU|decode|Mux1~0_combout ),
	.datae(!\CPU|DP|REGFILE|R7 [14]),
	.dataf(!\CPU|decode|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux1~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux1~0 .lut_mask = 64'h550F550F330033FF;
defparam \CPU|DP|REGFILE|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux1~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux1~2_combout  = ( \CPU|DP|REGFILE|Mux7~0_combout  & ( \CPU|DP|REGFILE|Mux1~0_combout  & ( ((\CPU|DP|REGFILE|Mux1~1_combout ) # (\CPU|decode|Mux0~0_combout )) # (\CPU|DP|REGFILE|R2 [14]) ) ) ) # ( !\CPU|DP|REGFILE|Mux7~0_combout  & ( 
// \CPU|DP|REGFILE|Mux1~0_combout  & ( (\CPU|DP|REGFILE|Mux1~1_combout ) # (\CPU|decode|Mux0~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|Mux7~0_combout  & ( !\CPU|DP|REGFILE|Mux1~0_combout  & ( (!\CPU|decode|Mux0~0_combout  & ((\CPU|DP|REGFILE|Mux1~1_combout ) # 
// (\CPU|DP|REGFILE|R2 [14]))) ) ) ) # ( !\CPU|DP|REGFILE|Mux7~0_combout  & ( !\CPU|DP|REGFILE|Mux1~0_combout  & ( (!\CPU|decode|Mux0~0_combout  & \CPU|DP|REGFILE|Mux1~1_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|R2 [14]),
	.datab(!\CPU|decode|Mux0~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux1~1_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux1~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux1~2 .lut_mask = 64'h0C0C4C4C3F3F7F7F;
defparam \CPU|DP|REGFILE|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N8
dffeas \CPU|DP|BDFF|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N24
cyclonev_lcell_comb \CPU|DP|Bin[13]~26 (
// Equation(s):
// \CPU|DP|Bin[13]~26_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [3] & (\CPU|DP|BDFF|out [13])) # (\CPU|instruction_reg|instr_reg|out [3] & 
// ((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [13])) # (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [12]))))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [13])) # 
// (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [14])))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|DP|BDFF|out [13]),
	.datab(!\CPU|DP|BDFF|out [12]),
	.datac(!\CPU|DP|BDFF|out [14]),
	.datad(!\CPU|decode|shift[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[13]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[13]~26 .extended_lut = "on";
defparam \CPU|DP|Bin[13]~26 .lut_mask = 64'h5553550F0000FFFF;
defparam \CPU|DP|Bin[13]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N18
cyclonev_lcell_comb \CPU|DP|alu|out[13]~25 (
// Equation(s):
// \CPU|DP|alu|out[13]~25_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( ((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~41_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add3~45_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|alu|out[1]~1_combout  & ((((!\CPU|DP|Bin[13]~26_combout ))))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|ADFF|out [13] & (!\CPU|controller|Equal24~0_combout  & ((\CPU|DP|Bin[13]~26_combout ))))) ) )

	.dataa(!\CPU|DP|ADFF|out [13]),
	.datab(!\CPU|DP|alu|out[1]~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|Add3~45_sumout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|Bin[13]~26_combout ),
	.datag(!\CPU|DP|alu|Add0~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[13]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[13]~25 .extended_lut = "on";
defparam \CPU|DP|alu|out[13]~25 .lut_mask = 64'h0C3FCCCC0C3F1010;
defparam \CPU|DP|alu|out[13]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N20
dffeas \CPU|DP|CDFF|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[13]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N6
cyclonev_lcell_comb \CPU|DP|Mux2~0 (
// Equation(s):
// \CPU|DP|Mux2~0_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( \CPU|DP|CDFF|out [13] & ( (!\CPU|controller|vsel[0]~0_combout  & (((!\CPU|DP|Mux1~1_combout )) # (\CPU|instruction_reg|instr_reg|out [7]))) # (\CPU|controller|vsel[0]~0_combout  
// & (((!\CPU|DP|Mux1~1_combout  & \read_data~16_combout )))) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( \CPU|DP|CDFF|out [13] & ( (!\CPU|controller|vsel[0]~0_combout  & ((!\CPU|DP|Mux1~1_combout ) # (\CPU|instruction_reg|instr_reg|out 
// [7]))) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( !\CPU|DP|CDFF|out [13] & ( (!\CPU|controller|vsel[0]~0_combout  & (\CPU|instruction_reg|instr_reg|out [7] & (\CPU|DP|Mux1~1_combout ))) # (\CPU|controller|vsel[0]~0_combout  & 
// (((!\CPU|DP|Mux1~1_combout  & \read_data~16_combout )))) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( !\CPU|DP|CDFF|out [13] & ( (!\CPU|controller|vsel[0]~0_combout  & (\CPU|instruction_reg|instr_reg|out [7] & \CPU|DP|Mux1~1_combout )) ) ) 
// )

	.dataa(!\CPU|controller|vsel[0]~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [7]),
	.datac(!\CPU|DP|Mux1~1_combout ),
	.datad(!\read_data~16_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\CPU|DP|CDFF|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux2~0 .extended_lut = "off";
defparam \CPU|DP|Mux2~0 .lut_mask = 64'h02020252A2A2A2F2;
defparam \CPU|DP|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|R4[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R4[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R4[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R4[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R4[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N5
dffeas \CPU|DP|REGFILE|R4[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R4[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|R5[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R5[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R5[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R5[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R5[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N53
dffeas \CPU|DP|REGFILE|R5[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R5[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|R6[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R6[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R6[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R6[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R6[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N1
dffeas \CPU|DP|REGFILE|R6[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R6[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N56
dffeas \CPU|DP|REGFILE|R7[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux2~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux2~0_combout  = ( \CPU|DP|REGFILE|R7 [13] & ( \CPU|decode|Mux2~0_combout  & ( (\CPU|DP|REGFILE|R5 [13]) # (\CPU|decode|Mux1~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R7 [13] & ( \CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  
// & \CPU|DP|REGFILE|R5 [13]) ) ) ) # ( \CPU|DP|REGFILE|R7 [13] & ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R4 [13])) # (\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R6 [13]))) ) ) ) # ( !\CPU|DP|REGFILE|R7 [13] & 
// ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R4 [13])) # (\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R6 [13]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|R4 [13]),
	.datab(!\CPU|decode|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|R5 [13]),
	.datad(!\CPU|DP|REGFILE|R6 [13]),
	.datae(!\CPU|DP|REGFILE|R7 [13]),
	.dataf(!\CPU|decode|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux2~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux2~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \CPU|DP|REGFILE|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N43
dffeas \CPU|DP|REGFILE|R2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N8
dffeas \CPU|DP|REGFILE|R0[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N56
dffeas \CPU|DP|REGFILE|R1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N53
dffeas \CPU|DP|REGFILE|R3[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux2~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux2~1_combout  = ( \CPU|DP|REGFILE|R3 [13] & ( (!\CPU|decode|Mux2~0_combout  & (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R0 [13]))) # (\CPU|decode|Mux2~0_combout  & (((\CPU|DP|REGFILE|R1 [13])) # (\CPU|decode|Mux1~0_combout ))) ) ) 
// # ( !\CPU|DP|REGFILE|R3 [13] & ( (!\CPU|decode|Mux1~0_combout  & ((!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R0 [13])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R1 [13]))))) ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|decode|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0 [13]),
	.datad(!\CPU|DP|REGFILE|R1 [13]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R3 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux2~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux2~1 .lut_mask = 64'h084C084C195D195D;
defparam \CPU|DP|REGFILE|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux2~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux2~2_combout  = ( \CPU|DP|REGFILE|Mux2~1_combout  & ( (!\CPU|decode|Mux0~0_combout ) # (\CPU|DP|REGFILE|Mux2~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux2~1_combout  & ( (!\CPU|decode|Mux0~0_combout  & (\CPU|DP|REGFILE|Mux7~0_combout  & 
// ((\CPU|DP|REGFILE|R2 [13])))) # (\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux2~0_combout )))) ) )

	.dataa(!\CPU|decode|Mux0~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux2~0_combout ),
	.datad(!\CPU|DP|REGFILE|R2 [13]),
	.datae(!\CPU|DP|REGFILE|Mux2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux2~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux2~2 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \CPU|DP|REGFILE|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N26
dffeas \CPU|DP|BDFF|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N30
cyclonev_lcell_comb \CPU|DP|Bin[12]~30 (
// Equation(s):
// \CPU|DP|Bin[12]~30_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [3] & (((\CPU|DP|BDFF|out [12])))) # (\CPU|instruction_reg|instr_reg|out [3] & 
// ((!\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [12]))) # (\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [11])))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [12])) # 
// (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [13])))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|DP|BDFF|out [11]),
	.datab(!\CPU|DP|BDFF|out [12]),
	.datac(!\CPU|DP|BDFF|out [13]),
	.datad(!\CPU|decode|shift[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[12]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[12]~30 .extended_lut = "on";
defparam \CPU|DP|Bin[12]~30 .lut_mask = 64'h3335330F0000FFFF;
defparam \CPU|DP|Bin[12]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N6
cyclonev_lcell_comb \CPU|DP|alu|out[12]~29 (
// Equation(s):
// \CPU|DP|alu|out[12]~29_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( (!\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add0~37_sumout )))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add3~41_sumout )) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// ((!\CPU|DP|alu|out[1]~1_combout  & (((!\CPU|DP|Bin[12]~30_combout )))) # (\CPU|DP|alu|out[1]~1_combout  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|ADFF|out [12] & \CPU|DP|Bin[12]~30_combout )))) ) )

	.dataa(!\CPU|DP|alu|Add3~41_sumout ),
	.datab(!\CPU|DP|alu|out[1]~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|ADFF|out [12]),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|Bin[12]~30_combout ),
	.datag(!\CPU|DP|alu|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[12]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[12]~29 .extended_lut = "on";
defparam \CPU|DP|alu|out[12]~29 .lut_mask = 64'h1D1DCCCC1D1D0030;
defparam \CPU|DP|alu|out[12]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N8
dffeas \CPU|DP|CDFF|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \CPU|DP|Mux3~0 (
// Equation(s):
// \CPU|DP|Mux3~0_combout  = ( \CPU|DP|CDFF|out [12] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU|controller|vsel[0]~0_combout  & (((!\CPU|DP|Mux1~1_combout )) # (\CPU|instruction_reg|instr_reg|out [7]))) # (\CPU|controller|vsel[0]~0_combout  
// & (((!\CPU|DP|Mux1~1_combout  & \read_data~16_combout )))) ) ) ) # ( !\CPU|DP|CDFF|out [12] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU|controller|vsel[0]~0_combout  & (\CPU|instruction_reg|instr_reg|out [7] & (\CPU|DP|Mux1~1_combout ))) # 
// (\CPU|controller|vsel[0]~0_combout  & (((!\CPU|DP|Mux1~1_combout  & \read_data~16_combout )))) ) ) ) # ( \CPU|DP|CDFF|out [12] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU|controller|vsel[0]~0_combout  & ((!\CPU|DP|Mux1~1_combout ) # 
// (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( !\CPU|DP|CDFF|out [12] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|controller|vsel[0]~0_combout  & \CPU|DP|Mux1~1_combout )) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|controller|vsel[0]~0_combout ),
	.datac(!\CPU|DP|Mux1~1_combout ),
	.datad(!\read_data~16_combout ),
	.datae(!\CPU|DP|CDFF|out [12]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux3~0 .extended_lut = "off";
defparam \CPU|DP|Mux3~0 .lut_mask = 64'h0404C4C40434C4F4;
defparam \CPU|DP|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N31
dffeas \CPU|DP|REGFILE|R5[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|R4[12]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R4[12]~feeder_combout  = ( \CPU|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R4[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[12]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R4[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R4[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N7
dffeas \CPU|DP|REGFILE|R4[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N37
dffeas \CPU|DP|REGFILE|R6[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N20
dffeas \CPU|DP|REGFILE|R7[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux3~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux3~0_combout  = ( \CPU|DP|REGFILE|R7 [12] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R6 [12]) # (\CPU|decode|Mux2~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R7 [12] & ( \CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  
// & \CPU|DP|REGFILE|R6 [12]) ) ) ) # ( \CPU|DP|REGFILE|R7 [12] & ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R4 [12]))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R5 [12])) ) ) ) # ( !\CPU|DP|REGFILE|R7 [12] & 
// ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R4 [12]))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R5 [12])) ) ) )

	.dataa(!\CPU|DP|REGFILE|R5 [12]),
	.datab(!\CPU|decode|Mux2~0_combout ),
	.datac(!\CPU|DP|REGFILE|R4 [12]),
	.datad(!\CPU|DP|REGFILE|R6 [12]),
	.datae(!\CPU|DP|REGFILE|R7 [12]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux3~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux3~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \CPU|DP|REGFILE|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N53
dffeas \CPU|DP|REGFILE|R2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N52
dffeas \CPU|DP|REGFILE|R0[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N59
dffeas \CPU|DP|REGFILE|R1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N11
dffeas \CPU|DP|REGFILE|R3[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux3~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux3~1_combout  = ( \CPU|DP|REGFILE|R3 [12] & ( (!\CPU|decode|Mux2~0_combout  & (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R0 [12]))) # (\CPU|decode|Mux2~0_combout  & (((\CPU|DP|REGFILE|R1 [12])) # (\CPU|decode|Mux1~0_combout ))) ) ) 
// # ( !\CPU|DP|REGFILE|R3 [12] & ( (!\CPU|decode|Mux1~0_combout  & ((!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R0 [12])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R1 [12]))))) ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|decode|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0 [12]),
	.datad(!\CPU|DP|REGFILE|R1 [12]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R3 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux3~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux3~1 .lut_mask = 64'h084C084C195D195D;
defparam \CPU|DP|REGFILE|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux3~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux3~2_combout  = ( \CPU|DP|REGFILE|Mux3~1_combout  & ( (!\CPU|decode|Mux0~0_combout ) # (\CPU|DP|REGFILE|Mux3~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux3~1_combout  & ( (!\CPU|decode|Mux0~0_combout  & (\CPU|DP|REGFILE|Mux7~0_combout  & 
// ((\CPU|DP|REGFILE|R2 [12])))) # (\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux3~0_combout )))) ) )

	.dataa(!\CPU|decode|Mux0~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux3~0_combout ),
	.datad(!\CPU|DP|REGFILE|R2 [12]),
	.datae(!\CPU|DP|REGFILE|Mux3~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux3~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux3~2 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \CPU|DP|REGFILE|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N39
cyclonev_lcell_comb \CPU|DP|BDFF|out[12]~feeder (
// Equation(s):
// \CPU|DP|BDFF|out[12]~feeder_combout  = ( \CPU|DP|REGFILE|Mux3~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|BDFF|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|BDFF|out[12]~feeder .extended_lut = "off";
defparam \CPU|DP|BDFF|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|BDFF|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N40
dffeas \CPU|DP|BDFF|out[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|BDFF|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[12]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \CPU|DP|Bin[11]~18 (
// Equation(s):
// \CPU|DP|Bin[11]~18_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [3] & (\CPU|DP|BDFF|out [11])) # (\CPU|instruction_reg|instr_reg|out [3] & 
// ((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [11])) # (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [10]))))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [11])) # 
// (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out[12]~DUPLICATE_q )))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|DP|BDFF|out [11]),
	.datab(!\CPU|DP|BDFF|out [10]),
	.datac(!\CPU|DP|BDFF|out[12]~DUPLICATE_q ),
	.datad(!\CPU|decode|shift[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[11]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[11]~18 .extended_lut = "on";
defparam \CPU|DP|Bin[11]~18 .lut_mask = 64'h5553550F0000FFFF;
defparam \CPU|DP|Bin[11]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N12
cyclonev_lcell_comb \CPU|DP|alu|out[11]~17 (
// Equation(s):
// \CPU|DP|alu|out[11]~17_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( (!\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add0~61_sumout )))) # (\CPU|DP|alu|out[1]~1_combout  & ((((\CPU|DP|alu|Add3~65_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|alu|out[1]~1_combout  & ((((!\CPU|DP|Bin[11]~18_combout ))))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|ADFF|out [11] & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[11]~18_combout )))) ) )

	.dataa(!\CPU|DP|alu|out[1]~1_combout ),
	.datab(!\CPU|DP|ADFF|out [11]),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[11]~18_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~65_sumout ),
	.datag(!\CPU|DP|alu|Add0~61_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[11]~17 .extended_lut = "on";
defparam \CPU|DP|alu|out[11]~17 .lut_mask = 64'h0A0AAA105F5FAA10;
defparam \CPU|DP|alu|out[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N14
dffeas \CPU|DP|CDFF|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[11]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \CPU|DP|Mux4~0 (
// Equation(s):
// \CPU|DP|Mux4~0_combout  = ( \CPU|instruction_reg|instr_reg|out [7] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU|DP|Mux1~1_combout  & ((!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [11])) # (\CPU|controller|vsel[0]~0_combout  & 
// ((\read_data~16_combout ))))) # (\CPU|DP|Mux1~1_combout  & (((!\CPU|controller|vsel[0]~0_combout )))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [7] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU|DP|Mux1~1_combout  & 
// ((!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [11])) # (\CPU|controller|vsel[0]~0_combout  & ((\read_data~16_combout ))))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [7] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( 
// (!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|Mux1~1_combout ) # (\CPU|DP|CDFF|out [11]))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [7] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (\CPU|DP|CDFF|out [11] & (!\CPU|DP|Mux1~1_combout  & 
// !\CPU|controller|vsel[0]~0_combout )) ) ) )

	.dataa(!\CPU|DP|CDFF|out [11]),
	.datab(!\CPU|DP|Mux1~1_combout ),
	.datac(!\read_data~16_combout ),
	.datad(!\CPU|controller|vsel[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [7]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux4~0 .extended_lut = "off";
defparam \CPU|DP|Mux4~0 .lut_mask = 64'h44007700440C770C;
defparam \CPU|DP|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N4
dffeas \CPU|DP|REGFILE|R2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|R6[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R6[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R6[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R6[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R6[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N4
dffeas \CPU|DP|REGFILE|R6[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R6[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N4
dffeas \CPU|DP|REGFILE|R5[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|R4[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R4[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R4[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R4[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R4[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N10
dffeas \CPU|DP|REGFILE|R4[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R4[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N35
dffeas \CPU|DP|REGFILE|R7[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux4~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux4~0_combout  = ( \CPU|DP|REGFILE|R7 [11] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R6 [11]) # (\CPU|decode|Mux2~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R7 [11] & ( \CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  
// & \CPU|DP|REGFILE|R6 [11]) ) ) ) # ( \CPU|DP|REGFILE|R7 [11] & ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R4 [11]))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R5 [11])) ) ) ) # ( !\CPU|DP|REGFILE|R7 [11] & 
// ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R4 [11]))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R5 [11])) ) ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|DP|REGFILE|R6 [11]),
	.datac(!\CPU|DP|REGFILE|R5 [11]),
	.datad(!\CPU|DP|REGFILE|R4 [11]),
	.datae(!\CPU|DP|REGFILE|R7 [11]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux4~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux4~0 .lut_mask = 64'h05AF05AF22227777;
defparam \CPU|DP|REGFILE|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N50
dffeas \CPU|DP|REGFILE|R3[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N47
dffeas \CPU|DP|REGFILE|R0[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N44
dffeas \CPU|DP|REGFILE|R1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux4~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux4~1_combout  = ( \CPU|DP|REGFILE|R1 [11] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R3 [11] & \CPU|decode|Mux2~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R1 [11] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R3 [11] & 
// \CPU|decode|Mux2~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R1 [11] & ( !\CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout ) # (\CPU|DP|REGFILE|R0 [11]) ) ) ) # ( !\CPU|DP|REGFILE|R1 [11] & ( !\CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R0 [11] 
// & !\CPU|decode|Mux2~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|R3 [11]),
	.datab(!\CPU|DP|REGFILE|R0 [11]),
	.datac(!\CPU|decode|Mux2~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|R1 [11]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux4~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux4~1 .lut_mask = 64'h30303F3F05050505;
defparam \CPU|DP|REGFILE|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux4~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux4~2_combout  = ( \CPU|decode|Mux0~0_combout  & ( \CPU|DP|REGFILE|Mux7~0_combout  & ( \CPU|DP|REGFILE|Mux4~0_combout  ) ) ) # ( !\CPU|decode|Mux0~0_combout  & ( \CPU|DP|REGFILE|Mux7~0_combout  & ( (\CPU|DP|REGFILE|Mux4~1_combout ) # 
// (\CPU|DP|REGFILE|R2 [11]) ) ) ) # ( \CPU|decode|Mux0~0_combout  & ( !\CPU|DP|REGFILE|Mux7~0_combout  & ( \CPU|DP|REGFILE|Mux4~0_combout  ) ) ) # ( !\CPU|decode|Mux0~0_combout  & ( !\CPU|DP|REGFILE|Mux7~0_combout  & ( \CPU|DP|REGFILE|Mux4~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|R2 [11]),
	.datac(!\CPU|DP|REGFILE|Mux4~0_combout ),
	.datad(!\CPU|DP|REGFILE|Mux4~1_combout ),
	.datae(!\CPU|decode|Mux0~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux4~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux4~2 .lut_mask = 64'h00FF0F0F33FF0F0F;
defparam \CPU|DP|REGFILE|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N5
dffeas \CPU|DP|BDFF|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N6
cyclonev_lcell_comb \CPU|DP|Bin[10]~6 (
// Equation(s):
// \CPU|DP|Bin[10]~6_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [3] & (((\CPU|DP|BDFF|out [10])))) # (\CPU|instruction_reg|instr_reg|out [3] & 
// ((!\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [10]))) # (\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [9])))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [10])) # 
// (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [11])))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|DP|BDFF|out [9]),
	.datab(!\CPU|DP|BDFF|out [10]),
	.datac(!\CPU|DP|BDFF|out [11]),
	.datad(!\CPU|decode|shift[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[10]~6 .extended_lut = "on";
defparam \CPU|DP|Bin[10]~6 .lut_mask = 64'h3335330F0000FFFF;
defparam \CPU|DP|Bin[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N42
cyclonev_lcell_comb \CPU|DP|alu|out[10]~5 (
// Equation(s):
// \CPU|DP|alu|out[10]~5_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( (!\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add0~57_sumout )))) # (\CPU|DP|alu|out[1]~1_combout  & ((((\CPU|DP|alu|Add3~61_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|alu|out[1]~1_combout  & ((((!\CPU|DP|Bin[10]~6_combout ))))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|ADFF|out [10] & (!\CPU|controller|Equal24~0_combout  & ((\CPU|DP|Bin[10]~6_combout ))))) ) )

	.dataa(!\CPU|DP|alu|out[1]~1_combout ),
	.datab(!\CPU|DP|ADFF|out [10]),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|Add3~61_sumout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|Bin[10]~6_combout ),
	.datag(!\CPU|DP|alu|Add0~57_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[10]~5 .extended_lut = "on";
defparam \CPU|DP|alu|out[10]~5 .lut_mask = 64'h0A5FAAAA0A5F1010;
defparam \CPU|DP|alu|out[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N44
dffeas \CPU|DP|CDFF|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N48
cyclonev_lcell_comb \CPU|DP|Mux5~0 (
// Equation(s):
// \CPU|DP|Mux5~0_combout  = ( \CPU|instruction_reg|instr_reg|out [7] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU|controller|vsel[0]~0_combout  & (((\CPU|DP|Mux1~1_combout ) # (\CPU|DP|CDFF|out [10])))) # (\CPU|controller|vsel[0]~0_combout  & 
// (\read_data~16_combout  & ((!\CPU|DP|Mux1~1_combout )))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [7] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU|DP|Mux1~1_combout  & ((!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|CDFF|out [10]))) 
// # (\CPU|controller|vsel[0]~0_combout  & (\read_data~16_combout )))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [7] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|Mux1~1_combout ) # 
// (\CPU|DP|CDFF|out [10]))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [7] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [10] & !\CPU|DP|Mux1~1_combout )) ) ) )

	.dataa(!\CPU|controller|vsel[0]~0_combout ),
	.datab(!\read_data~16_combout ),
	.datac(!\CPU|DP|CDFF|out [10]),
	.datad(!\CPU|DP|Mux1~1_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [7]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux5~0 .extended_lut = "off";
defparam \CPU|DP|Mux5~0 .lut_mask = 64'h0A000AAA1B001BAA;
defparam \CPU|DP|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N47
dffeas \CPU|DP|REGFILE|R2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N50
dffeas \CPU|DP|REGFILE|R0[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N10
dffeas \CPU|DP|REGFILE|R3[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N26
dffeas \CPU|DP|REGFILE|R1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux5~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux5~1_combout  = ( \CPU|DP|REGFILE|R1 [10] & ( (!\CPU|decode|Mux1~0_combout  & (((\CPU|decode|Mux2~0_combout )) # (\CPU|DP|REGFILE|R0 [10]))) # (\CPU|decode|Mux1~0_combout  & (((\CPU|DP|REGFILE|R3 [10] & \CPU|decode|Mux2~0_combout )))) ) 
// ) # ( !\CPU|DP|REGFILE|R1 [10] & ( (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R0 [10] & ((!\CPU|decode|Mux2~0_combout )))) # (\CPU|decode|Mux1~0_combout  & (((\CPU|DP|REGFILE|R3 [10] & \CPU|decode|Mux2~0_combout )))) ) )

	.dataa(!\CPU|DP|REGFILE|R0 [10]),
	.datab(!\CPU|DP|REGFILE|R3 [10]),
	.datac(!\CPU|decode|Mux1~0_combout ),
	.datad(!\CPU|decode|Mux2~0_combout ),
	.datae(!\CPU|DP|REGFILE|R1 [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux5~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux5~1 .lut_mask = 64'h500350F3500350F3;
defparam \CPU|DP|REGFILE|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N28
dffeas \CPU|DP|REGFILE|R6[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|R4[10]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R4[10]~feeder_combout  = ( \CPU|DP|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R4[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[10]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R4[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R4[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N40
dffeas \CPU|DP|REGFILE|R4[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R4[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|R5[10]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R5[10]~feeder_combout  = ( \CPU|DP|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R5[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[10]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R5[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R5[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N49
dffeas \CPU|DP|REGFILE|R5[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R5[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N20
dffeas \CPU|DP|REGFILE|R7[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux5~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux5~0_combout  = ( \CPU|DP|REGFILE|R7 [10] & ( \CPU|decode|Mux2~0_combout  & ( (\CPU|DP|REGFILE|R5 [10]) # (\CPU|decode|Mux1~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R7 [10] & ( \CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  
// & \CPU|DP|REGFILE|R5 [10]) ) ) ) # ( \CPU|DP|REGFILE|R7 [10] & ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R4 [10]))) # (\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R6 [10])) ) ) ) # ( !\CPU|DP|REGFILE|R7 [10] & 
// ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R4 [10]))) # (\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R6 [10])) ) ) )

	.dataa(!\CPU|decode|Mux1~0_combout ),
	.datab(!\CPU|DP|REGFILE|R6 [10]),
	.datac(!\CPU|DP|REGFILE|R4 [10]),
	.datad(!\CPU|DP|REGFILE|R5 [10]),
	.datae(!\CPU|DP|REGFILE|R7 [10]),
	.dataf(!\CPU|decode|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux5~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux5~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \CPU|DP|REGFILE|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux5~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux5~2_combout  = ( \CPU|DP|REGFILE|Mux5~0_combout  & ( (((\CPU|DP|REGFILE|Mux7~0_combout  & \CPU|DP|REGFILE|R2 [10])) # (\CPU|DP|REGFILE|Mux5~1_combout )) # (\CPU|decode|Mux0~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux5~0_combout  & ( 
// (!\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux7~0_combout  & \CPU|DP|REGFILE|R2 [10])) # (\CPU|DP|REGFILE|Mux5~1_combout ))) ) )

	.dataa(!\CPU|decode|Mux0~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datac(!\CPU|DP|REGFILE|R2 [10]),
	.datad(!\CPU|DP|REGFILE|Mux5~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux5~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux5~2 .lut_mask = 64'h02AA02AA57FF57FF;
defparam \CPU|DP|REGFILE|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N44
dffeas \CPU|DP|BDFF|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \CPU|DP|Bin[9]~10 (
// Equation(s):
// \CPU|DP|Bin[9]~10_combout  = ( !\CPU|instruction_reg|instr_reg|out [4] & ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [3] & (\CPU|DP|BDFF|out [9])) # (\CPU|instruction_reg|instr_reg|out [3] & 
// ((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [9])) # (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [8]))))))) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( (((!\CPU|decode|shift[0]~0_combout  & (\CPU|DP|BDFF|out [9])) # 
// (\CPU|decode|shift[0]~0_combout  & ((\CPU|DP|BDFF|out [10])))) # (\CPU|controller|Equal32~1_combout )) ) )

	.dataa(!\CPU|DP|BDFF|out [9]),
	.datab(!\CPU|DP|BDFF|out [8]),
	.datac(!\CPU|DP|BDFF|out [10]),
	.datad(!\CPU|decode|shift[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[9]~10 .extended_lut = "on";
defparam \CPU|DP|Bin[9]~10 .lut_mask = 64'h5553550F0000FFFF;
defparam \CPU|DP|Bin[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N54
cyclonev_lcell_comb \CPU|DP|alu|out[9]~9 (
// Equation(s):
// \CPU|DP|alu|out[9]~9_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( ((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~53_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add3~57_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|alu|out[1]~1_combout  & ((((!\CPU|DP|Bin[9]~10_combout ))))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|ADFF|out [9] & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[9]~10_combout )))) ) )

	.dataa(!\CPU|DP|ADFF|out [9]),
	.datab(!\CPU|DP|alu|out[1]~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[9]~10_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~57_sumout ),
	.datag(!\CPU|DP|alu|Add0~53_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[9]~9 .extended_lut = "on";
defparam \CPU|DP|alu|out[9]~9 .lut_mask = 64'h0C0CCC103F3FCC10;
defparam \CPU|DP|alu|out[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N56
dffeas \CPU|DP|CDFF|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \read_data[0]~5 (
// Equation(s):
// \read_data[0]~5_combout  = ( \SW[0]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\SW[0]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU|controller|Equal32~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) ) # ( \SW[0]~input_o  & ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( ((!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # 
// (\CPU|controller|Equal32~0_combout ) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|controller|Equal32~0_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[0]~5 .extended_lut = "off";
defparam \read_data[0]~5 .lut_mask = 64'h000027FFD800FFFF;
defparam \read_data[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N56
dffeas \CPU|instruction_reg|instr_reg|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[0] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \CPU|DP|Mux15~0 (
// Equation(s):
// \CPU|DP|Mux15~0_combout  = ( \CPU|instruction_reg|instr_reg|out [0] & ( \read_data[0]~5_combout  & ( ((!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|CDFF|out [0]))) # (\CPU|controller|vsel[0]~0_combout  & (\CPU|PC_reg|PC_DFF|out [0]))) # 
// (\CPU|controller|vsel[1]~1_combout ) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [0] & ( \read_data[0]~5_combout  & ( (!\CPU|controller|vsel[1]~1_combout  & ((!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|CDFF|out [0]))) # 
// (\CPU|controller|vsel[0]~0_combout  & (\CPU|PC_reg|PC_DFF|out [0])))) # (\CPU|controller|vsel[1]~1_combout  & (((\CPU|controller|vsel[0]~0_combout )))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [0] & ( !\read_data[0]~5_combout  & ( 
// (!\CPU|controller|vsel[1]~1_combout  & ((!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|CDFF|out [0]))) # (\CPU|controller|vsel[0]~0_combout  & (\CPU|PC_reg|PC_DFF|out [0])))) # (\CPU|controller|vsel[1]~1_combout  & (((!\CPU|controller|vsel[0]~0_combout 
// )))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [0] & ( !\read_data[0]~5_combout  & ( (!\CPU|controller|vsel[1]~1_combout  & ((!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|CDFF|out [0]))) # (\CPU|controller|vsel[0]~0_combout  & 
// (\CPU|PC_reg|PC_DFF|out [0])))) ) ) )

	.dataa(!\CPU|controller|vsel[1]~1_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [0]),
	.datac(!\CPU|DP|CDFF|out [0]),
	.datad(!\CPU|controller|vsel[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [0]),
	.dataf(!\read_data[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|Mux15~0 .lut_mask = 64'h0A225F220A775F77;
defparam \CPU|DP|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N58
dffeas \CPU|DP|REGFILE|R4[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N59
dffeas \CPU|DP|REGFILE|R6[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|R7[0]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R7[0]~feeder_combout  = ( \CPU|DP|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R7[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[0]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R7[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R7[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N13
dffeas \CPU|DP|REGFILE|R7[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R7[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N7
dffeas \CPU|DP|REGFILE|R5[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux15~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux15~0_combout  = ( \CPU|DP|REGFILE|R5 [0] & ( \CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R6 [0])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R7 [0]))) ) ) ) # ( !\CPU|DP|REGFILE|R5 [0] & ( 
// \CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R6 [0])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R7 [0]))) ) ) ) # ( \CPU|DP|REGFILE|R5 [0] & ( !\CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout ) # 
// (\CPU|DP|REGFILE|R4 [0]) ) ) ) # ( !\CPU|DP|REGFILE|R5 [0] & ( !\CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R4 [0] & !\CPU|decode|Mux2~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|R4 [0]),
	.datab(!\CPU|DP|REGFILE|R6 [0]),
	.datac(!\CPU|decode|Mux2~0_combout ),
	.datad(!\CPU|DP|REGFILE|R7 [0]),
	.datae(!\CPU|DP|REGFILE|R5 [0]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux15~0 .lut_mask = 64'h50505F5F303F303F;
defparam \CPU|DP|REGFILE|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|R0[0]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R0[0]~feeder_combout  = ( \CPU|DP|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R0[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[0]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R0[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R0[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N40
dffeas \CPU|DP|REGFILE|R0[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N32
dffeas \CPU|DP|REGFILE|R1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|R3[0]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R3[0]~feeder_combout  = ( \CPU|DP|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R3[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[0]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R3[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R3[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N7
dffeas \CPU|DP|REGFILE|R3[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux15~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux15~1_combout  = ( \CPU|DP|REGFILE|R3 [0] & ( (!\CPU|decode|Mux1~0_combout  & ((!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R0 [0])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R1 [0]))))) # (\CPU|decode|Mux1~0_combout  & 
// (((\CPU|decode|Mux2~0_combout )))) ) ) # ( !\CPU|DP|REGFILE|R3 [0] & ( (!\CPU|decode|Mux1~0_combout  & ((!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R0 [0])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R1 [0]))))) ) )

	.dataa(!\CPU|DP|REGFILE|R0 [0]),
	.datab(!\CPU|decode|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|R1 [0]),
	.datad(!\CPU|decode|Mux2~0_combout ),
	.datae(!\CPU|DP|REGFILE|R3 [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux15~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux15~1 .lut_mask = 64'h440C443F440C443F;
defparam \CPU|DP|REGFILE|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N41
dffeas \CPU|DP|REGFILE|R2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux15~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux15~2_combout  = ( \CPU|DP|REGFILE|R2 [0] & ( (!\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux15~1_combout )) # (\CPU|DP|REGFILE|Mux7~0_combout ))) # (\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux15~0_combout )))) ) ) # ( 
// !\CPU|DP|REGFILE|R2 [0] & ( (!\CPU|decode|Mux0~0_combout  & ((\CPU|DP|REGFILE|Mux15~1_combout ))) # (\CPU|decode|Mux0~0_combout  & (\CPU|DP|REGFILE|Mux15~0_combout )) ) )

	.dataa(!\CPU|decode|Mux0~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux15~0_combout ),
	.datad(!\CPU|DP|REGFILE|Mux15~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux15~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux15~2 .lut_mask = 64'h05AF05AF27AF27AF;
defparam \CPU|DP|REGFILE|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N2
dffeas \CPU|DP|BDFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|loadb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|BDFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|BDFF|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|BDFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \CPU|DP|Bin[1]~5 (
// Equation(s):
// \CPU|DP|Bin[1]~5_combout  = ( \CPU|instruction_reg|instr_reg|out [3] & ( (!\CPU|instruction_reg|instr_reg|out [4] & (\CPU|DP|BDFF|out [0])) # (\CPU|instruction_reg|instr_reg|out [4] & ((\CPU|DP|BDFF|out [2]))) ) ) # ( !\CPU|instruction_reg|instr_reg|out 
// [3] & ( (!\CPU|instruction_reg|instr_reg|out [4] & (\CPU|DP|BDFF|out [1])) # (\CPU|instruction_reg|instr_reg|out [4] & ((\CPU|DP|BDFF|out [2]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|BDFF|out [1]),
	.datac(!\CPU|DP|BDFF|out [0]),
	.datad(!\CPU|DP|BDFF|out [2]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[1]~5 .extended_lut = "off";
defparam \CPU|DP|Bin[1]~5 .lut_mask = 64'h227722770A5F0A5F;
defparam \CPU|DP|Bin[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N54
cyclonev_lcell_comb \CPU|DP|Bin[1]~1 (
// Equation(s):
// \CPU|DP|Bin[1]~1_combout  = ( \CPU|DP|Bin[1]~5_combout  & ( \CPU|controller|Equal32~1_combout  & ( \CPU|instruction_reg|instr_reg|out [1] ) ) ) # ( !\CPU|DP|Bin[1]~5_combout  & ( \CPU|controller|Equal32~1_combout  & ( \CPU|instruction_reg|instr_reg|out 
// [1] ) ) ) # ( \CPU|DP|Bin[1]~5_combout  & ( !\CPU|controller|Equal32~1_combout  & ( (\CPU|decode|shift[0]~0_combout ) # (\CPU|DP|BDFF|out [1]) ) ) ) # ( !\CPU|DP|Bin[1]~5_combout  & ( !\CPU|controller|Equal32~1_combout  & ( (\CPU|DP|BDFF|out [1] & 
// !\CPU|decode|shift[0]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|BDFF|out [1]),
	.datac(!\CPU|instruction_reg|instr_reg|out [1]),
	.datad(!\CPU|decode|shift[0]~0_combout ),
	.datae(!\CPU|DP|Bin[1]~5_combout ),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[1]~1 .extended_lut = "off";
defparam \CPU|DP|Bin[1]~1 .lut_mask = 64'h330033FF0F0F0F0F;
defparam \CPU|DP|Bin[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N0
cyclonev_lcell_comb \CPU|DP|alu|Add3~34 (
// Equation(s):
// \CPU|DP|alu|Add3~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|DP|alu|Add3~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~34 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~34 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|DP|alu|Add3~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N3
cyclonev_lcell_comb \CPU|DP|alu|Add3~1 (
// Equation(s):
// \CPU|DP|alu|Add3~1_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [0]) ) + ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|DP|SHIFTER|Mux15~2_combout ))) # (\CPU|controller|Equal32~1_combout  & 
// (!\CPU|instruction_reg|instr_reg|out [0])) ) + ( \CPU|DP|alu|Add3~34_cout  ))
// \CPU|DP|alu|Add3~2  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [0]) ) + ( (!\CPU|controller|Equal32~1_combout  & ((!\CPU|DP|SHIFTER|Mux15~2_combout ))) # (\CPU|controller|Equal32~1_combout  & (!\CPU|instruction_reg|instr_reg|out 
// [0])) ) + ( \CPU|DP|alu|Add3~34_cout  ))

	.dataa(!\CPU|instruction_reg|instr_reg|out [0]),
	.datab(!\CPU|controller|Equal32~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|ADFF|out [0]),
	.datae(gnd),
	.dataf(!\CPU|DP|SHIFTER|Mux15~2_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~1_sumout ),
	.cout(\CPU|DP|alu|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~1 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~1 .lut_mask = 64'h000011DD000000F0;
defparam \CPU|DP|alu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N6
cyclonev_lcell_comb \CPU|DP|alu|Add3~5 (
// Equation(s):
// \CPU|DP|alu|Add3~5_sumout  = SUM(( !\CPU|DP|Bin[1]~1_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [1]) ) + ( \CPU|DP|alu|Add3~2  ))
// \CPU|DP|alu|Add3~6  = CARRY(( !\CPU|DP|Bin[1]~1_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [1]) ) + ( \CPU|DP|alu|Add3~2  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out [1]),
	.datad(!\CPU|DP|Bin[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~5_sumout ),
	.cout(\CPU|DP|alu|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~5 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~5 .lut_mask = 64'h0000F3F30000FF00;
defparam \CPU|DP|alu|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N9
cyclonev_lcell_comb \CPU|DP|alu|Add3~9 (
// Equation(s):
// \CPU|DP|alu|Add3~9_sumout  = SUM(( !\CPU|DP|Bin[2]~2_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out[2]~DUPLICATE_q ) ) + ( \CPU|DP|alu|Add3~6  ))
// \CPU|DP|alu|Add3~10  = CARRY(( !\CPU|DP|Bin[2]~2_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out[2]~DUPLICATE_q ) ) + ( \CPU|DP|alu|Add3~6  ))

	.dataa(gnd),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|ADFF|out[2]~DUPLICATE_q ),
	.datad(!\CPU|DP|Bin[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~9_sumout ),
	.cout(\CPU|DP|alu|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~9 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~9 .lut_mask = 64'h0000F3F30000FF00;
defparam \CPU|DP|alu|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \CPU|DP|alu|out[3]~49 (
// Equation(s):
// \CPU|DP|alu|out[3]~49_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( ((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~13_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add3~13_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|alu|out[1]~1_combout  & ((((!\CPU|DP|Bin[3]~50_combout ))))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|ADFF|out [3] & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[3]~50_combout )))) ) )

	.dataa(!\CPU|DP|ADFF|out [3]),
	.datab(!\CPU|DP|alu|out[1]~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[3]~50_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~13_sumout ),
	.datag(!\CPU|DP|alu|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[3]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[3]~49 .extended_lut = "on";
defparam \CPU|DP|alu|out[3]~49 .lut_mask = 64'h0C0CCC103F3FCC10;
defparam \CPU|DP|alu|out[3]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N50
dffeas \CPU|DP|CDFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[3]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \read_data[9]~10 (
// Equation(s):
// \read_data[9]~10_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & 
// ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\CPU|controller|Equal32~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[9]~10 .extended_lut = "off";
defparam \read_data[9]~10 .lut_mask = 64'h00000000D080D080;
defparam \read_data[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N23
dffeas \CPU|instruction_reg|instr_reg|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[9] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \CPU|controller|nsel[0]~1 (
// Equation(s):
// \CPU|controller|nsel[0]~1_combout  = ( \CPU|controller|state [0] & ( (!\CPU|controller|state [1] & (!\CPU|controller|state [2] $ (!\CPU|controller|state [4]))) ) ) # ( !\CPU|controller|state [0] & ( (\CPU|controller|state [4] & ((\CPU|controller|state 
// [1]) # (\CPU|controller|state [2]))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [1]),
	.datac(gnd),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|nsel[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|nsel[0]~1 .extended_lut = "off";
defparam \CPU|controller|nsel[0]~1 .lut_mask = 64'h0077007744884488;
defparam \CPU|controller|nsel[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N33
cyclonev_lcell_comb \CPU|decode|Mux1~0 (
// Equation(s):
// \CPU|decode|Mux1~0_combout  = ( \CPU|controller|nsel[1]~0_combout  & ( \CPU|controller|nsel[0]~1_combout  & ( \CPU|instruction_reg|instr_reg|out [9] ) ) ) # ( !\CPU|controller|nsel[1]~0_combout  & ( \CPU|controller|nsel[0]~1_combout  & ( 
// (!\CPU|controller|state [3] & (\CPU|instruction_reg|instr_reg|out [6])) # (\CPU|controller|state [3] & ((\CPU|instruction_reg|instr_reg|out [1]))) ) ) ) # ( \CPU|controller|nsel[1]~0_combout  & ( !\CPU|controller|nsel[0]~1_combout  & ( 
// \CPU|instruction_reg|instr_reg|out [9] ) ) ) # ( !\CPU|controller|nsel[1]~0_combout  & ( !\CPU|controller|nsel[0]~1_combout  & ( \CPU|instruction_reg|instr_reg|out [1] ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [9]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|instruction_reg|instr_reg|out [6]),
	.datad(!\CPU|instruction_reg|instr_reg|out [1]),
	.datae(!\CPU|controller|nsel[1]~0_combout ),
	.dataf(!\CPU|controller|nsel[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Mux1~0 .extended_lut = "off";
defparam \CPU|decode|Mux1~0 .lut_mask = 64'h00FF55550C3F5555;
defparam \CPU|decode|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N21
cyclonev_lcell_comb \CPU|PC_reg|Add0~9 (
// Equation(s):
// \CPU|PC_reg|Add0~9_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~6  ))
// \CPU|PC_reg|Add0~10  = CARRY(( \CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~9_sumout ),
	.cout(\CPU|PC_reg|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~9 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N37
dffeas \CPU|PC_reg|PC_DFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[6] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N43
dffeas \CPU|PC_reg|PC_DFF|out[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N41
dffeas \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N3
cyclonev_lcell_comb \CPU|PC_reg|Add0~21 (
// Equation(s):
// \CPU|PC_reg|Add0~21_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~18  ))
// \CPU|PC_reg|Add0~22  = CARRY(( \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~21_sumout ),
	.cout(\CPU|PC_reg|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~21 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \CPU|PC_reg|Add1~17 (
// Equation(s):
// \CPU|PC_reg|Add1~17_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [0] ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [0]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [0])))) ) + ( !VCC ))
// \CPU|PC_reg|Add1~18  = CARRY(( \CPU|PC_reg|PC_DFF|out [0] ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [0]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [0])))) ) + ( !VCC ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [0]),
	.datad(!\CPU|PC_reg|PC_DFF|out [0]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~17_sumout ),
	.cout(\CPU|PC_reg|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~17 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~17 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|PC_reg|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N3
cyclonev_lcell_comb \CPU|PC_reg|Add1~21 (
// Equation(s):
// \CPU|PC_reg|Add1~21_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [1] ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [1]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [1])))) ) + ( \CPU|PC_reg|Add1~18  ))
// \CPU|PC_reg|Add1~22  = CARRY(( \CPU|PC_reg|PC_DFF|out [1] ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [1]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [1])))) ) + ( \CPU|PC_reg|Add1~18  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [1]),
	.datad(!\CPU|PC_reg|PC_DFF|out [1]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [1]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~21_sumout ),
	.cout(\CPU|PC_reg|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~21 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~21 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|PC_reg|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N39
cyclonev_lcell_comb \CPU|PC_reg|next_pc[1]~5 (
// Equation(s):
// \CPU|PC_reg|next_pc[1]~5_combout  = ( \CPU|PC_reg|Add1~21_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~21_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & ((!\CPU|controller|Equal12~0_combout ) # ((\CPU|DP|CDFF|out [1])))) 
// ) ) # ( !\CPU|PC_reg|Add1~21_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~21_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (\CPU|controller|Equal12~0_combout  & (\CPU|DP|CDFF|out [1]))) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|DP|CDFF|out [1]),
	.datad(!\CPU|PC_reg|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[1]~5 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[1]~5 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \CPU|PC_reg|next_pc[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N40
dffeas \CPU|PC_reg|PC_DFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[1] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \CPU|PC_reg|Add1~25 (
// Equation(s):
// \CPU|PC_reg|Add1~25_sumout  = SUM(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [2])))) ) + ( \CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q  ) + ( \CPU|PC_reg|Add1~22  ))
// \CPU|PC_reg|Add1~26  = CARRY(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [2])))) ) + ( \CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q  ) + ( \CPU|PC_reg|Add1~22  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [2]),
	.datad(!\CPU|instruction_reg|instr_reg|out [2]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~25_sumout ),
	.cout(\CPU|PC_reg|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~25 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~25 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N9
cyclonev_lcell_comb \CPU|PC_reg|Add1~1 (
// Equation(s):
// \CPU|PC_reg|Add1~1_sumout  = SUM(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [3])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [3]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [3])))) ) + ( \CPU|PC_reg|PC_DFF|out [3] ) + ( \CPU|PC_reg|Add1~26  ))
// \CPU|PC_reg|Add1~2  = CARRY(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [3])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [3]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [3])))) ) + ( \CPU|PC_reg|PC_DFF|out [3] ) + ( \CPU|PC_reg|Add1~26  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [3]),
	.datad(!\CPU|instruction_reg|instr_reg|out [3]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [3]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~1_sumout ),
	.cout(\CPU|PC_reg|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~1 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~1 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \CPU|PC_reg|Add1~29 (
// Equation(s):
// \CPU|PC_reg|Add1~29_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|CDFF|out [4]))))) ) + ( \CPU|PC_reg|Add1~2  ))
// \CPU|PC_reg|Add1~30  = CARRY(( \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|CDFF|out [4]))))) ) + ( \CPU|PC_reg|Add1~2  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [4]),
	.datad(!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|DP|CDFF|out [4]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~29_sumout ),
	.cout(\CPU|PC_reg|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~29 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~29 .lut_mask = 64'h0000F1E0000000FF;
defparam \CPU|PC_reg|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N15
cyclonev_lcell_comb \CPU|PC_reg|Add1~33 (
// Equation(s):
// \CPU|PC_reg|Add1~33_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [5] ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [5]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [5])))) ) + ( \CPU|PC_reg|Add1~30  ))
// \CPU|PC_reg|Add1~34  = CARRY(( \CPU|PC_reg|PC_DFF|out [5] ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [5]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [5])))) ) + ( \CPU|PC_reg|Add1~30  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [5]),
	.datad(!\CPU|PC_reg|PC_DFF|out [5]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [5]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~33_sumout ),
	.cout(\CPU|PC_reg|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~33 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~33 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|PC_reg|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N18
cyclonev_lcell_comb \CPU|PC_reg|Add1~5 (
// Equation(s):
// \CPU|PC_reg|Add1~5_sumout  = SUM(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [6])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [6]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [6])))) ) + ( \CPU|PC_reg|PC_DFF|out [6] ) + ( \CPU|PC_reg|Add1~34  ))
// \CPU|PC_reg|Add1~6  = CARRY(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [6])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [6]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [6])))) ) + ( \CPU|PC_reg|PC_DFF|out [6] ) + ( \CPU|PC_reg|Add1~34  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [6]),
	.datad(!\CPU|instruction_reg|instr_reg|out [6]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [6]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~5_sumout ),
	.cout(\CPU|PC_reg|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~5 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~5 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N21
cyclonev_lcell_comb \CPU|PC_reg|Add1~9 (
// Equation(s):
// \CPU|PC_reg|Add1~9_sumout  = SUM(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # 
// (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|CDFF|out [7]))))) ) + ( \CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q  ) + ( \CPU|PC_reg|Add1~6  ))
// \CPU|PC_reg|Add1~10  = CARRY(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # 
// (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|CDFF|out [7]))))) ) + ( \CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q  ) + ( \CPU|PC_reg|Add1~6  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\CPU|DP|CDFF|out [7]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~9_sumout ),
	.cout(\CPU|PC_reg|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~9 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~9 .lut_mask = 64'h0000FF0000000E1F;
defparam \CPU|PC_reg|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N30
cyclonev_lcell_comb \CPU|PC_reg|next_pc[7]~2 (
// Equation(s):
// \CPU|PC_reg|next_pc[7]~2_combout  = ( \CPU|DP|CDFF|out [7] & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~9_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add1~9_sumout )) # (\CPU|controller|Equal12~0_combout ))) ) 
// ) # ( !\CPU|DP|CDFF|out [7] & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~9_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (!\CPU|controller|Equal12~0_combout  & ((\CPU|PC_reg|Add1~9_sumout )))) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|PC_reg|Add0~9_sumout ),
	.datad(!\CPU|PC_reg|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\CPU|DP|CDFF|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[7]~2 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[7]~2 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \CPU|PC_reg|next_pc[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N32
dffeas \CPU|PC_reg|PC_DFF|out[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \CPU|DP|Mux8~0 (
// Equation(s):
// \CPU|DP|Mux8~0_combout  = ( \CPU|DP|CDFF|out [7] & ( \read_data[7]~13_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & (((!\CPU|controller|vsel[1]~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|controller|vsel[0]~0_combout  & 
// (((\CPU|controller|vsel[1]~1_combout )) # (\CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q ))) ) ) ) # ( !\CPU|DP|CDFF|out [7] & ( \read_data[7]~13_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & (((\CPU|controller|vsel[1]~1_combout  & 
// \CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|controller|vsel[0]~0_combout  & (((\CPU|controller|vsel[1]~1_combout )) # (\CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q ))) ) ) ) # ( \CPU|DP|CDFF|out [7] & ( !\read_data[7]~13_combout  & ( 
// (!\CPU|controller|vsel[0]~0_combout  & (((!\CPU|controller|vsel[1]~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|controller|vsel[0]~0_combout  & (\CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q  & (!\CPU|controller|vsel[1]~1_combout ))) ) ) ) # 
// ( !\CPU|DP|CDFF|out [7] & ( !\read_data[7]~13_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & (((\CPU|controller|vsel[1]~1_combout  & \CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|controller|vsel[0]~0_combout  & 
// (\CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q  & (!\CPU|controller|vsel[1]~1_combout ))) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[7]~DUPLICATE_q ),
	.datab(!\CPU|controller|vsel[0]~0_combout ),
	.datac(!\CPU|controller|vsel[1]~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [7]),
	.datae(!\CPU|DP|CDFF|out [7]),
	.dataf(!\read_data[7]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux8~0 .extended_lut = "off";
defparam \CPU|DP|Mux8~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \CPU|DP|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N28
dffeas \CPU|DP|REGFILE|R0[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N26
dffeas \CPU|DP|REGFILE|R1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N8
dffeas \CPU|DP|REGFILE|R3[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux8~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux8~1_combout  = ( \CPU|DP|REGFILE|R3 [7] & ( (!\CPU|decode|Mux2~0_combout  & (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R0 [7]))) # (\CPU|decode|Mux2~0_combout  & (((\CPU|DP|REGFILE|R1 [7])) # (\CPU|decode|Mux1~0_combout ))) ) ) # 
// ( !\CPU|DP|REGFILE|R3 [7] & ( (!\CPU|decode|Mux1~0_combout  & ((!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R0 [7])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R1 [7]))))) ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|decode|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0 [7]),
	.datad(!\CPU|DP|REGFILE|R1 [7]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R3 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux8~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux8~1 .lut_mask = 64'h084C084C195D195D;
defparam \CPU|DP|REGFILE|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N58
dffeas \CPU|DP|REGFILE|R2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N8
dffeas \CPU|DP|REGFILE|R4[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N25
dffeas \CPU|DP|REGFILE|R6[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N2
dffeas \CPU|DP|REGFILE|R7[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N10
dffeas \CPU|DP|REGFILE|R5[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux8~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux8~0_combout  = ( \CPU|DP|REGFILE|R7 [7] & ( \CPU|DP|REGFILE|R5 [7] & ( ((!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R4 [7])) # (\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R6 [7])))) # (\CPU|decode|Mux2~0_combout ) ) ) ) # ( 
// !\CPU|DP|REGFILE|R7 [7] & ( \CPU|DP|REGFILE|R5 [7] & ( (!\CPU|decode|Mux2~0_combout  & ((!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R4 [7])) # (\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R6 [7]))))) # (\CPU|decode|Mux2~0_combout  & 
// (((!\CPU|decode|Mux1~0_combout )))) ) ) ) # ( \CPU|DP|REGFILE|R7 [7] & ( !\CPU|DP|REGFILE|R5 [7] & ( (!\CPU|decode|Mux2~0_combout  & ((!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R4 [7])) # (\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R6 [7]))))) 
// # (\CPU|decode|Mux2~0_combout  & (((\CPU|decode|Mux1~0_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|R7 [7] & ( !\CPU|DP|REGFILE|R5 [7] & ( (!\CPU|decode|Mux2~0_combout  & ((!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R4 [7])) # (\CPU|decode|Mux1~0_combout  
// & ((\CPU|DP|REGFILE|R6 [7]))))) ) ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|DP|REGFILE|R4 [7]),
	.datac(!\CPU|decode|Mux1~0_combout ),
	.datad(!\CPU|DP|REGFILE|R6 [7]),
	.datae(!\CPU|DP|REGFILE|R7 [7]),
	.dataf(!\CPU|DP|REGFILE|R5 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux8~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux8~0 .lut_mask = 64'h202A252F707A757F;
defparam \CPU|DP|REGFILE|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux8~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux8~2_combout  = ( \CPU|DP|REGFILE|Mux7~0_combout  & ( \CPU|DP|REGFILE|Mux8~0_combout  & ( ((\CPU|decode|Mux0~0_combout ) # (\CPU|DP|REGFILE|R2 [7])) # (\CPU|DP|REGFILE|Mux8~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux7~0_combout  & ( 
// \CPU|DP|REGFILE|Mux8~0_combout  & ( (\CPU|decode|Mux0~0_combout ) # (\CPU|DP|REGFILE|Mux8~1_combout ) ) ) ) # ( \CPU|DP|REGFILE|Mux7~0_combout  & ( !\CPU|DP|REGFILE|Mux8~0_combout  & ( (!\CPU|decode|Mux0~0_combout  & ((\CPU|DP|REGFILE|R2 [7]) # 
// (\CPU|DP|REGFILE|Mux8~1_combout ))) ) ) ) # ( !\CPU|DP|REGFILE|Mux7~0_combout  & ( !\CPU|DP|REGFILE|Mux8~0_combout  & ( (\CPU|DP|REGFILE|Mux8~1_combout  & !\CPU|decode|Mux0~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|Mux8~1_combout ),
	.datab(!\CPU|DP|REGFILE|R2 [7]),
	.datac(!\CPU|decode|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux8~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux8~2 .lut_mask = 64'h505070705F5F7F7F;
defparam \CPU|DP|REGFILE|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N5
dffeas \CPU|DP|ADFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N24
cyclonev_lcell_comb \CPU|DP|alu|out[7]~33 (
// Equation(s):
// \CPU|DP|alu|out[7]~33_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( ((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~29_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add3~29_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|alu|out[1]~1_combout  & ((((!\CPU|DP|Bin[7]~34_combout ))))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|ADFF|out [7] & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[7]~34_combout )))) ) )

	.dataa(!\CPU|DP|ADFF|out [7]),
	.datab(!\CPU|DP|alu|out[1]~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[7]~34_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~29_sumout ),
	.datag(!\CPU|DP|alu|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[7]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[7]~33 .extended_lut = "on";
defparam \CPU|DP|alu|out[7]~33 .lut_mask = 64'h0C0CCC103F3FCC10;
defparam \CPU|DP|alu|out[7]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N26
dffeas \CPU|DP|CDFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N3
cyclonev_lcell_comb \CPU|controller|Equal25~0 (
// Equation(s):
// \CPU|controller|Equal25~0_combout  = ( !\CPU|controller|state [4] & ( (\CPU|controller|state [3] & (\CPU|controller|state [2] & (\CPU|controller|state [1] & \CPU|controller|state [0]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal25~0 .extended_lut = "off";
defparam \CPU|controller|Equal25~0 .lut_mask = 64'h0001000100000000;
defparam \CPU|controller|Equal25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N26
dffeas \CPU|data_addr_reg|data_addr_DFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[7] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N31
dffeas \CPU|PC_reg|PC_DFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[7] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \CPU|mem_addr[7]~2 (
// Equation(s):
// \CPU|mem_addr[7]~2_combout  = ( \CPU|PC_reg|PC_DFF|out [7] & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [7]) ) ) # ( !\CPU|PC_reg|PC_DFF|out [7] & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [7]) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(gnd),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [7]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[7]~2 .extended_lut = "off";
defparam \CPU|mem_addr[7]~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \CPU|mem_addr[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \read_data[6]~15 (
// Equation(s):
// \read_data[6]~15_combout  = ( \SW[6]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a6  ) ) # ( !\SW[6]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) ) # ( \SW[6]~input_o  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( ((!\CPU|controller|addr_sel~0_combout  & 
// (\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\CPU|controller|Equal32~0_combout ) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|controller|Equal32~0_combout ),
	.datac(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(!\SW[6]~input_o ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[6]~15 .extended_lut = "off";
defparam \read_data[6]~15 .lut_mask = 64'h00003B7FC480FFFF;
defparam \read_data[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N11
dffeas \CPU|instruction_reg|instr_reg|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[6] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N36
cyclonev_lcell_comb \CPU|PC_reg|next_pc[6]~1 (
// Equation(s):
// \CPU|PC_reg|next_pc[6]~1_combout  = ( \CPU|PC_reg|Add1~5_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~5_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & ((!\CPU|controller|Equal12~0_combout ) # ((\CPU|DP|CDFF|out [6])))) ) 
// ) # ( !\CPU|PC_reg|Add1~5_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~5_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (\CPU|controller|Equal12~0_combout  & ((\CPU|DP|CDFF|out [6])))) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|PC_reg|Add0~5_sumout ),
	.datad(!\CPU|DP|CDFF|out [6]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[6]~1 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[6]~1 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \CPU|PC_reg|next_pc[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N38
dffeas \CPU|PC_reg|PC_DFF|out[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \CPU|DP|Mux9~0 (
// Equation(s):
// \CPU|DP|Mux9~0_combout  = ( \CPU|instruction_reg|instr_reg|out [6] & ( \read_data[6]~15_combout  & ( ((!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [6])) # (\CPU|controller|vsel[0]~0_combout  & ((\CPU|PC_reg|PC_DFF|out[6]~DUPLICATE_q )))) # 
// (\CPU|controller|vsel[1]~1_combout ) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [6] & ( \read_data[6]~15_combout  & ( (!\CPU|controller|vsel[1]~1_combout  & ((!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [6])) # 
// (\CPU|controller|vsel[0]~0_combout  & ((\CPU|PC_reg|PC_DFF|out[6]~DUPLICATE_q ))))) # (\CPU|controller|vsel[1]~1_combout  & (((\CPU|controller|vsel[0]~0_combout )))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [6] & ( !\read_data[6]~15_combout  & ( 
// (!\CPU|controller|vsel[1]~1_combout  & ((!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [6])) # (\CPU|controller|vsel[0]~0_combout  & ((\CPU|PC_reg|PC_DFF|out[6]~DUPLICATE_q ))))) # (\CPU|controller|vsel[1]~1_combout  & 
// (((!\CPU|controller|vsel[0]~0_combout )))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [6] & ( !\read_data[6]~15_combout  & ( (!\CPU|controller|vsel[1]~1_combout  & ((!\CPU|controller|vsel[0]~0_combout  & (\CPU|DP|CDFF|out [6])) # 
// (\CPU|controller|vsel[0]~0_combout  & ((\CPU|PC_reg|PC_DFF|out[6]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|DP|CDFF|out [6]),
	.datab(!\CPU|PC_reg|PC_DFF|out[6]~DUPLICATE_q ),
	.datac(!\CPU|controller|vsel[1]~1_combout ),
	.datad(!\CPU|controller|vsel[0]~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [6]),
	.dataf(!\read_data[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux9~0 .extended_lut = "off";
defparam \CPU|DP|Mux9~0 .lut_mask = 64'h50305F30503F5F3F;
defparam \CPU|DP|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N11
dffeas \CPU|DP|REGFILE|R4[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N28
dffeas \CPU|DP|REGFILE|R5[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N44
dffeas \CPU|DP|REGFILE|R7[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N16
dffeas \CPU|DP|REGFILE|R6[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux9~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux9~0_combout  = ( \CPU|DP|REGFILE|R7 [6] & ( \CPU|DP|REGFILE|R6 [6] & ( ((!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R4 [6])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R5 [6])))) # (\CPU|decode|Mux1~0_combout ) ) ) ) # ( 
// !\CPU|DP|REGFILE|R7 [6] & ( \CPU|DP|REGFILE|R6 [6] & ( (!\CPU|decode|Mux2~0_combout  & (((\CPU|decode|Mux1~0_combout )) # (\CPU|DP|REGFILE|R4 [6]))) # (\CPU|decode|Mux2~0_combout  & (((!\CPU|decode|Mux1~0_combout  & \CPU|DP|REGFILE|R5 [6])))) ) ) ) # ( 
// \CPU|DP|REGFILE|R7 [6] & ( !\CPU|DP|REGFILE|R6 [6] & ( (!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R4 [6] & (!\CPU|decode|Mux1~0_combout ))) # (\CPU|decode|Mux2~0_combout  & (((\CPU|DP|REGFILE|R5 [6]) # (\CPU|decode|Mux1~0_combout )))) ) ) ) # ( 
// !\CPU|DP|REGFILE|R7 [6] & ( !\CPU|DP|REGFILE|R6 [6] & ( (!\CPU|decode|Mux1~0_combout  & ((!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R4 [6])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R5 [6]))))) ) ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|DP|REGFILE|R4 [6]),
	.datac(!\CPU|decode|Mux1~0_combout ),
	.datad(!\CPU|DP|REGFILE|R5 [6]),
	.datae(!\CPU|DP|REGFILE|R7 [6]),
	.dataf(!\CPU|DP|REGFILE|R6 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux9~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux9~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \CPU|DP|REGFILE|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[6]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[6]~feeder_combout  = ( \CPU|DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[6]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N19
dffeas \CPU|DP|REGFILE|R2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N38
dffeas \CPU|DP|REGFILE|R3[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N20
dffeas \CPU|DP|REGFILE|R1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N43
dffeas \CPU|DP|REGFILE|R0[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux9~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux9~1_combout  = ( \CPU|DP|REGFILE|R0 [6] & ( (!\CPU|decode|Mux2~0_combout  & (!\CPU|decode|Mux1~0_combout )) # (\CPU|decode|Mux2~0_combout  & ((!\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R1 [6]))) # (\CPU|decode|Mux1~0_combout  & 
// (\CPU|DP|REGFILE|R3 [6])))) ) ) # ( !\CPU|DP|REGFILE|R0 [6] & ( (\CPU|decode|Mux2~0_combout  & ((!\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R1 [6]))) # (\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R3 [6])))) ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|decode|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|R3 [6]),
	.datad(!\CPU|DP|REGFILE|R1 [6]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux9~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux9~1 .lut_mask = 64'h0145014589CD89CD;
defparam \CPU|DP|REGFILE|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux9~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux9~2_combout  = ( \CPU|DP|REGFILE|Mux7~0_combout  & ( \CPU|DP|REGFILE|Mux9~1_combout  & ( (!\CPU|decode|Mux0~0_combout ) # (\CPU|DP|REGFILE|Mux9~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux7~0_combout  & ( \CPU|DP|REGFILE|Mux9~1_combout  & 
// ( (!\CPU|decode|Mux0~0_combout ) # (\CPU|DP|REGFILE|Mux9~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|Mux7~0_combout  & ( !\CPU|DP|REGFILE|Mux9~1_combout  & ( (!\CPU|decode|Mux0~0_combout  & ((\CPU|DP|REGFILE|R2 [6]))) # (\CPU|decode|Mux0~0_combout  & 
// (\CPU|DP|REGFILE|Mux9~0_combout )) ) ) ) # ( !\CPU|DP|REGFILE|Mux7~0_combout  & ( !\CPU|DP|REGFILE|Mux9~1_combout  & ( (\CPU|DP|REGFILE|Mux9~0_combout  & \CPU|decode|Mux0~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|Mux9~0_combout ),
	.datab(!\CPU|DP|REGFILE|R2 [6]),
	.datac(!\CPU|decode|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux9~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux9~2 .lut_mask = 64'h05053535F5F5F5F5;
defparam \CPU|DP|REGFILE|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N44
dffeas \CPU|DP|ADFF|out[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N18
cyclonev_lcell_comb \CPU|DP|alu|out[6]~37 (
// Equation(s):
// \CPU|DP|alu|out[6]~37_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( ((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~25_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add3~25_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|alu|out[1]~1_combout  & ((((!\CPU|DP|Bin[6]~38_combout ))))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|ADFF|out[6]~DUPLICATE_q  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[6]~38_combout )))) ) )

	.dataa(!\CPU|DP|ADFF|out[6]~DUPLICATE_q ),
	.datab(!\CPU|DP|alu|out[1]~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[6]~38_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~25_sumout ),
	.datag(!\CPU|DP|alu|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[6]~37 .extended_lut = "on";
defparam \CPU|DP|alu|out[6]~37 .lut_mask = 64'h0C0CCC103F3FCC10;
defparam \CPU|DP|alu|out[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N20
dffeas \CPU|DP|CDFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[6]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N35
dffeas \CPU|data_addr_reg|data_addr_DFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[6] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N33
cyclonev_lcell_comb \CPU|mem_addr[6]~1 (
// Equation(s):
// \CPU|mem_addr[6]~1_combout  = ( \CPU|PC_reg|PC_DFF|out [6] & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [6]) ) ) # ( !\CPU|PC_reg|PC_DFF|out [6] & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [6]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[6]~1 .extended_lut = "off";
defparam \CPU|mem_addr[6]~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|mem_addr[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \read_data[5]~14 (
// Equation(s):
// \read_data[5]~14_combout  = ( \SW[5]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a5  ) ) # ( !\SW[5]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & 
// ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) ) # ( \SW[5]~input_o  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( ((!\CPU|controller|addr_sel~0_combout  & 
// ((\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\CPU|controller|Equal32~0_combout ) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|controller|Equal32~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datae(!\SW[5]~input_o ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[5]~14 .extended_lut = "off";
defparam \read_data[5]~14 .lut_mask = 64'h000037BFC840FFFF;
defparam \read_data[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N41
dffeas \CPU|instruction_reg|instr_reg|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[5] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N54
cyclonev_lcell_comb \CPU|PC_reg|next_pc[5]~8 (
// Equation(s):
// \CPU|PC_reg|next_pc[5]~8_combout  = ( \CPU|PC_reg|Add1~33_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~33_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & ((!\CPU|controller|Equal12~0_combout ) # ((\CPU|DP|CDFF|out [5])))) 
// ) ) # ( !\CPU|PC_reg|Add1~33_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~33_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (\CPU|controller|Equal12~0_combout  & ((\CPU|DP|CDFF|out [5])))) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|PC_reg|Add0~33_sumout ),
	.datad(!\CPU|DP|CDFF|out [5]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[5]~8 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[5]~8 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \CPU|PC_reg|next_pc[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N55
dffeas \CPU|PC_reg|PC_DFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[5] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \CPU|DP|Mux10~0 (
// Equation(s):
// \CPU|DP|Mux10~0_combout  = ( \CPU|DP|CDFF|out [5] & ( \read_data[5]~14_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & (((!\CPU|controller|vsel[1]~1_combout ) # (\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|controller|vsel[0]~0_combout  & 
// (((\CPU|controller|vsel[1]~1_combout )) # (\CPU|PC_reg|PC_DFF|out [5]))) ) ) ) # ( !\CPU|DP|CDFF|out [5] & ( \read_data[5]~14_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5] & \CPU|controller|vsel[1]~1_combout 
// )))) # (\CPU|controller|vsel[0]~0_combout  & (((\CPU|controller|vsel[1]~1_combout )) # (\CPU|PC_reg|PC_DFF|out [5]))) ) ) ) # ( \CPU|DP|CDFF|out [5] & ( !\read_data[5]~14_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & 
// (((!\CPU|controller|vsel[1]~1_combout ) # (\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|controller|vsel[0]~0_combout  & (\CPU|PC_reg|PC_DFF|out [5] & ((!\CPU|controller|vsel[1]~1_combout )))) ) ) ) # ( !\CPU|DP|CDFF|out [5] & ( 
// !\read_data[5]~14_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5] & \CPU|controller|vsel[1]~1_combout )))) # (\CPU|controller|vsel[0]~0_combout  & (\CPU|PC_reg|PC_DFF|out [5] & 
// ((!\CPU|controller|vsel[1]~1_combout )))) ) ) )

	.dataa(!\CPU|controller|vsel[0]~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [5]),
	.datac(!\CPU|instruction_reg|instr_reg|out [5]),
	.datad(!\CPU|controller|vsel[1]~1_combout ),
	.datae(!\CPU|DP|CDFF|out [5]),
	.dataf(!\read_data[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux10~0 .extended_lut = "off";
defparam \CPU|DP|Mux10~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \CPU|DP|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[5]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[5]~feeder_combout  = ( \CPU|DP|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[5]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N13
dffeas \CPU|DP|REGFILE|R2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N17
dffeas \CPU|DP|REGFILE|R3[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N29
dffeas \CPU|DP|REGFILE|R1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N37
dffeas \CPU|DP|REGFILE|R0[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux10~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux10~1_combout  = ( \CPU|DP|REGFILE|R0 [5] & ( (!\CPU|decode|Mux2~0_combout  & (!\CPU|decode|Mux1~0_combout )) # (\CPU|decode|Mux2~0_combout  & ((!\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R1 [5]))) # (\CPU|decode|Mux1~0_combout  & 
// (\CPU|DP|REGFILE|R3 [5])))) ) ) # ( !\CPU|DP|REGFILE|R0 [5] & ( (\CPU|decode|Mux2~0_combout  & ((!\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R1 [5]))) # (\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R3 [5])))) ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|decode|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|R3 [5]),
	.datad(!\CPU|DP|REGFILE|R1 [5]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux10~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux10~1 .lut_mask = 64'h0145014589CD89CD;
defparam \CPU|DP|REGFILE|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N38
dffeas \CPU|DP|REGFILE|R6[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N25
dffeas \CPU|DP|REGFILE|R5[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N34
dffeas \CPU|DP|REGFILE|R4[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N50
dffeas \CPU|DP|REGFILE|R7[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux10~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux10~0_combout  = ( \CPU|DP|REGFILE|R7 [5] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout ) # (\CPU|DP|REGFILE|R6 [5]) ) ) ) # ( !\CPU|DP|REGFILE|R7 [5] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R6 [5] & 
// !\CPU|decode|Mux2~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R7 [5] & ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R4 [5]))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R5 [5])) ) ) ) # ( !\CPU|DP|REGFILE|R7 [5] & 
// ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R4 [5]))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R5 [5])) ) ) )

	.dataa(!\CPU|DP|REGFILE|R6 [5]),
	.datab(!\CPU|DP|REGFILE|R5 [5]),
	.datac(!\CPU|decode|Mux2~0_combout ),
	.datad(!\CPU|DP|REGFILE|R4 [5]),
	.datae(!\CPU|DP|REGFILE|R7 [5]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux10~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux10~0 .lut_mask = 64'h03F303F350505F5F;
defparam \CPU|DP|REGFILE|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux10~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux10~2_combout  = ( \CPU|DP|REGFILE|Mux7~0_combout  & ( (!\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux10~1_combout )) # (\CPU|DP|REGFILE|R2 [5]))) # (\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux10~0_combout )))) ) ) # ( 
// !\CPU|DP|REGFILE|Mux7~0_combout  & ( (!\CPU|decode|Mux0~0_combout  & (\CPU|DP|REGFILE|Mux10~1_combout )) # (\CPU|decode|Mux0~0_combout  & ((\CPU|DP|REGFILE|Mux10~0_combout ))) ) )

	.dataa(!\CPU|decode|Mux0~0_combout ),
	.datab(!\CPU|DP|REGFILE|R2 [5]),
	.datac(!\CPU|DP|REGFILE|Mux10~1_combout ),
	.datad(!\CPU|DP|REGFILE|Mux10~0_combout ),
	.datae(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux10~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux10~2 .lut_mask = 64'h0A5F2A7F0A5F2A7F;
defparam \CPU|DP|REGFILE|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N2
dffeas \CPU|DP|ADFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N6
cyclonev_lcell_comb \CPU|DP|alu|out[5]~41 (
// Equation(s):
// \CPU|DP|alu|out[5]~41_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( (((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~21_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & ((\CPU|DP|alu|Add3~21_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|Bin[5]~42_combout  & ((((!\CPU|DP|alu|out[1]~1_combout ))))) # (\CPU|DP|Bin[5]~42_combout  & (\CPU|DP|ADFF|out [5] & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|alu|out[1]~1_combout )))) ) )

	.dataa(!\CPU|DP|ADFF|out [5]),
	.datab(!\CPU|DP|Bin[5]~42_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|out[1]~1_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~21_sumout ),
	.datag(!\CPU|DP|alu|Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[5]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[5]~41 .extended_lut = "on";
defparam \CPU|DP|alu|out[5]~41 .lut_mask = 64'h0F00CC100FFFCC10;
defparam \CPU|DP|alu|out[5]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N8
dffeas \CPU|DP|CDFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[5]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N50
dffeas \CPU|data_addr_reg|data_addr_DFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[5] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N48
cyclonev_lcell_comb \CPU|mem_addr[5]~7 (
// Equation(s):
// \CPU|mem_addr[5]~7_combout  = ( \CPU|PC_reg|PC_DFF|out [5] & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [5]) ) ) # ( !\CPU|PC_reg|PC_DFF|out [5] & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [5]) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(gnd),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[5]~7 .extended_lut = "off";
defparam \CPU|mem_addr[5]~7 .lut_mask = 64'h00330033CCFFCCFF;
defparam \CPU|mem_addr[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \read_data[4]~6 (
// Equation(s):
// \read_data[4]~6_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [8] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q  & !\CPU|controller|Equal32~0_combout ))) # 
// (\SW[4]~input_o ) ) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [8] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( ((!\CPU|controller|Equal32~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ) # (\CPU|controller|addr_sel~0_combout )))) # 
// (\SW[4]~input_o ) ) ) ) # ( \CPU|data_addr_reg|data_addr_DFF|out [8] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (\SW[4]~input_o  & (((\CPU|controller|Equal32~0_combout ) # (\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # 
// (\CPU|controller|addr_sel~0_combout ))) ) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [8] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (\SW[4]~input_o  & (((!\CPU|controller|addr_sel~0_combout  & \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # 
// (\CPU|controller|Equal32~0_combout ))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\SW[4]~input_o ),
	.datad(!\CPU|controller|Equal32~0_combout ),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[4]~6 .extended_lut = "off";
defparam \read_data[4]~6 .lut_mask = 64'h020F070FDF0F8F0F;
defparam \read_data[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N56
dffeas \CPU|instruction_reg|instr_reg|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[4]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[4] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N45
cyclonev_lcell_comb \CPU|PC_reg|next_pc[4]~7 (
// Equation(s):
// \CPU|PC_reg|next_pc[4]~7_combout  = ( \CPU|DP|CDFF|out [4] & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~29_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add1~29_sumout )) # (\CPU|controller|Equal12~0_combout ))) 
// ) ) # ( !\CPU|DP|CDFF|out [4] & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~29_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (!\CPU|controller|Equal12~0_combout  & ((\CPU|PC_reg|Add1~29_sumout )))) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|PC_reg|Add0~29_sumout ),
	.datad(!\CPU|PC_reg|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\CPU|DP|CDFF|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[4]~7 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[4]~7 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \CPU|PC_reg|next_pc[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N46
dffeas \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N54
cyclonev_lcell_comb \CPU|DP|Mux11~0 (
// Equation(s):
// \CPU|DP|Mux11~0_combout  = ( \CPU|controller|vsel[1]~1_combout  & ( \read_data[4]~6_combout  & ( (\CPU|instruction_reg|instr_reg|out [4]) # (\CPU|controller|vsel[0]~0_combout ) ) ) ) # ( !\CPU|controller|vsel[1]~1_combout  & ( \read_data[4]~6_combout  & ( 
// (!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|CDFF|out [4]))) # (\CPU|controller|vsel[0]~0_combout  & (\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q )) ) ) ) # ( \CPU|controller|vsel[1]~1_combout  & ( !\read_data[4]~6_combout  & ( 
// (!\CPU|controller|vsel[0]~0_combout  & \CPU|instruction_reg|instr_reg|out [4]) ) ) ) # ( !\CPU|controller|vsel[1]~1_combout  & ( !\read_data[4]~6_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|CDFF|out [4]))) # 
// (\CPU|controller|vsel[0]~0_combout  & (\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.datab(!\CPU|DP|CDFF|out [4]),
	.datac(!\CPU|controller|vsel[0]~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(!\CPU|controller|vsel[1]~1_combout ),
	.dataf(!\read_data[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux11~0 .extended_lut = "off";
defparam \CPU|DP|Mux11~0 .lut_mask = 64'h353500F035350FFF;
defparam \CPU|DP|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N20
dffeas \CPU|DP|REGFILE|R6[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|R4[4]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R4[4]~feeder_combout  = ( \CPU|DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R4[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[4]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R4[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R4[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N1
dffeas \CPU|DP|REGFILE|R4[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R4[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N47
dffeas \CPU|DP|REGFILE|R5[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N2
dffeas \CPU|DP|REGFILE|R7[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux11~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux11~0_combout  = ( \CPU|DP|REGFILE|R7 [4] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout ) # (\CPU|DP|REGFILE|R6 [4]) ) ) ) # ( !\CPU|DP|REGFILE|R7 [4] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R6 [4] & 
// !\CPU|decode|Mux2~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R7 [4] & ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R4 [4])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R5 [4]))) ) ) ) # ( !\CPU|DP|REGFILE|R7 [4] & 
// ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R4 [4])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R5 [4]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|R6 [4]),
	.datab(!\CPU|DP|REGFILE|R4 [4]),
	.datac(!\CPU|decode|Mux2~0_combout ),
	.datad(!\CPU|DP|REGFILE|R5 [4]),
	.datae(!\CPU|DP|REGFILE|R7 [4]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux11~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux11~0 .lut_mask = 64'h303F303F50505F5F;
defparam \CPU|DP|REGFILE|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N55
dffeas \CPU|DP|REGFILE|R0[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N44
dffeas \CPU|DP|REGFILE|R3[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N8
dffeas \CPU|DP|REGFILE|R1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux11~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux11~1_combout  = ( \CPU|DP|REGFILE|R1 [4] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R3 [4] & \CPU|decode|Mux2~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R1 [4] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R3 [4] & 
// \CPU|decode|Mux2~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R1 [4] & ( !\CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout ) # (\CPU|DP|REGFILE|R0 [4]) ) ) ) # ( !\CPU|DP|REGFILE|R1 [4] & ( !\CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R0 [4] & 
// !\CPU|decode|Mux2~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|R0 [4]),
	.datab(!\CPU|DP|REGFILE|R3 [4]),
	.datac(!\CPU|decode|Mux2~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|R1 [4]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux11~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux11~1 .lut_mask = 64'h50505F5F03030303;
defparam \CPU|DP|REGFILE|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[4]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[4]~feeder_combout  = ( \CPU|DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[4]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N29
dffeas \CPU|DP|REGFILE|R2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux11~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux11~2_combout  = ( \CPU|decode|Mux0~0_combout  & ( \CPU|DP|REGFILE|Mux7~0_combout  & ( \CPU|DP|REGFILE|Mux11~0_combout  ) ) ) # ( !\CPU|decode|Mux0~0_combout  & ( \CPU|DP|REGFILE|Mux7~0_combout  & ( (\CPU|DP|REGFILE|R2 [4]) # 
// (\CPU|DP|REGFILE|Mux11~1_combout ) ) ) ) # ( \CPU|decode|Mux0~0_combout  & ( !\CPU|DP|REGFILE|Mux7~0_combout  & ( \CPU|DP|REGFILE|Mux11~0_combout  ) ) ) # ( !\CPU|decode|Mux0~0_combout  & ( !\CPU|DP|REGFILE|Mux7~0_combout  & ( 
// \CPU|DP|REGFILE|Mux11~1_combout  ) ) )

	.dataa(!\CPU|DP|REGFILE|Mux11~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux11~1_combout ),
	.datad(!\CPU|DP|REGFILE|R2 [4]),
	.datae(!\CPU|decode|Mux0~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux11~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux11~2 .lut_mask = 64'h0F0F55550FFF5555;
defparam \CPU|DP|REGFILE|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N53
dffeas \CPU|DP|ADFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N48
cyclonev_lcell_comb \CPU|DP|alu|out[4]~45 (
// Equation(s):
// \CPU|DP|alu|out[4]~45_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( ((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~17_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add3~17_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|alu|out[1]~1_combout  & ((((!\CPU|DP|Bin[4]~46_combout ))))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|ADFF|out [4] & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[4]~46_combout )))) ) )

	.dataa(!\CPU|DP|ADFF|out [4]),
	.datab(!\CPU|DP|alu|out[1]~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[4]~46_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~17_sumout ),
	.datag(!\CPU|DP|alu|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[4]~45 .extended_lut = "on";
defparam \CPU|DP|alu|out[4]~45 .lut_mask = 64'h0C0CCC103F3FCC10;
defparam \CPU|DP|alu|out[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N50
dffeas \CPU|DP|CDFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[4]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N22
dffeas \CPU|data_addr_reg|data_addr_DFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[4] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N21
cyclonev_lcell_comb \CPU|mem_addr[4]~6 (
// Equation(s):
// \CPU|mem_addr[4]~6_combout  = ( \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [4]) ) ) # ( !\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [4]) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(gnd),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[4]~6 .extended_lut = "off";
defparam \CPU|mem_addr[4]~6 .lut_mask = 64'h00330033CCFFCCFF;
defparam \CPU|mem_addr[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \read_data[2]~12 (
// Equation(s):
// \read_data[2]~12_combout  = ( \SW[2]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a2  ) ) # ( !\SW[2]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & 
// ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) ) # ( \SW[2]~input_o  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( ((!\CPU|controller|addr_sel~0_combout  & 
// ((\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\CPU|controller|Equal32~0_combout ) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|controller|Equal32~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datae(!\SW[2]~input_o ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[2]~12 .extended_lut = "off";
defparam \read_data[2]~12 .lut_mask = 64'h000037BFC840FFFF;
defparam \read_data[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N14
dffeas \CPU|instruction_reg|instr_reg|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[2] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N6
cyclonev_lcell_comb \CPU|PC_reg|Add0~25 (
// Equation(s):
// \CPU|PC_reg|Add0~25_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [2] ) + ( GND ) + ( \CPU|PC_reg|Add0~22  ))
// \CPU|PC_reg|Add0~26  = CARRY(( \CPU|PC_reg|PC_DFF|out [2] ) + ( GND ) + ( \CPU|PC_reg|Add0~22  ))

	.dataa(gnd),
	.datab(!\CPU|PC_reg|PC_DFF|out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~25_sumout ),
	.cout(\CPU|PC_reg|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~25 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|PC_reg|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N42
cyclonev_lcell_comb \CPU|PC_reg|next_pc[2]~6 (
// Equation(s):
// \CPU|PC_reg|next_pc[2]~6_combout  = ( \CPU|PC_reg|Add0~25_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout ) # ((!\CPU|controller|Equal12~0_combout  & ((\CPU|PC_reg|Add1~25_sumout ))) # (\CPU|controller|Equal12~0_combout  & (\CPU|DP|CDFF|out [2]))) ) ) # 
// ( !\CPU|PC_reg|Add0~25_sumout  & ( (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & ((!\CPU|controller|Equal12~0_combout  & ((\CPU|PC_reg|Add1~25_sumout ))) # (\CPU|controller|Equal12~0_combout  & (\CPU|DP|CDFF|out [2])))) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|DP|CDFF|out [2]),
	.datad(!\CPU|PC_reg|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[2]~6 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[2]~6 .lut_mask = 64'h01450145ABEFABEF;
defparam \CPU|PC_reg|next_pc[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N44
dffeas \CPU|PC_reg|PC_DFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[2] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N57
cyclonev_lcell_comb \CPU|PC_reg|next_pc[3]~0 (
// Equation(s):
// \CPU|PC_reg|next_pc[3]~0_combout  = ( \CPU|PC_reg|Add1~1_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~1_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & ((!\CPU|controller|Equal12~0_combout ) # ((\CPU|DP|CDFF|out [3])))) ) 
// ) # ( !\CPU|PC_reg|Add1~1_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~1_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (\CPU|controller|Equal12~0_combout  & ((\CPU|DP|CDFF|out [3])))) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|PC_reg|Add0~1_sumout ),
	.datad(!\CPU|DP|CDFF|out [3]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[3]~0 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[3]~0 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \CPU|PC_reg|next_pc[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N58
dffeas \CPU|PC_reg|PC_DFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[3] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N32
dffeas \CPU|data_addr_reg|data_addr_DFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[3] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N12
cyclonev_lcell_comb \CPU|mem_addr[3]~0 (
// Equation(s):
// \CPU|mem_addr[3]~0_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [3] & ( (\CPU|PC_reg|PC_DFF|out [3]) # (\CPU|controller|addr_sel~0_combout ) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [3] & ( (!\CPU|controller|addr_sel~0_combout  & 
// \CPU|PC_reg|PC_DFF|out [3]) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC_reg|PC_DFF|out [3]),
	.datae(gnd),
	.dataf(!\CPU|data_addr_reg|data_addr_DFF|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[3]~0 .extended_lut = "off";
defparam \CPU|mem_addr[3]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \CPU|mem_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \read_data[7]~13 (
// Equation(s):
// \read_data[7]~13_combout  = ( \SW[7]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a7  ) ) # ( !\SW[7]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) ) # ( \SW[7]~input_o  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( ((!\CPU|controller|addr_sel~0_combout  & 
// (\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\CPU|controller|Equal32~0_combout ) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|controller|Equal32~0_combout ),
	.datac(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(!\SW[7]~input_o ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[7]~13 .extended_lut = "off";
defparam \read_data[7]~13 .lut_mask = 64'h00003B7FC480FFFF;
defparam \read_data[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N17
dffeas \CPU|instruction_reg|instr_reg|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[7] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \read_data[10]~9 (
// Equation(s):
// \read_data[10]~9_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(!\CPU|controller|Equal32~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a10 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[10]~9 .extended_lut = "off";
defparam \read_data[10]~9 .lut_mask = 64'h0000CA000000CA00;
defparam \read_data[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N38
dffeas \CPU|instruction_reg|instr_reg|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[10] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N12
cyclonev_lcell_comb \CPU|decode|Mux0~0 (
// Equation(s):
// \CPU|decode|Mux0~0_combout  = ( \CPU|controller|state [3] & ( \CPU|controller|nsel[0]~1_combout  & ( (!\CPU|controller|nsel[1]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # (\CPU|controller|nsel[1]~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [10])) ) ) ) # ( !\CPU|controller|state [3] & ( \CPU|controller|nsel[0]~1_combout  & ( (!\CPU|controller|nsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # (\CPU|controller|nsel[1]~0_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [10]))) ) ) ) # ( \CPU|controller|state [3] & ( !\CPU|controller|nsel[0]~1_combout  & ( (!\CPU|controller|nsel[1]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # (\CPU|controller|nsel[1]~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [10])) ) ) ) # ( !\CPU|controller|state [3] & ( !\CPU|controller|nsel[0]~1_combout  & ( (!\CPU|controller|nsel[1]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # (\CPU|controller|nsel[1]~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [10])) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|instruction_reg|instr_reg|out [10]),
	.datac(!\CPU|controller|nsel[1]~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [2]),
	.datae(!\CPU|controller|state [3]),
	.dataf(!\CPU|controller|nsel[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Mux0~0 .extended_lut = "off";
defparam \CPU|decode|Mux0~0 .lut_mask = 64'h03F303F3535303F3;
defparam \CPU|decode|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \CPU|DP|Mux13~0 (
// Equation(s):
// \CPU|DP|Mux13~0_combout  = ( \CPU|controller|vsel[0]~0_combout  & ( \read_data[2]~12_combout  & ( (\CPU|controller|vsel[1]~1_combout ) # (\CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q ) ) ) ) # ( !\CPU|controller|vsel[0]~0_combout  & ( \read_data[2]~12_combout  & 
// ( (!\CPU|controller|vsel[1]~1_combout  & (\CPU|DP|CDFF|out [2])) # (\CPU|controller|vsel[1]~1_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) ) ) ) # ( \CPU|controller|vsel[0]~0_combout  & ( !\read_data[2]~12_combout  & ( 
// (\CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q  & !\CPU|controller|vsel[1]~1_combout ) ) ) ) # ( !\CPU|controller|vsel[0]~0_combout  & ( !\read_data[2]~12_combout  & ( (!\CPU|controller|vsel[1]~1_combout  & (\CPU|DP|CDFF|out [2])) # 
// (\CPU|controller|vsel[1]~1_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) ) ) )

	.dataa(!\CPU|DP|CDFF|out [2]),
	.datab(!\CPU|instruction_reg|instr_reg|out [2]),
	.datac(!\CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q ),
	.datad(!\CPU|controller|vsel[1]~1_combout ),
	.datae(!\CPU|controller|vsel[0]~0_combout ),
	.dataf(!\read_data[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux13~0 .extended_lut = "off";
defparam \CPU|DP|Mux13~0 .lut_mask = 64'h55330F0055330FFF;
defparam \CPU|DP|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|R4[2]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R4[2]~feeder_combout  = ( \CPU|DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R4[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[2]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R4[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R4[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N29
dffeas \CPU|DP|REGFILE|R4[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N49
dffeas \CPU|DP|REGFILE|R6[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|R5[2]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R5[2]~feeder_combout  = ( \CPU|DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R5[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[2]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R5[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R5[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N7
dffeas \CPU|DP|REGFILE|R5[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N44
dffeas \CPU|DP|REGFILE|R7[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux13~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux13~0_combout  = ( \CPU|DP|REGFILE|R7 [2] & ( \CPU|decode|Mux2~0_combout  & ( (\CPU|DP|REGFILE|R5 [2]) # (\CPU|decode|Mux1~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R7 [2] & ( \CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & 
// \CPU|DP|REGFILE|R5 [2]) ) ) ) # ( \CPU|DP|REGFILE|R7 [2] & ( !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R4 [2])) # (\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R6 [2]))) ) ) ) # ( !\CPU|DP|REGFILE|R7 [2] & ( 
// !\CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R4 [2])) # (\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R6 [2]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|R4 [2]),
	.datab(!\CPU|DP|REGFILE|R6 [2]),
	.datac(!\CPU|decode|Mux1~0_combout ),
	.datad(!\CPU|DP|REGFILE|R5 [2]),
	.datae(!\CPU|DP|REGFILE|R7 [2]),
	.dataf(!\CPU|decode|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux13~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux13~0 .lut_mask = 64'h5353535300F00FFF;
defparam \CPU|DP|REGFILE|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N53
dffeas \CPU|DP|REGFILE|R2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N14
dffeas \CPU|DP|REGFILE|R1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N31
dffeas \CPU|DP|REGFILE|R0[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N58
dffeas \CPU|DP|REGFILE|R3[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux13~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux13~1_combout  = ( \CPU|decode|Mux2~0_combout  & ( (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R1 [2])) # (\CPU|decode|Mux1~0_combout  & ((\CPU|DP|REGFILE|R3 [2]))) ) ) # ( !\CPU|decode|Mux2~0_combout  & ( 
// (!\CPU|decode|Mux1~0_combout  & \CPU|DP|REGFILE|R0 [2]) ) )

	.dataa(!\CPU|decode|Mux1~0_combout ),
	.datab(!\CPU|DP|REGFILE|R1 [2]),
	.datac(!\CPU|DP|REGFILE|R0 [2]),
	.datad(!\CPU|DP|REGFILE|R3 [2]),
	.datae(!\CPU|decode|Mux2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux13~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux13~1 .lut_mask = 64'h0A0A22770A0A2277;
defparam \CPU|DP|REGFILE|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux13~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux13~2_combout  = ( \CPU|DP|REGFILE|Mux7~0_combout  & ( (!\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux13~1_combout ) # (\CPU|DP|REGFILE|R2 [2])))) # (\CPU|decode|Mux0~0_combout  & (\CPU|DP|REGFILE|Mux13~0_combout )) ) ) # ( 
// !\CPU|DP|REGFILE|Mux7~0_combout  & ( (!\CPU|decode|Mux0~0_combout  & ((\CPU|DP|REGFILE|Mux13~1_combout ))) # (\CPU|decode|Mux0~0_combout  & (\CPU|DP|REGFILE|Mux13~0_combout )) ) )

	.dataa(!\CPU|decode|Mux0~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux13~0_combout ),
	.datac(!\CPU|DP|REGFILE|R2 [2]),
	.datad(!\CPU|DP|REGFILE|Mux13~1_combout ),
	.datae(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux13~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux13~2 .lut_mask = 64'h11BB1BBB11BB1BBB;
defparam \CPU|DP|REGFILE|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N40
dffeas \CPU|DP|ADFF|out[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \CPU|DP|alu|out[2]~53 (
// Equation(s):
// \CPU|DP|alu|out[2]~53_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( ((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~9_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & (((\CPU|DP|alu|Add3~9_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|alu|out[1]~1_combout  & ((((!\CPU|DP|Bin[2]~2_combout ))))) # (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|ADFF|out[2]~DUPLICATE_q  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[2]~2_combout )))) ) )

	.dataa(!\CPU|DP|ADFF|out[2]~DUPLICATE_q ),
	.datab(!\CPU|DP|alu|out[1]~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[2]~2_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~9_sumout ),
	.datag(!\CPU|DP|alu|Add0~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[2]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[2]~53 .extended_lut = "on";
defparam \CPU|DP|alu|out[2]~53 .lut_mask = 64'h0C0CCC103F3FCC10;
defparam \CPU|DP|alu|out[2]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N56
dffeas \CPU|DP|CDFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[2]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N53
dffeas \CPU|data_addr_reg|data_addr_DFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[2] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N51
cyclonev_lcell_comb \CPU|mem_addr[2]~5 (
// Equation(s):
// \CPU|mem_addr[2]~5_combout  = ( \CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q  & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [2]) ) ) # ( !\CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q  & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [2]) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(gnd),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[2]~5 .extended_lut = "off";
defparam \CPU|mem_addr[2]~5 .lut_mask = 64'h00330033CCFFCCFF;
defparam \CPU|mem_addr[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \read_data[1]~11 (
// Equation(s):
// \read_data[1]~11_combout  = ( \SW[1]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a1  ) ) # ( !\SW[1]~input_o  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) ) # ( \SW[1]~input_o  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( ((!\CPU|controller|addr_sel~0_combout  & 
// (\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\CPU|controller|Equal32~0_combout ) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\CPU|controller|Equal32~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[1]~11 .extended_lut = "off";
defparam \read_data[1]~11 .lut_mask = 64'h00002F7FD080FFFF;
defparam \read_data[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N35
dffeas \CPU|instruction_reg|instr_reg|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[1] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \CPU|DP|Mux14~0 (
// Equation(s):
// \CPU|DP|Mux14~0_combout  = ( \CPU|PC_reg|PC_DFF|out [1] & ( \read_data[1]~11_combout  & ( ((!\CPU|controller|vsel[1]~1_combout  & ((\CPU|DP|CDFF|out [1]))) # (\CPU|controller|vsel[1]~1_combout  & (\CPU|instruction_reg|instr_reg|out [1]))) # 
// (\CPU|controller|vsel[0]~0_combout ) ) ) ) # ( !\CPU|PC_reg|PC_DFF|out [1] & ( \read_data[1]~11_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & ((!\CPU|controller|vsel[1]~1_combout  & ((\CPU|DP|CDFF|out [1]))) # (\CPU|controller|vsel[1]~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|controller|vsel[0]~0_combout  & (((\CPU|controller|vsel[1]~1_combout )))) ) ) ) # ( \CPU|PC_reg|PC_DFF|out [1] & ( !\read_data[1]~11_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & 
// ((!\CPU|controller|vsel[1]~1_combout  & ((\CPU|DP|CDFF|out [1]))) # (\CPU|controller|vsel[1]~1_combout  & (\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|controller|vsel[0]~0_combout  & (((!\CPU|controller|vsel[1]~1_combout )))) ) ) ) # ( 
// !\CPU|PC_reg|PC_DFF|out [1] & ( !\read_data[1]~11_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & ((!\CPU|controller|vsel[1]~1_combout  & ((\CPU|DP|CDFF|out [1]))) # (\CPU|controller|vsel[1]~1_combout  & (\CPU|instruction_reg|instr_reg|out [1])))) ) ) 
// )

	.dataa(!\CPU|instruction_reg|instr_reg|out [1]),
	.datab(!\CPU|DP|CDFF|out [1]),
	.datac(!\CPU|controller|vsel[0]~0_combout ),
	.datad(!\CPU|controller|vsel[1]~1_combout ),
	.datae(!\CPU|PC_reg|PC_DFF|out [1]),
	.dataf(!\read_data[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux14~0 .extended_lut = "off";
defparam \CPU|DP|Mux14~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \CPU|DP|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[1]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[1]~feeder_combout  = ( \CPU|DP|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[1]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N46
dffeas \CPU|DP|REGFILE|R2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N43
dffeas \CPU|DP|REGFILE|R0[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N20
dffeas \CPU|DP|REGFILE|R3[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N17
dffeas \CPU|DP|REGFILE|R1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux14~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux14~1_combout  = ( \CPU|DP|REGFILE|R1 [1] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout  & \CPU|DP|REGFILE|R3 [1]) ) ) ) # ( !\CPU|DP|REGFILE|R1 [1] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout  & 
// \CPU|DP|REGFILE|R3 [1]) ) ) ) # ( \CPU|DP|REGFILE|R1 [1] & ( !\CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R0 [1]) # (\CPU|decode|Mux2~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R1 [1] & ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & 
// \CPU|DP|REGFILE|R0 [1]) ) ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0 [1]),
	.datad(!\CPU|DP|REGFILE|R3 [1]),
	.datae(!\CPU|DP|REGFILE|R1 [1]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux14~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux14~1 .lut_mask = 64'h0A0A5F5F00550055;
defparam \CPU|DP|REGFILE|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N53
dffeas \CPU|DP|REGFILE|R6[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N14
dffeas \CPU|DP|REGFILE|R4[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N44
dffeas \CPU|DP|REGFILE|R5[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N32
dffeas \CPU|DP|REGFILE|R7[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux14~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux14~0_combout  = ( \CPU|DP|REGFILE|R7 [1] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|decode|Mux2~0_combout ) # (\CPU|DP|REGFILE|R6 [1]) ) ) ) # ( !\CPU|DP|REGFILE|R7 [1] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R6 [1] & 
// !\CPU|decode|Mux2~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R7 [1] & ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R4 [1])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R5 [1]))) ) ) ) # ( !\CPU|DP|REGFILE|R7 [1] & 
// ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R4 [1])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R5 [1]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|R6 [1]),
	.datab(!\CPU|DP|REGFILE|R4 [1]),
	.datac(!\CPU|decode|Mux2~0_combout ),
	.datad(!\CPU|DP|REGFILE|R5 [1]),
	.datae(!\CPU|DP|REGFILE|R7 [1]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux14~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux14~0 .lut_mask = 64'h303F303F50505F5F;
defparam \CPU|DP|REGFILE|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux14~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux14~2_combout  = ( \CPU|DP|REGFILE|Mux14~0_combout  & ( (((\CPU|DP|REGFILE|R2 [1] & \CPU|DP|REGFILE|Mux7~0_combout )) # (\CPU|DP|REGFILE|Mux14~1_combout )) # (\CPU|decode|Mux0~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux14~0_combout  & ( 
// (!\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|R2 [1] & \CPU|DP|REGFILE|Mux7~0_combout )) # (\CPU|DP|REGFILE|Mux14~1_combout ))) ) )

	.dataa(!\CPU|DP|REGFILE|R2 [1]),
	.datab(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datac(!\CPU|decode|Mux0~0_combout ),
	.datad(!\CPU|DP|REGFILE|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux14~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux14~2 .lut_mask = 64'h10F010F01FFF1FFF;
defparam \CPU|DP|REGFILE|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N20
dffeas \CPU|DP|ADFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N48
cyclonev_lcell_comb \CPU|DP|alu|out[1]~57 (
// Equation(s):
// \CPU|DP|alu|out[1]~57_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( (((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~5_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & ((\CPU|DP|alu|Add3~5_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|Bin[1]~1_combout  & ((((!\CPU|DP|alu|out[1]~1_combout ))))) # (\CPU|DP|Bin[1]~1_combout  & (\CPU|DP|ADFF|out [1] & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|alu|out[1]~1_combout )))) ) )

	.dataa(!\CPU|DP|ADFF|out [1]),
	.datab(!\CPU|DP|Bin[1]~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|out[1]~1_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~5_sumout ),
	.datag(!\CPU|DP|alu|Add0~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[1]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[1]~57 .extended_lut = "on";
defparam \CPU|DP|alu|out[1]~57 .lut_mask = 64'h0F00CC100FFFCC10;
defparam \CPU|DP|alu|out[1]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N50
dffeas \CPU|DP|CDFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[1]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N29
dffeas \CPU|data_addr_reg|data_addr_DFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[1] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N27
cyclonev_lcell_comb \CPU|mem_addr[1]~4 (
// Equation(s):
// \CPU|mem_addr[1]~4_combout  = ( \CPU|PC_reg|PC_DFF|out [1] & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [1]) ) ) # ( !\CPU|PC_reg|PC_DFF|out [1] & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [1]) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(gnd),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[1]~4 .extended_lut = "off";
defparam \CPU|mem_addr[1]~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \CPU|mem_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N36
cyclonev_lcell_comb \read_data[3]~7 (
// Equation(s):
// \read_data[3]~7_combout  = ( \CPU|controller|Equal32~0_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( \SW[3]~input_o  ) ) ) # ( !\CPU|controller|Equal32~0_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out [8]))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\SW[3]~input_o ) ) ) ) # ( \CPU|controller|Equal32~0_combout  & ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( \SW[3]~input_o  ) ) ) # ( !\CPU|controller|Equal32~0_combout  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( (\SW[3]~input_o  & ((!\CPU|controller|addr_sel~0_combout  & ((\CPU|PC_reg|PC_DFF|out [8]))) 
// # (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(!\CPU|controller|Equal32~0_combout ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[3]~7 .extended_lut = "off";
defparam \read_data[3]~7 .lut_mask = 64'h010D0F0FEF2F0F0F;
defparam \read_data[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N53
dffeas \CPU|instruction_reg|instr_reg|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[3] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N54
cyclonev_lcell_comb \CPU|DP|Bin[15]~3 (
// Equation(s):
// \CPU|DP|Bin[15]~3_combout  = ( \CPU|controller|Equal32~1_combout  & ( \CPU|decode|shift[0]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [4] ) ) ) # ( !\CPU|controller|Equal32~1_combout  & ( \CPU|decode|shift[0]~0_combout  & ( 
// (!\CPU|instruction_reg|instr_reg|out [3] & (((\CPU|DP|BDFF|out [15] & !\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|instruction_reg|instr_reg|out [3] & ((!\CPU|instruction_reg|instr_reg|out [4] & (\CPU|DP|BDFF|out [14])) # 
// (\CPU|instruction_reg|instr_reg|out [4] & ((\CPU|DP|BDFF|out [15]))))) ) ) ) # ( \CPU|controller|Equal32~1_combout  & ( !\CPU|decode|shift[0]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [4] ) ) ) # ( !\CPU|controller|Equal32~1_combout  & ( 
// !\CPU|decode|shift[0]~0_combout  & ( \CPU|DP|BDFF|out [15] ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [3]),
	.datab(!\CPU|DP|BDFF|out [14]),
	.datac(!\CPU|DP|BDFF|out [15]),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(!\CPU|controller|Equal32~1_combout ),
	.dataf(!\CPU|decode|shift[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[15]~3 .extended_lut = "off";
defparam \CPU|DP|Bin[15]~3 .lut_mask = 64'h0F0F00FF1B0500FF;
defparam \CPU|DP|Bin[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N50
dffeas \CPU|DP|ADFF|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N21
cyclonev_lcell_comb \CPU|DP|Ain[15]~0 (
// Equation(s):
// \CPU|DP|Ain[15]~0_combout  = ( \CPU|DP|ADFF|out [15] & ( !\CPU|controller|Equal24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|ADFF|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[15]~0 .extended_lut = "off";
defparam \CPU|DP|Ain[15]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|DP|Ain[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N48
cyclonev_lcell_comb \CPU|DP|alu|Add3~37 (
// Equation(s):
// \CPU|DP|alu|Add3~37_sumout  = SUM(( GND ) + ( GND ) + ( \CPU|DP|alu|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~37 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~37 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU|DP|alu|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \CPU|DP|alu|Add0~33 (
// Equation(s):
// \CPU|DP|alu|Add0~33_sumout  = SUM(( GND ) + ( GND ) + ( \CPU|DP|alu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~33 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~33 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU|DP|alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N54
cyclonev_lcell_comb \CPU|DP|alu|out[15]~4 (
// Equation(s):
// \CPU|DP|alu|out[15]~4_combout  = ( \CPU|DP|alu|Add3~37_sumout  & ( \CPU|DP|alu|Add0~33_sumout  & ( (!\CPU|DP|Ain[15]~0_combout  & ((!\CPU|DP|Bin[15]~3_combout  & ((!\CPU|DP|alu|out[1]~1_combout ))) # (\CPU|DP|Bin[15]~3_combout  & 
// (!\CPU|DP|alu|out[1]~2_combout  & \CPU|DP|alu|out[1]~1_combout )))) # (\CPU|DP|Ain[15]~0_combout  & (!\CPU|DP|Bin[15]~3_combout  $ (!\CPU|DP|alu|out[1]~2_combout  $ (\CPU|DP|alu|out[1]~1_combout )))) ) ) ) # ( !\CPU|DP|alu|Add3~37_sumout  & ( 
// \CPU|DP|alu|Add0~33_sumout  & ( (!\CPU|DP|Bin[15]~3_combout  & ((!\CPU|DP|alu|out[1]~2_combout  & (!\CPU|DP|Ain[15]~0_combout )) # (\CPU|DP|alu|out[1]~2_combout  & ((!\CPU|DP|alu|out[1]~1_combout ))))) # (\CPU|DP|Bin[15]~3_combout  & 
// (\CPU|DP|Ain[15]~0_combout  & ((!\CPU|DP|alu|out[1]~2_combout ) # (\CPU|DP|alu|out[1]~1_combout )))) ) ) ) # ( \CPU|DP|alu|Add3~37_sumout  & ( !\CPU|DP|alu|Add0~33_sumout  & ( (!\CPU|DP|alu|out[1]~2_combout  & (!\CPU|DP|Bin[15]~3_combout  $ 
// ((!\CPU|DP|Ain[15]~0_combout )))) # (\CPU|DP|alu|out[1]~2_combout  & ((!\CPU|DP|Bin[15]~3_combout  & ((!\CPU|DP|alu|out[1]~1_combout ))) # (\CPU|DP|Bin[15]~3_combout  & (\CPU|DP|Ain[15]~0_combout  & \CPU|DP|alu|out[1]~1_combout )))) ) ) ) # ( 
// !\CPU|DP|alu|Add3~37_sumout  & ( !\CPU|DP|alu|Add0~33_sumout  & ( (!\CPU|DP|Bin[15]~3_combout  & (!\CPU|DP|alu|out[1]~1_combout  $ (((!\CPU|DP|Ain[15]~0_combout  & !\CPU|DP|alu|out[1]~2_combout ))))) # (\CPU|DP|Bin[15]~3_combout  & 
// ((!\CPU|DP|Ain[15]~0_combout  & (!\CPU|DP|alu|out[1]~2_combout  & !\CPU|DP|alu|out[1]~1_combout )) # (\CPU|DP|Ain[15]~0_combout  & ((\CPU|DP|alu|out[1]~1_combout ))))) ) ) )

	.dataa(!\CPU|DP|Bin[15]~3_combout ),
	.datab(!\CPU|DP|Ain[15]~0_combout ),
	.datac(!\CPU|DP|alu|out[1]~2_combout ),
	.datad(!\CPU|DP|alu|out[1]~1_combout ),
	.datae(!\CPU|DP|alu|Add3~37_sumout ),
	.dataf(!\CPU|DP|alu|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[15]~4 .extended_lut = "off";
defparam \CPU|DP|alu|out[15]~4 .lut_mask = 64'h6A916A619A919A61;
defparam \CPU|DP|alu|out[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N0
cyclonev_lcell_comb \CPU|controller|Equal32~3 (
// Equation(s):
// \CPU|controller|Equal32~3_combout  = ( !\CPU|controller|state [1] & ( (!\CPU|controller|state [4] & (!\CPU|controller|state [2] & (!\CPU|controller|state [0] & \CPU|controller|state [3]))) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [3]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal32~3 .extended_lut = "off";
defparam \CPU|controller|Equal32~3 .lut_mask = 64'h0080008000000000;
defparam \CPU|controller|Equal32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N38
dffeas \CPU|DP|statusDFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|out[15]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N48
cyclonev_lcell_comb \CPU|DP|alu|Equal0~0 (
// Equation(s):
// \CPU|DP|alu|Equal0~0_combout  = ( !\CPU|controller|Equal10~0_combout  & ( (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & (\CPU|instruction_reg|instr_reg|out [13] & !\CPU|instruction_reg|instr_reg|out [14])) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datab(!\CPU|instruction_reg|instr_reg|out [13]),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(gnd),
	.datae(!\CPU|controller|Equal10~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal0~0 .extended_lut = "off";
defparam \CPU|DP|alu|Equal0~0 .lut_mask = 64'h1010000010100000;
defparam \CPU|DP|alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N42
cyclonev_lcell_comb \CPU|DP|alu|Z[2]~0 (
// Equation(s):
// \CPU|DP|alu|Z[2]~0_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( \CPU|DP|alu|Add3~37_sumout  & ( (!\CPU|DP|alu|Add0~33_sumout  & (\CPU|DP|Bin[15]~3_combout  & (!\CPU|DP|Ain[15]~0_combout  $ (!\CPU|DP|alu|Equal0~0_combout )))) # 
// (\CPU|DP|alu|Add0~33_sumout  & (!\CPU|DP|Ain[15]~0_combout  & (!\CPU|DP|Bin[15]~3_combout  $ (\CPU|DP|alu|Equal0~0_combout )))) ) ) ) # ( !\CPU|DP|alu|out[1]~2_combout  & ( !\CPU|DP|alu|Add3~37_sumout  & ( (!\CPU|DP|alu|Add0~33_sumout  & 
// (\CPU|DP|Ain[15]~0_combout  & (!\CPU|DP|Bin[15]~3_combout  $ (!\CPU|DP|alu|Equal0~0_combout )))) # (\CPU|DP|alu|Add0~33_sumout  & (!\CPU|DP|Bin[15]~3_combout  & (!\CPU|DP|Ain[15]~0_combout  $ (\CPU|DP|alu|Equal0~0_combout )))) ) ) )

	.dataa(!\CPU|DP|Bin[15]~3_combout ),
	.datab(!\CPU|DP|Ain[15]~0_combout ),
	.datac(!\CPU|DP|alu|Equal0~0_combout ),
	.datad(!\CPU|DP|alu|Add0~33_sumout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Z[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Z[2]~0 .extended_lut = "off";
defparam \CPU|DP|alu|Z[2]~0 .lut_mask = 64'h1282000014840000;
defparam \CPU|DP|alu|Z[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N44
dffeas \CPU|DP|statusDFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Z[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N15
cyclonev_lcell_comb \read_data[8]~8 (
// Equation(s):
// \read_data[8]~8_combout  = ( \CPU|controller|addr_sel~0_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\CPU|controller|Equal32~0_combout  & !\CPU|data_addr_reg|data_addr_DFF|out [8]) ) ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( 
// \MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\CPU|controller|Equal32~0_combout  & !\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|Equal32~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datae(!\CPU|controller|addr_sel~0_combout ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[8]~8 .extended_lut = "off";
defparam \read_data[8]~8 .lut_mask = 64'h00000000CC00C0C0;
defparam \read_data[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N14
dffeas \CPU|instruction_reg|instr_reg|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[8] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N37
dffeas \CPU|instruction_reg|instr_reg|out[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[10]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N22
dffeas \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N33
cyclonev_lcell_comb \CPU|DP|alu|Equal3~0 (
// Equation(s):
// \CPU|DP|alu|Equal3~0_combout  = ( !\CPU|DP|alu|out[0]~3_combout  & ( !\CPU|DP|alu|out[1]~57_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|alu|out[0]~3_combout ),
	.dataf(!\CPU|DP|alu|out[1]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~0 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~0 .lut_mask = 64'hFFFF000000000000;
defparam \CPU|DP|alu|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N36
cyclonev_lcell_comb \CPU|DP|alu|Equal3~2 (
// Equation(s):
// \CPU|DP|alu|Equal3~2_combout  = ( !\CPU|DP|alu|out[5]~41_combout  & ( !\CPU|DP|alu|out[6]~37_combout  & ( (!\CPU|DP|alu|out[7]~33_combout  & (!\CPU|DP|alu|out[4]~45_combout  & (!\CPU|DP|alu|out[3]~49_combout  & !\CPU|DP|alu|out[2]~53_combout ))) ) ) )

	.dataa(!\CPU|DP|alu|out[7]~33_combout ),
	.datab(!\CPU|DP|alu|out[4]~45_combout ),
	.datac(!\CPU|DP|alu|out[3]~49_combout ),
	.datad(!\CPU|DP|alu|out[2]~53_combout ),
	.datae(!\CPU|DP|alu|out[5]~41_combout ),
	.dataf(!\CPU|DP|alu|out[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~2 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~2 .lut_mask = 64'h8000000000000000;
defparam \CPU|DP|alu|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N6
cyclonev_lcell_comb \CPU|DP|alu|Equal3~3 (
// Equation(s):
// \CPU|DP|alu|Equal3~3_combout  = ( !\CPU|DP|alu|out[8]~13_combout  & ( !\CPU|DP|alu|out[10]~5_combout  & ( (!\CPU|DP|alu|out[14]~21_combout  & (!\CPU|DP|alu|out[9]~9_combout  & !\CPU|DP|alu|out[11]~17_combout )) ) ) )

	.dataa(!\CPU|DP|alu|out[14]~21_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|alu|out[9]~9_combout ),
	.datad(!\CPU|DP|alu|out[11]~17_combout ),
	.datae(!\CPU|DP|alu|out[8]~13_combout ),
	.dataf(!\CPU|DP|alu|out[10]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~3 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~3 .lut_mask = 64'hA000000000000000;
defparam \CPU|DP|alu|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N18
cyclonev_lcell_comb \CPU|DP|alu|Equal3~1 (
// Equation(s):
// \CPU|DP|alu|Equal3~1_combout  = ( !\CPU|DP|alu|out[13]~25_combout  & ( \CPU|DP|alu|Equal3~3_combout  & ( (!\CPU|DP|alu|out[12]~29_combout  & (\CPU|DP|alu|Equal3~0_combout  & (\CPU|DP|alu|Equal3~2_combout  & !\CPU|DP|alu|out[15]~4_combout ))) ) ) )

	.dataa(!\CPU|DP|alu|out[12]~29_combout ),
	.datab(!\CPU|DP|alu|Equal3~0_combout ),
	.datac(!\CPU|DP|alu|Equal3~2_combout ),
	.datad(!\CPU|DP|alu|out[15]~4_combout ),
	.datae(!\CPU|DP|alu|out[13]~25_combout ),
	.dataf(!\CPU|DP|alu|Equal3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~1 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~1 .lut_mask = 64'h0000000002000000;
defparam \CPU|DP|alu|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N20
dffeas \CPU|DP|statusDFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Equal3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \CPU|decode|Selector0~0 (
// Equation(s):
// \CPU|decode|Selector0~0_combout  = ( \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ( \CPU|DP|statusDFF|out [0] & ( (\CPU|instruction_reg|instr_reg|out [8] & (!\CPU|instruction_reg|instr_reg|out[10]~DUPLICATE_q  & (!\CPU|DP|statusDFF|out [1] $ 
// (!\CPU|DP|statusDFF|out [2])))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ( \CPU|DP|statusDFF|out [0] & ( (!\CPU|instruction_reg|instr_reg|out [8]) # (!\CPU|instruction_reg|instr_reg|out[10]~DUPLICATE_q ) ) ) ) # ( 
// \CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ( !\CPU|DP|statusDFF|out [0] & ( (!\CPU|instruction_reg|instr_reg|out[10]~DUPLICATE_q  & ((!\CPU|instruction_reg|instr_reg|out [8]) # (!\CPU|DP|statusDFF|out [1] $ (!\CPU|DP|statusDFF|out [2])))) ) ) ) 
// # ( !\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q  & ( !\CPU|DP|statusDFF|out [0] & ( (!\CPU|instruction_reg|instr_reg|out [8] & ((!\CPU|instruction_reg|instr_reg|out[10]~DUPLICATE_q ) # (!\CPU|DP|statusDFF|out [1] $ (!\CPU|DP|statusDFF|out [2])))) ) 
// ) )

	.dataa(!\CPU|DP|statusDFF|out [1]),
	.datab(!\CPU|DP|statusDFF|out [2]),
	.datac(!\CPU|instruction_reg|instr_reg|out [8]),
	.datad(!\CPU|instruction_reg|instr_reg|out[10]~DUPLICATE_q ),
	.datae(!\CPU|instruction_reg|instr_reg|out[9]~DUPLICATE_q ),
	.dataf(!\CPU|DP|statusDFF|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Selector0~0 .extended_lut = "off";
defparam \CPU|decode|Selector0~0 .lut_mask = 64'hF060F600FFF00600;
defparam \CPU|decode|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \CPU|decode|Selector0~1 (
// Equation(s):
// \CPU|decode|Selector0~1_combout  = ( \CPU|instruction_reg|instr_reg|out [12] & ( \CPU|decode|Selector0~0_combout  & ( ((!\CPU|instruction_reg|instr_reg|out [14] & ((!\CPU|instruction_reg|instr_reg|out [13]))) # (\CPU|instruction_reg|instr_reg|out [14] & 
// ((!\CPU|instruction_reg|instr_reg|out [11]) # (\CPU|instruction_reg|instr_reg|out [13])))) # (\CPU|instruction_reg|instr_reg|out [15]) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [12] & ( \CPU|decode|Selector0~0_combout  & ( 
// ((!\CPU|instruction_reg|instr_reg|out [13]) # (\CPU|instruction_reg|instr_reg|out [15])) # (\CPU|instruction_reg|instr_reg|out [14]) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [12] & ( !\CPU|decode|Selector0~0_combout  & ( 
// (!\CPU|instruction_reg|instr_reg|out [14]) # (((!\CPU|instruction_reg|instr_reg|out [11]) # (\CPU|instruction_reg|instr_reg|out [13])) # (\CPU|instruction_reg|instr_reg|out [15])) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [12] & ( 
// !\CPU|decode|Selector0~0_combout  ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|instruction_reg|instr_reg|out [13]),
	.datae(!\CPU|instruction_reg|instr_reg|out [12]),
	.dataf(!\CPU|decode|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Selector0~1 .extended_lut = "off";
defparam \CPU|decode|Selector0~1 .lut_mask = 64'hFFFFFBFFFF77FB77;
defparam \CPU|decode|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N51
cyclonev_lcell_comb \CPU|PC_reg|next_pc[0]~4 (
// Equation(s):
// \CPU|PC_reg|next_pc[0]~4_combout  = ( \CPU|PC_reg|PC_DFF|out[8]~0_combout  & ( \CPU|PC_reg|Add1~17_sumout  & ( (!\CPU|controller|Equal12~0_combout ) # (\CPU|DP|CDFF|out [0]) ) ) ) # ( !\CPU|PC_reg|PC_DFF|out[8]~0_combout  & ( \CPU|PC_reg|Add1~17_sumout  & 
// ( \CPU|PC_reg|Add0~17_sumout  ) ) ) # ( \CPU|PC_reg|PC_DFF|out[8]~0_combout  & ( !\CPU|PC_reg|Add1~17_sumout  & ( (\CPU|DP|CDFF|out [0] & \CPU|controller|Equal12~0_combout ) ) ) ) # ( !\CPU|PC_reg|PC_DFF|out[8]~0_combout  & ( !\CPU|PC_reg|Add1~17_sumout  
// & ( \CPU|PC_reg|Add0~17_sumout  ) ) )

	.dataa(!\CPU|DP|CDFF|out [0]),
	.datab(gnd),
	.datac(!\CPU|controller|Equal12~0_combout ),
	.datad(!\CPU|PC_reg|Add0~17_sumout ),
	.datae(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.dataf(!\CPU|PC_reg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[0]~4 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[0]~4 .lut_mask = 64'h00FF050500FFF5F5;
defparam \CPU|PC_reg|next_pc[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N52
dffeas \CPU|PC_reg|PC_DFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[0] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N55
dffeas \CPU|data_addr_reg|data_addr_DFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[0] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N6
cyclonev_lcell_comb \CPU|mem_addr[0]~3 (
// Equation(s):
// \CPU|mem_addr[0]~3_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [0] & ( \CPU|controller|addr_sel~0_combout  ) ) # ( \CPU|data_addr_reg|data_addr_DFF|out [0] & ( !\CPU|controller|addr_sel~0_combout  & ( \CPU|PC_reg|PC_DFF|out [0] ) ) ) # ( 
// !\CPU|data_addr_reg|data_addr_DFF|out [0] & ( !\CPU|controller|addr_sel~0_combout  & ( \CPU|PC_reg|PC_DFF|out [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [0]),
	.datad(gnd),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[0]~3 .extended_lut = "off";
defparam \CPU|mem_addr[0]~3 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \CPU|mem_addr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \read_data[12]~4 (
// Equation(s):
// \read_data[12]~4_combout  = ( \CPU|controller|addr_sel~0_combout  & ( (!\CPU|data_addr_reg|data_addr_DFF|out [8] & (\MEM|mem_rtl_0|auto_generated|ram_block1a12  & !\CPU|controller|Equal32~0_combout )) ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( 
// (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q  & (\MEM|mem_rtl_0|auto_generated|ram_block1a12  & !\CPU|controller|Equal32~0_combout )) ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\CPU|controller|Equal32~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[12]~4 .extended_lut = "off";
defparam \read_data[12]~4 .lut_mask = 64'h0C000C000A000A00;
defparam \read_data[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N58
dffeas \CPU|instruction_reg|instr_reg|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[12]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[12] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N30
cyclonev_lcell_comb \CPU|controller|Equal30~0 (
// Equation(s):
// \CPU|controller|Equal30~0_combout  = ( !\CPU|controller|state [1] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [2] & (\CPU|controller|state [4] & \CPU|controller|state [0]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal30~0 .extended_lut = "off";
defparam \CPU|controller|Equal30~0 .lut_mask = 64'h0002000200000000;
defparam \CPU|controller|Equal30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N15
cyclonev_lcell_comb \CPU|controller|Equal27~0 (
// Equation(s):
// \CPU|controller|Equal27~0_combout  = ( \CPU|controller|Equal25~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|controller|Equal10~0_combout  & \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q 
// ))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|controller|Equal10~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal27~0 .extended_lut = "off";
defparam \CPU|controller|Equal27~0 .lut_mask = 64'h0000000000080008;
defparam \CPU|controller|Equal27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N54
cyclonev_lcell_comb \CPU|controller|WideOr1~0 (
// Equation(s):
// \CPU|controller|WideOr1~0_combout  = ( \CPU|controller|Equal30~0_combout  & ( !\CPU|controller|Equal27~0_combout  & ( (!\CPU|controller|WideNor10~0_combout ) # ((!\CPU|controller|Equal2~0_combout  & ((!\CPU|instruction_reg|instr_reg|out [12]) # 
// (\CPU|instruction_reg|instr_reg|out [11]))) # (\CPU|controller|Equal2~0_combout  & (\CPU|instruction_reg|instr_reg|out [11] & !\CPU|instruction_reg|instr_reg|out [12]))) ) ) ) # ( !\CPU|controller|Equal30~0_combout  & ( !\CPU|controller|Equal27~0_combout  
// & ( (!\CPU|controller|Equal2~0_combout ) # ((!\CPU|controller|WideNor10~0_combout ) # ((\CPU|instruction_reg|instr_reg|out [11] & !\CPU|instruction_reg|instr_reg|out [12]))) ) ) )

	.dataa(!\CPU|controller|Equal2~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [11]),
	.datac(!\CPU|controller|WideNor10~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [12]),
	.datae(!\CPU|controller|Equal30~0_combout ),
	.dataf(!\CPU|controller|Equal27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~0 .extended_lut = "off";
defparam \CPU|controller|WideOr1~0 .lut_mask = 64'hFBFAFBF200000000;
defparam \CPU|controller|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N36
cyclonev_lcell_comb \CPU|controller|Equal7~0 (
// Equation(s):
// \CPU|controller|Equal7~0_combout  = ( \CPU|controller|Equal10~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & (\CPU|instruction_reg|instr_reg|out [13] & \CPU|instruction_reg|instr_reg|out [14])) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datac(!\CPU|instruction_reg|instr_reg|out [13]),
	.datad(!\CPU|instruction_reg|instr_reg|out [14]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal7~0 .extended_lut = "off";
defparam \CPU|controller|Equal7~0 .lut_mask = 64'h00000000000C000C;
defparam \CPU|controller|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N0
cyclonev_lcell_comb \CPU|controller|Equal26~0 (
// Equation(s):
// \CPU|controller|Equal26~0_combout  = ( !\CPU|controller|state [2] & ( \CPU|controller|state [0] & ( (\CPU|controller|state [1] & (\CPU|controller|state [4] & !\CPU|controller|state [3])) ) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [4]),
	.datac(!\CPU|controller|state [3]),
	.datad(gnd),
	.datae(!\CPU|controller|state [2]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal26~0 .extended_lut = "off";
defparam \CPU|controller|Equal26~0 .lut_mask = 64'h0000000010100000;
defparam \CPU|controller|Equal26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N30
cyclonev_lcell_comb \CPU|controller|WideOr1~4 (
// Equation(s):
// \CPU|controller|WideOr1~4_combout  = ( !\CPU|controller|WideOr1~1_combout  & ( (!\CPU|controller|Equal7~0_combout ) # ((!\CPU|controller|Equal25~0_combout  & !\CPU|controller|Equal26~0_combout )) ) )

	.dataa(!\CPU|controller|Equal7~0_combout ),
	.datab(!\CPU|controller|Equal25~0_combout ),
	.datac(!\CPU|controller|Equal26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~4 .extended_lut = "off";
defparam \CPU|controller|WideOr1~4 .lut_mask = 64'hEAEAEAEA00000000;
defparam \CPU|controller|WideOr1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \CPU|controller|WideOr1~2 (
// Equation(s):
// \CPU|controller|WideOr1~2_combout  = ( \CPU|controller|Equal10~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [13] & (\CPU|controller|Equal24~0_combout  & (!\CPU|instruction_reg|instr_reg|out [14] $ 
// (!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q )))) ) ) # ( !\CPU|controller|Equal10~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [14] & (\CPU|controller|Equal24~0_combout  & 
// !\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~2 .extended_lut = "off";
defparam \CPU|controller|WideOr1~2 .lut_mask = 64'h0200020002080208;
defparam \CPU|controller|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N27
cyclonev_lcell_comb \CPU|controller|WideOr1~5 (
// Equation(s):
// \CPU|controller|WideOr1~5_combout  = ( !\CPU|instruction_reg|instr_reg|out [14] & ( (((!\CPU|controller|Equal2~0_combout ) # ((!\CPU|instruction_reg|instr_reg|out [13]) # (\CPU|instruction_reg|instr_reg|out [12]))) # (\CPU|instruction_reg|instr_reg|out 
// [15])) # (\CPU|instruction_reg|instr_reg|out [11]) ) ) # ( \CPU|instruction_reg|instr_reg|out [14] & ( (!\CPU|instruction_reg|instr_reg|out [11]) # (((!\CPU|controller|Equal30~0_combout ) # ((!\CPU|instruction_reg|instr_reg|out [12]) # 
// (\CPU|instruction_reg|instr_reg|out [13]))) # (\CPU|instruction_reg|instr_reg|out [15])) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [11]),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|controller|Equal30~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [13]),
	.datae(!\CPU|instruction_reg|instr_reg|out [14]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [12]),
	.datag(!\CPU|controller|Equal2~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~5 .extended_lut = "on";
defparam \CPU|controller|WideOr1~5 .lut_mask = 64'hFFF7FFFFFFFFFBFF;
defparam \CPU|controller|WideOr1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \CPU|controller|state~17 (
// Equation(s):
// \CPU|controller|state~17_combout  = ( \KEY[1]~input_o  & ( (!\CPU|controller|WideOr1~0_combout ) # ((!\CPU|controller|WideOr1~4_combout ) # ((!\CPU|controller|WideOr1~5_combout ) # (\CPU|controller|WideOr1~2_combout ))) ) )

	.dataa(!\CPU|controller|WideOr1~0_combout ),
	.datab(!\CPU|controller|WideOr1~4_combout ),
	.datac(!\CPU|controller|WideOr1~2_combout ),
	.datad(!\CPU|controller|WideOr1~5_combout ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~17 .extended_lut = "off";
defparam \CPU|controller|state~17 .lut_mask = 64'h00000000FFEFFFEF;
defparam \CPU|controller|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N47
dffeas \CPU|controller|state[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[4] .is_wysiwyg = "true";
defparam \CPU|controller|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \CPU|controller|nsel[1]~0 (
// Equation(s):
// \CPU|controller|nsel[1]~0_combout  = ( \CPU|controller|state [0] & ( (\CPU|controller|state [2] & (\CPU|controller|state [4] & (!\CPU|controller|state [1] & !\CPU|controller|state [3]))) ) ) # ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [4] & 
// (\CPU|controller|state [1] & !\CPU|controller|state [3])) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [4]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [3]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|nsel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|nsel[1]~0 .extended_lut = "off";
defparam \CPU|controller|nsel[1]~0 .lut_mask = 64'h0C000C0010001000;
defparam \CPU|controller|nsel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N13
dffeas \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \CPU|decode|Mux2~0 (
// Equation(s):
// \CPU|decode|Mux2~0_combout  = ( \CPU|controller|state [3] & ( \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( (\CPU|instruction_reg|instr_reg|out [0]) # (\CPU|controller|nsel[1]~0_combout ) ) ) ) # ( !\CPU|controller|state [3] & ( 
// \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( ((!\CPU|controller|nsel[0]~1_combout  & (\CPU|instruction_reg|instr_reg|out [0])) # (\CPU|controller|nsel[0]~1_combout  & ((\CPU|instruction_reg|instr_reg|out [5])))) # 
// (\CPU|controller|nsel[1]~0_combout ) ) ) ) # ( \CPU|controller|state [3] & ( !\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( (!\CPU|controller|nsel[1]~0_combout  & \CPU|instruction_reg|instr_reg|out [0]) ) ) ) # ( !\CPU|controller|state [3] & ( 
// !\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( (!\CPU|controller|nsel[1]~0_combout  & ((!\CPU|controller|nsel[0]~1_combout  & (\CPU|instruction_reg|instr_reg|out [0])) # (\CPU|controller|nsel[0]~1_combout  & ((\CPU|instruction_reg|instr_reg|out 
// [5]))))) ) ) )

	.dataa(!\CPU|controller|nsel[1]~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [0]),
	.datac(!\CPU|controller|nsel[0]~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [5]),
	.datae(!\CPU|controller|state [3]),
	.dataf(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Mux2~0 .extended_lut = "off";
defparam \CPU|decode|Mux2~0 .lut_mask = 64'h202A2222757F7777;
defparam \CPU|decode|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux7~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux7~0_combout  = (!\CPU|decode|Mux2~0_combout  & \CPU|decode|Mux1~0_combout )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(gnd),
	.datac(!\CPU|decode|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux7~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux7~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \CPU|DP|REGFILE|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \CPU|DP|Mux7~0 (
// Equation(s):
// \CPU|DP|Mux7~0_combout  = ( \CPU|controller|vsel[1]~1_combout  & ( \read_data[8]~8_combout  & ( (\CPU|instruction_reg|instr_reg|out [7]) # (\CPU|controller|vsel[0]~0_combout ) ) ) ) # ( !\CPU|controller|vsel[1]~1_combout  & ( \read_data[8]~8_combout  & ( 
// (!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|CDFF|out [8]))) # (\CPU|controller|vsel[0]~0_combout  & (\CPU|PC_reg|PC_DFF|out [8])) ) ) ) # ( \CPU|controller|vsel[1]~1_combout  & ( !\read_data[8]~8_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & 
// \CPU|instruction_reg|instr_reg|out [7]) ) ) ) # ( !\CPU|controller|vsel[1]~1_combout  & ( !\read_data[8]~8_combout  & ( (!\CPU|controller|vsel[0]~0_combout  & ((\CPU|DP|CDFF|out [8]))) # (\CPU|controller|vsel[0]~0_combout  & (\CPU|PC_reg|PC_DFF|out [8])) 
// ) ) )

	.dataa(!\CPU|controller|vsel[0]~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\CPU|DP|CDFF|out [8]),
	.datae(!\CPU|controller|vsel[1]~1_combout ),
	.dataf(!\read_data[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux7~0 .extended_lut = "off";
defparam \CPU|DP|Mux7~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \CPU|DP|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N46
dffeas \CPU|DP|REGFILE|R2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N55
dffeas \CPU|DP|REGFILE|R0[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N23
dffeas \CPU|DP|REGFILE|R1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N41
dffeas \CPU|DP|REGFILE|R3[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux7~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux7~2_combout  = ( \CPU|DP|REGFILE|R3 [8] & ( (!\CPU|decode|Mux2~0_combout  & (!\CPU|decode|Mux1~0_combout  & (\CPU|DP|REGFILE|R0 [8]))) # (\CPU|decode|Mux2~0_combout  & (((\CPU|DP|REGFILE|R1 [8])) # (\CPU|decode|Mux1~0_combout ))) ) ) # 
// ( !\CPU|DP|REGFILE|R3 [8] & ( (!\CPU|decode|Mux1~0_combout  & ((!\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R0 [8])) # (\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R1 [8]))))) ) )

	.dataa(!\CPU|decode|Mux2~0_combout ),
	.datab(!\CPU|decode|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0 [8]),
	.datad(!\CPU|DP|REGFILE|R1 [8]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R3 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux7~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux7~2 .lut_mask = 64'h084C084C195D195D;
defparam \CPU|DP|REGFILE|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|R5[8]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R5[8]~feeder_combout  = \CPU|DP|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R5[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[8]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R5[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|DP|REGFILE|R5[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N5
dffeas \CPU|DP|REGFILE|R5[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R5[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N32
dffeas \CPU|DP|REGFILE|R4[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N41
dffeas \CPU|DP|REGFILE|R6[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N56
dffeas \CPU|DP|REGFILE|R7[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux7~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux7~1_combout  = ( \CPU|DP|REGFILE|R7 [8] & ( \CPU|decode|Mux1~0_combout  & ( (\CPU|DP|REGFILE|R6 [8]) # (\CPU|decode|Mux2~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R7 [8] & ( \CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & 
// \CPU|DP|REGFILE|R6 [8]) ) ) ) # ( \CPU|DP|REGFILE|R7 [8] & ( !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R4 [8]))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R5 [8])) ) ) ) # ( !\CPU|DP|REGFILE|R7 [8] & ( 
// !\CPU|decode|Mux1~0_combout  & ( (!\CPU|decode|Mux2~0_combout  & ((\CPU|DP|REGFILE|R4 [8]))) # (\CPU|decode|Mux2~0_combout  & (\CPU|DP|REGFILE|R5 [8])) ) ) )

	.dataa(!\CPU|DP|REGFILE|R5 [8]),
	.datab(!\CPU|DP|REGFILE|R4 [8]),
	.datac(!\CPU|decode|Mux2~0_combout ),
	.datad(!\CPU|DP|REGFILE|R6 [8]),
	.datae(!\CPU|DP|REGFILE|R7 [8]),
	.dataf(!\CPU|decode|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux7~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux7~1 .lut_mask = 64'h3535353500F00FFF;
defparam \CPU|DP|REGFILE|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux7~3 (
// Equation(s):
// \CPU|DP|REGFILE|Mux7~3_combout  = ( \CPU|DP|REGFILE|Mux7~1_combout  & ( (((\CPU|DP|REGFILE|Mux7~0_combout  & \CPU|DP|REGFILE|R2 [8])) # (\CPU|decode|Mux0~0_combout )) # (\CPU|DP|REGFILE|Mux7~2_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux7~1_combout  & ( 
// (!\CPU|decode|Mux0~0_combout  & (((\CPU|DP|REGFILE|Mux7~0_combout  & \CPU|DP|REGFILE|R2 [8])) # (\CPU|DP|REGFILE|Mux7~2_combout ))) ) )

	.dataa(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datab(!\CPU|DP|REGFILE|R2 [8]),
	.datac(!\CPU|DP|REGFILE|Mux7~2_combout ),
	.datad(!\CPU|decode|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux7~3 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux7~3 .lut_mask = 64'h1F001F001FFF1FFF;
defparam \CPU|DP|REGFILE|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N47
dffeas \CPU|DP|ADFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|ADFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|ADFF|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|ADFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N24
cyclonev_lcell_comb \CPU|DP|alu|out[8]~13 (
// Equation(s):
// \CPU|DP|alu|out[8]~13_combout  = ( !\CPU|DP|alu|out[1]~2_combout  & ( (((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|Add0~49_sumout )) # (\CPU|DP|alu|out[1]~1_combout  & ((\CPU|DP|alu|Add3~53_sumout ))))) ) ) # ( \CPU|DP|alu|out[1]~2_combout  & ( 
// (!\CPU|DP|Bin[8]~14_combout  & ((((!\CPU|DP|alu|out[1]~1_combout ))))) # (\CPU|DP|Bin[8]~14_combout  & (\CPU|DP|ADFF|out [8] & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|alu|out[1]~1_combout )))) ) )

	.dataa(!\CPU|DP|ADFF|out [8]),
	.datab(!\CPU|DP|Bin[8]~14_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|out[1]~1_combout ),
	.datae(!\CPU|DP|alu|out[1]~2_combout ),
	.dataf(!\CPU|DP|alu|Add3~53_sumout ),
	.datag(!\CPU|DP|alu|Add0~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[8]~13 .extended_lut = "on";
defparam \CPU|DP|alu|out[8]~13 .lut_mask = 64'h0F00CC100FFFCC10;
defparam \CPU|DP|alu|out[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N26
dffeas \CPU|DP|CDFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[8]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N17
dffeas \CPU|data_addr_reg|data_addr_DFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[8] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \read_data[15]~0 (
// Equation(s):
// \read_data[15]~0_combout  = ( \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q  & ( (\CPU|controller|addr_sel~0_combout  & (!\CPU|controller|Equal32~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8] & \MEM|mem_rtl_0|auto_generated|ram_block1a15 ))) ) ) # ( 
// !\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q  & ( (!\CPU|controller|Equal32~0_combout  & (\MEM|mem_rtl_0|auto_generated|ram_block1a15  & ((!\CPU|controller|addr_sel~0_combout ) # (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|controller|Equal32~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\MEM|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[15]~0 .extended_lut = "off";
defparam \read_data[15]~0 .lut_mask = 64'h00C8004000C80040;
defparam \read_data[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N50
dffeas \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N39
cyclonev_lcell_comb \CPU|controller|Equal12~0 (
// Equation(s):
// \CPU|controller|Equal12~0_combout  = ( !\CPU|instruction_reg|instr_reg|out [11] & ( (!\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & \CPU|instruction_reg|instr_reg|out [14])) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datad(!\CPU|instruction_reg|instr_reg|out [14]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal12~0 .extended_lut = "off";
defparam \CPU|controller|Equal12~0 .lut_mask = 64'h00A000A000000000;
defparam \CPU|controller|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \CPU|controller|WideOr1~3 (
// Equation(s):
// \CPU|controller|WideOr1~3_combout  = ( !\CPU|controller|Equal27~0_combout  & ( (!\CPU|controller|Equal12~0_combout ) # ((!\CPU|instruction_reg|instr_reg|out [12] & (!\CPU|controller|Equal2~0_combout )) # (\CPU|instruction_reg|instr_reg|out [12] & 
// ((!\CPU|controller|Equal30~0_combout )))) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [12]),
	.datac(!\CPU|controller|Equal2~0_combout ),
	.datad(!\CPU|controller|Equal30~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~3 .extended_lut = "off";
defparam \CPU|controller|WideOr1~3 .lut_mask = 64'hFBEAFBEA00000000;
defparam \CPU|controller|WideOr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N21
cyclonev_lcell_comb \CPU|controller|Equal16~0 (
// Equation(s):
// \CPU|controller|Equal16~0_combout  = ( !\CPU|controller|state [4] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [2] & (\CPU|controller|state [1] & \CPU|controller|state [0]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal16~0 .extended_lut = "off";
defparam \CPU|controller|Equal16~0 .lut_mask = 64'h0008000800000000;
defparam \CPU|controller|Equal16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \CPU|controller|Equal17~0 (
// Equation(s):
// \CPU|controller|Equal17~0_combout  = ( \CPU|controller|Equal16~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|controller|Equal10~0_combout  & \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q 
// ))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|controller|Equal10~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal17~0 .extended_lut = "off";
defparam \CPU|controller|Equal17~0 .lut_mask = 64'h0000000000040004;
defparam \CPU|controller|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N30
cyclonev_lcell_comb \CPU|controller|WideNor1 (
// Equation(s):
// \CPU|controller|WideNor1~combout  = ( !\CPU|controller|state [2] & ( !\CPU|controller|state [4] & ( (\CPU|controller|state [0] & (\CPU|controller|state [1] & \CPU|controller|state [3])) ) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [3]),
	.datad(gnd),
	.datae(!\CPU|controller|state [2]),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideNor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideNor1 .extended_lut = "off";
defparam \CPU|controller|WideNor1 .lut_mask = 64'h0101000000000000;
defparam \CPU|controller|WideNor1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N9
cyclonev_lcell_comb \CPU|controller|Equal2~2 (
// Equation(s):
// \CPU|controller|Equal2~2_combout  = ( !\CPU|controller|state [4] & ( \CPU|controller|state [0] & ( (!\CPU|controller|state [2] & !\CPU|controller|state [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [3]),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal2~2 .extended_lut = "off";
defparam \CPU|controller|Equal2~2 .lut_mask = 64'h00000000F0000000;
defparam \CPU|controller|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N12
cyclonev_lcell_comb \CPU|controller|Equal4~0 (
// Equation(s):
// \CPU|controller|Equal4~0_combout  = ( \CPU|instruction_reg|instr_reg|out [13] & ( \CPU|controller|Equal2~2_combout  & ( (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & !\CPU|instruction_reg|instr_reg|out [14]) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(gnd),
	.datae(!\CPU|instruction_reg|instr_reg|out [13]),
	.dataf(!\CPU|controller|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal4~0 .extended_lut = "off";
defparam \CPU|controller|Equal4~0 .lut_mask = 64'h0000000000005050;
defparam \CPU|controller|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N21
cyclonev_lcell_comb \CPU|controller|state~14 (
// Equation(s):
// \CPU|controller|state~14_combout  = ( \CPU|controller|Equal4~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [11] & \CPU|controller|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~14 .extended_lut = "off";
defparam \CPU|controller|state~14 .lut_mask = 64'h00000000000F000F;
defparam \CPU|controller|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N39
cyclonev_lcell_comb \CPU|controller|Equal0~0 (
// Equation(s):
// \CPU|controller|Equal0~0_combout  = ( !\CPU|controller|state [4] & ( !\CPU|controller|state [0] & ( (\CPU|controller|state [2] & (\CPU|controller|state [1] & \CPU|controller|state [3])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [3]),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal0~0 .extended_lut = "off";
defparam \CPU|controller|Equal0~0 .lut_mask = 64'h0003000000000000;
defparam \CPU|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \CPU|controller|state~4 (
// Equation(s):
// \CPU|controller|state~4_combout  = ( \CPU|instruction_reg|instr_reg|out [14] & ( \CPU|controller|Equal0~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [13] & (\CPU|controller|Equal10~0_combout  & \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q )) ) 
// ) ) # ( \CPU|instruction_reg|instr_reg|out [14] & ( !\CPU|controller|Equal0~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [13] & (\CPU|controller|Equal10~0_combout  & (\CPU|controller|Equal2~0_combout  & 
// \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|controller|Equal10~0_combout ),
	.datac(!\CPU|controller|Equal2~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datae(!\CPU|instruction_reg|instr_reg|out [14]),
	.dataf(!\CPU|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~4 .extended_lut = "off";
defparam \CPU|controller|state~4 .lut_mask = 64'h0000000100000011;
defparam \CPU|controller|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \CPU|controller|state~15 (
// Equation(s):
// \CPU|controller|state~15_combout  = ( !\CPU|controller|state~4_combout  & ( (\CPU|controller|WideOr1~3_combout  & (!\CPU|controller|Equal17~0_combout  & (!\CPU|controller|WideNor1~combout  & !\CPU|controller|state~14_combout ))) ) )

	.dataa(!\CPU|controller|WideOr1~3_combout ),
	.datab(!\CPU|controller|Equal17~0_combout ),
	.datac(!\CPU|controller|WideNor1~combout ),
	.datad(!\CPU|controller|state~14_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~15 .extended_lut = "off";
defparam \CPU|controller|state~15 .lut_mask = 64'h4000400000000000;
defparam \CPU|controller|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N54
cyclonev_lcell_comb \CPU|controller|state~7 (
// Equation(s):
// \CPU|controller|state~7_combout  = ( !\CPU|instruction_reg|instr_reg|out [13] & ( \CPU|instruction_reg|instr_reg|out [12] & ( (!\CPU|instruction_reg|instr_reg|out [11] & (\CPU|instruction_reg|instr_reg|out [15] & (\CPU|instruction_reg|instr_reg|out [14] & 
// \CPU|controller|Equal2~0_combout ))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [13] & ( !\CPU|instruction_reg|instr_reg|out [12] & ( (!\CPU|instruction_reg|instr_reg|out [11] & (\CPU|controller|Equal2~0_combout  & (!\CPU|instruction_reg|instr_reg|out 
// [15] $ (!\CPU|instruction_reg|instr_reg|out [14])))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [13] & ( !\CPU|instruction_reg|instr_reg|out [12] & ( (!\CPU|instruction_reg|instr_reg|out [11] & (\CPU|instruction_reg|instr_reg|out [15] & 
// (!\CPU|instruction_reg|instr_reg|out [14] & \CPU|controller|Equal2~0_combout ))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [11]),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(!\CPU|controller|Equal2~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [13]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~7 .extended_lut = "off";
defparam \CPU|controller|state~7 .lut_mask = 64'h0020002800020000;
defparam \CPU|controller|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \CPU|controller|state~8 (
// Equation(s):
// \CPU|controller|state~8_combout  = ( \CPU|controller|Equal4~0_combout  & ( (!\CPU|controller|state~7_combout  & ((!\CPU|instruction_reg|instr_reg|out [11] $ (\CPU|instruction_reg|instr_reg|out [12])) # (\CPU|controller|state [1]))) ) ) # ( 
// !\CPU|controller|Equal4~0_combout  & ( !\CPU|controller|state~7_combout  ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [11]),
	.datab(!\CPU|instruction_reg|instr_reg|out [12]),
	.datac(!\CPU|controller|state~7_combout ),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~8 .extended_lut = "off";
defparam \CPU|controller|state~8 .lut_mask = 64'hF0F0F0F090F090F0;
defparam \CPU|controller|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \CPU|controller|state~16 (
// Equation(s):
// \CPU|controller|state~16_combout  = ( \CPU|controller|state~8_combout  & ( (!\CPU|controller|WideOr1~1_combout  & (\KEY[1]~input_o  & (\CPU|controller|state~15_combout  & !\CPU|controller|WideOr1~2_combout ))) ) )

	.dataa(!\CPU|controller|WideOr1~1_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|state~15_combout ),
	.datad(!\CPU|controller|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~16 .extended_lut = "off";
defparam \CPU|controller|state~16 .lut_mask = 64'h0000000002000200;
defparam \CPU|controller|state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N14
dffeas \CPU|controller|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[0] .is_wysiwyg = "true";
defparam \CPU|controller|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \CPU|controller|Equal32~0 (
// Equation(s):
// \CPU|controller|Equal32~0_combout  = ( \CPU|controller|state [4] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [1] & (!\CPU|controller|state [0] & !\CPU|controller|state [2]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [2]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal32~0 .extended_lut = "off";
defparam \CPU|controller|Equal32~0 .lut_mask = 64'h0000000020002000;
defparam \CPU|controller|Equal32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \read_data[13]~1 (
// Equation(s):
// \read_data[13]~1_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|controller|Equal32~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[13]~1 .extended_lut = "off";
defparam \read_data[13]~1 .lut_mask = 64'h00000000C840C840;
defparam \read_data[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N7
dffeas \CPU|instruction_reg|instr_reg|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[13] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N18
cyclonev_lcell_comb \CPU|controller|Equal21~0 (
// Equation(s):
// \CPU|controller|Equal21~0_combout  = ( \CPU|controller|state [4] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [2] & (!\CPU|controller|state [1] & !\CPU|controller|state [0]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal21~0 .extended_lut = "off";
defparam \CPU|controller|Equal21~0 .lut_mask = 64'h0000000020002000;
defparam \CPU|controller|Equal21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N54
cyclonev_lcell_comb \CPU|controller|state~2 (
// Equation(s):
// \CPU|controller|state~2_combout  = ( \CPU|controller|Equal16~0_combout  & ( \CPU|controller|Equal10~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [13] & ((!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q 
//  & \CPU|controller|Equal21~0_combout )) # (\CPU|instruction_reg|instr_reg|out [14] & ((\CPU|controller|Equal21~0_combout ) # (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ))))) ) ) ) # ( !\CPU|controller|Equal16~0_combout  & ( 
// \CPU|controller|Equal10~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [13] & (\CPU|controller|Equal21~0_combout  & (!\CPU|instruction_reg|instr_reg|out [14] $ (!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q )))) ) ) ) # ( 
// \CPU|controller|Equal16~0_combout  & ( !\CPU|controller|Equal10~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [14] & (!\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & \CPU|controller|Equal21~0_combout 
// ))) ) ) ) # ( !\CPU|controller|Equal16~0_combout  & ( !\CPU|controller|Equal10~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [14] & (!\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & 
// \CPU|controller|Equal21~0_combout ))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|instruction_reg|instr_reg|out [13]),
	.datac(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datad(!\CPU|controller|Equal21~0_combout ),
	.datae(!\CPU|controller|Equal16~0_combout ),
	.dataf(!\CPU|controller|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~2 .extended_lut = "off";
defparam \CPU|controller|state~2 .lut_mask = 64'h004000400048044C;
defparam \CPU|controller|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \CPU|controller|WideOr5~0 (
// Equation(s):
// \CPU|controller|WideOr5~0_combout  = ( \CPU|controller|Equal32~1_combout  & ( (\CPU|controller|Equal10~0_combout  & ((!\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q 
// )) # (\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [14] & !\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q )))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|controller|Equal10~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr5~0 .extended_lut = "off";
defparam \CPU|controller|WideOr5~0 .lut_mask = 64'h0000000001080108;
defparam \CPU|controller|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N24
cyclonev_lcell_comb \CPU|controller|state~3 (
// Equation(s):
// \CPU|controller|state~3_combout  = ( \CPU|controller|state [2] & ( !\CPU|controller|state [4] & ( (!\CPU|controller|state [0] & (!\CPU|controller|state [1] & \CPU|controller|state [3])) ) ) ) # ( !\CPU|controller|state [2] & ( !\CPU|controller|state [4] & 
// ( (\CPU|controller|state [0] & (\CPU|controller|state [1] & \CPU|controller|state [3])) ) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [3]),
	.datad(gnd),
	.datae(!\CPU|controller|state [2]),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~3 .extended_lut = "off";
defparam \CPU|controller|state~3 .lut_mask = 64'h0101080800000000;
defparam \CPU|controller|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N27
cyclonev_lcell_comb \CPU|controller|Equal2~1 (
// Equation(s):
// \CPU|controller|Equal2~1_combout  = ( !\CPU|instruction_reg|instr_reg|out [13] & ( (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & \CPU|instruction_reg|instr_reg|out [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datad(!\CPU|instruction_reg|instr_reg|out [14]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal2~1 .extended_lut = "off";
defparam \CPU|controller|Equal2~1 .lut_mask = 64'h000F000F00000000;
defparam \CPU|controller|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N33
cyclonev_lcell_comb \CPU|controller|WideOr5~1 (
// Equation(s):
// \CPU|controller|WideOr5~1_combout  = ( !\CPU|controller|state~4_combout  & ( (!\CPU|controller|Equal2~0_combout ) # (((!\CPU|instruction_reg|instr_reg|out [12]) # (!\CPU|controller|Equal2~1_combout )) # (\CPU|instruction_reg|instr_reg|out [11])) ) )

	.dataa(!\CPU|controller|Equal2~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [11]),
	.datac(!\CPU|instruction_reg|instr_reg|out [12]),
	.datad(!\CPU|controller|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr5~1 .extended_lut = "off";
defparam \CPU|controller|WideOr5~1 .lut_mask = 64'hFFFBFFFB00000000;
defparam \CPU|controller|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \CPU|controller|WideOr5~2 (
// Equation(s):
// \CPU|controller|WideOr5~2_combout  = ( \CPU|controller|WideOr5~1_combout  & ( (!\CPU|controller|WideOr5~0_combout  & (!\CPU|controller|state~3_combout  & ((!\CPU|controller|Equal24~0_combout ) # (!\CPU|controller|WideNor10~0_combout )))) ) )

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(!\CPU|controller|WideOr5~0_combout ),
	.datac(!\CPU|controller|state~3_combout ),
	.datad(!\CPU|controller|WideNor10~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr5~2 .extended_lut = "off";
defparam \CPU|controller|WideOr5~2 .lut_mask = 64'h00000000C080C080;
defparam \CPU|controller|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \CPU|controller|state~1 (
// Equation(s):
// \CPU|controller|state~1_combout  = ( \CPU|controller|state~0_combout  & ( \CPU|controller|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|controller|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~1 .extended_lut = "off";
defparam \CPU|controller|state~1 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU|controller|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \CPU|controller|state~5 (
// Equation(s):
// \CPU|controller|state~5_combout  = ( \CPU|controller|state~1_combout  & ( (\KEY[1]~input_o  & (((!\CPU|controller|WideOr5~2_combout ) # (!\CPU|controller|WideOr1~5_combout )) # (\CPU|controller|state~2_combout ))) ) ) # ( !\CPU|controller|state~1_combout  
// & ( \KEY[1]~input_o  ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\CPU|controller|state~2_combout ),
	.datac(!\CPU|controller|WideOr5~2_combout ),
	.datad(!\CPU|controller|WideOr1~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~5 .extended_lut = "off";
defparam \CPU|controller|state~5 .lut_mask = 64'h5555555555515551;
defparam \CPU|controller|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N56
dffeas \CPU|controller|state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[2] .is_wysiwyg = "true";
defparam \CPU|controller|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \CPU|controller|Equal24~0 (
// Equation(s):
// \CPU|controller|Equal24~0_combout  = ( \CPU|controller|state [0] & ( (\CPU|controller|state [2] & (\CPU|controller|state [1] & (!\CPU|controller|state [4] & !\CPU|controller|state [3]))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [3]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal24~0 .extended_lut = "off";
defparam \CPU|controller|Equal24~0 .lut_mask = 64'h0000000010001000;
defparam \CPU|controller|Equal24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N3
cyclonev_lcell_comb \CPU|controller|loadc~0 (
// Equation(s):
// \CPU|controller|loadc~0_combout  = ( \CPU|controller|state [2] & ( !\CPU|controller|state [4] & ( (!\CPU|controller|state [0] & (!\CPU|controller|state [1] & !\CPU|controller|state [3])) ) ) ) # ( !\CPU|controller|state [2] & ( !\CPU|controller|state [4] 
// & ( (\CPU|controller|state [3] & (!\CPU|controller|state [0] $ (!\CPU|controller|state [1]))) ) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(gnd),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [3]),
	.datae(!\CPU|controller|state [2]),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|loadc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|loadc~0 .extended_lut = "off";
defparam \CPU|controller|loadc~0 .lut_mask = 64'h005AA00000000000;
defparam \CPU|controller|loadc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N3
cyclonev_lcell_comb \CPU|controller|state~0 (
// Equation(s):
// \CPU|controller|state~0_combout  = ( !\CPU|controller|Equal17~0_combout  & ( (!\CPU|controller|loadc~0_combout  & ((!\CPU|controller|Equal24~0_combout ) # (!\CPU|controller|Equal2~1_combout ))) ) )

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|controller|Equal2~1_combout ),
	.datad(!\CPU|controller|loadc~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~0 .extended_lut = "off";
defparam \CPU|controller|state~0 .lut_mask = 64'hFA00FA0000000000;
defparam \CPU|controller|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N51
cyclonev_lcell_comb \CPU|controller|state~18 (
// Equation(s):
// \CPU|controller|state~18_combout  = ( !\CPU|controller|state~3_combout  & ( (!\CPU|controller|Equal4~0_combout ) # ((!\CPU|controller|state [1]) # (!\CPU|instruction_reg|instr_reg|out [11] $ (\CPU|instruction_reg|instr_reg|out [12]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [11]),
	.datab(!\CPU|instruction_reg|instr_reg|out [12]),
	.datac(!\CPU|controller|Equal4~0_combout ),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~18 .extended_lut = "off";
defparam \CPU|controller|state~18 .lut_mask = 64'hFFF9FFF900000000;
defparam \CPU|controller|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N45
cyclonev_lcell_comb \CPU|controller|state~9 (
// Equation(s):
// \CPU|controller|state~9_combout  = ( \CPU|controller|Equal7~0_combout  & ( \CPU|controller|state [2] & ( (\CPU|controller|state [3] & (!\CPU|controller|state [4] & (!\CPU|controller|state [1] & \CPU|controller|state [0]))) ) ) ) # ( 
// !\CPU|controller|Equal7~0_combout  & ( \CPU|controller|state [2] & ( (\CPU|controller|state [3] & (!\CPU|controller|state [4] & (!\CPU|controller|state [1] & \CPU|controller|state [0]))) ) ) ) # ( \CPU|controller|Equal7~0_combout  & ( 
// !\CPU|controller|state [2] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [4] & (\CPU|controller|state [1] & \CPU|controller|state [0]))) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [4]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [0]),
	.datae(!\CPU|controller|Equal7~0_combout ),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~9 .extended_lut = "off";
defparam \CPU|controller|state~9 .lut_mask = 64'h0000000200400040;
defparam \CPU|controller|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \CPU|controller|state~19 (
// Equation(s):
// \CPU|controller|state~19_combout  = ( !\CPU|controller|WideOr1~1_combout  & ( !\CPU|controller|state~9_combout  & ( (\CPU|controller|state~0_combout  & (\KEY[1]~input_o  & (\CPU|controller|state~18_combout  & \CPU|controller|WideOr1~0_combout ))) ) ) )

	.dataa(!\CPU|controller|state~0_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|state~18_combout ),
	.datad(!\CPU|controller|WideOr1~0_combout ),
	.datae(!\CPU|controller|WideOr1~1_combout ),
	.dataf(!\CPU|controller|state~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~19 .extended_lut = "off";
defparam \CPU|controller|state~19 .lut_mask = 64'h0001000000000000;
defparam \CPU|controller|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N32
dffeas \CPU|controller|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[1] .is_wysiwyg = "true";
defparam \CPU|controller|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N15
cyclonev_lcell_comb \CPU|PC_reg|PC_DFF|out[8]~0 (
// Equation(s):
// \CPU|PC_reg|PC_DFF|out[8]~0_combout  = ( \CPU|controller|state [4] & ( \CPU|controller|state [3] ) ) # ( \CPU|controller|state [4] & ( !\CPU|controller|state [3] & ( (\CPU|controller|state [1] & \CPU|controller|state [2]) ) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(gnd),
	.datac(!\CPU|controller|state [2]),
	.datad(gnd),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8]~0 .extended_lut = "off";
defparam \CPU|PC_reg|PC_DFF|out[8]~0 .lut_mask = 64'h000005050000FFFF;
defparam \CPU|PC_reg|PC_DFF|out[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N24
cyclonev_lcell_comb \CPU|PC_reg|Add0~13 (
// Equation(s):
// \CPU|PC_reg|Add0~13_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~13 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \CPU|PC_reg|Add1~13 (
// Equation(s):
// \CPU|PC_reg|Add1~13_sumout  = SUM(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # 
// (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|CDFF|out [8]))))) ) + ( \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q  ) + ( \CPU|PC_reg|Add1~10  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\CPU|DP|CDFF|out [8]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~13 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~13 .lut_mask = 64'h0000FF0000000E1F;
defparam \CPU|PC_reg|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N33
cyclonev_lcell_comb \CPU|PC_reg|next_pc[8]~3 (
// Equation(s):
// \CPU|PC_reg|next_pc[8]~3_combout  = ( \CPU|PC_reg|Add1~13_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~13_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & ((!\CPU|controller|Equal12~0_combout ) # ((\CPU|DP|CDFF|out [8])))) 
// ) ) # ( !\CPU|PC_reg|Add1~13_sumout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (((\CPU|PC_reg|Add0~13_sumout )))) # (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & (\CPU|controller|Equal12~0_combout  & (\CPU|DP|CDFF|out [8]))) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|DP|CDFF|out [8]),
	.datad(!\CPU|PC_reg|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[8]~3 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[8]~3 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \CPU|PC_reg|next_pc[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N35
dffeas \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \read_data[11]~3 (
// Equation(s):
// \read_data[11]~3_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & 
// ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|controller|Equal32~0_combout ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[11]~3 .extended_lut = "off";
defparam \read_data[11]~3 .lut_mask = 64'h00000000D800D800;
defparam \read_data[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N19
dffeas \CPU|instruction_reg|instr_reg|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[11]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[11] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N30
cyclonev_lcell_comb \CPU|controller|Equal10~0 (
// Equation(s):
// \CPU|controller|Equal10~0_combout  = ( !\CPU|instruction_reg|instr_reg|out [12] & ( !\CPU|instruction_reg|instr_reg|out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal10~0 .extended_lut = "off";
defparam \CPU|controller|Equal10~0 .lut_mask = 64'hFF00FF0000000000;
defparam \CPU|controller|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N39
cyclonev_lcell_comb \CPU|controller|WideOr1~1 (
// Equation(s):
// \CPU|controller|WideOr1~1_combout  = ( \CPU|controller|Equal14~0_combout  & ( (\CPU|controller|Equal10~0_combout  & ((!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & (\CPU|instruction_reg|instr_reg|out [14] & \CPU|instruction_reg|instr_reg|out 
// [13])) # (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & (!\CPU|instruction_reg|instr_reg|out [14] & !\CPU|instruction_reg|instr_reg|out [13])))) ) )

	.dataa(!\CPU|controller|Equal10~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(!\CPU|instruction_reg|instr_reg|out [13]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~1 .extended_lut = "off";
defparam \CPU|controller|WideOr1~1 .lut_mask = 64'h0000000010041004;
defparam \CPU|controller|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \CPU|controller|state~6 (
// Equation(s):
// \CPU|controller|state~6_combout  = ( \CPU|controller|state~1_combout  & ( (!\CPU|controller|state~2_combout  & \CPU|controller|WideOr1~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|state~2_combout ),
	.datad(!\CPU|controller|WideOr1~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~6 .extended_lut = "off";
defparam \CPU|controller|state~6 .lut_mask = 64'h0000000000F000F0;
defparam \CPU|controller|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N21
cyclonev_lcell_comb \CPU|controller|state~10 (
// Equation(s):
// \CPU|controller|state~10_combout  = ( \CPU|controller|state [0] & ( \CPU|instruction_reg|instr_reg|out [14] & ( (!\CPU|controller|state [1] & (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & !\CPU|instruction_reg|instr_reg|out [13])) ) ) ) # ( 
// !\CPU|controller|state [0] & ( \CPU|instruction_reg|instr_reg|out [14] & ( (\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  & !\CPU|instruction_reg|instr_reg|out [13]) ) ) ) # ( \CPU|controller|state [0] & ( !\CPU|instruction_reg|instr_reg|out [14] & 
// ( (!\CPU|controller|state [1] & \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ) ) ) ) # ( !\CPU|controller|state [0] & ( !\CPU|instruction_reg|instr_reg|out [14] & ( \CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q  ) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|instruction_reg|instr_reg|out[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [13]),
	.datae(!\CPU|controller|state [0]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~10 .extended_lut = "off";
defparam \CPU|controller|state~10 .lut_mask = 64'h3333222233002200;
defparam \CPU|controller|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N24
cyclonev_lcell_comb \CPU|controller|state~20 (
// Equation(s):
// \CPU|controller|state~20_combout  = ( \CPU|instruction_reg|instr_reg|out [13] & ( \CPU|instruction_reg|instr_reg|out [11] & ( ((\CPU|controller|state [0] & ((\CPU|instruction_reg|instr_reg|out [12]) # (\CPU|instruction_reg|instr_reg|out [14])))) # 
// (\CPU|controller|state [1]) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [13] & ( !\CPU|instruction_reg|instr_reg|out [11] & ( ((\CPU|instruction_reg|instr_reg|out [14] & \CPU|controller|state [0])) # (\CPU|controller|state [1]) ) ) ) # ( 
// !\CPU|instruction_reg|instr_reg|out [13] & ( !\CPU|instruction_reg|instr_reg|out [11] & ( (\CPU|controller|state [0] & (!\CPU|instruction_reg|instr_reg|out [12] & ((\CPU|instruction_reg|instr_reg|out [14]) # (\CPU|controller|state [1])))) ) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|instruction_reg|instr_reg|out [12]),
	.datae(!\CPU|instruction_reg|instr_reg|out [13]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~20 .extended_lut = "off";
defparam \CPU|controller|state~20 .lut_mask = 64'h070057570000575F;
defparam \CPU|controller|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N0
cyclonev_lcell_comb \CPU|controller|state~11 (
// Equation(s):
// \CPU|controller|state~11_combout  = ( \CPU|controller|state~20_combout  & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [2] & (\CPU|controller|state~10_combout  & !\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state~10_combout ),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~11 .extended_lut = "off";
defparam \CPU|controller|state~11 .lut_mask = 64'h0000000008000800;
defparam \CPU|controller|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N33
cyclonev_lcell_comb \CPU|controller|state~12 (
// Equation(s):
// \CPU|controller|state~12_combout  = (!\CPU|controller|state~9_combout  & (!\CPU|controller|state~11_combout  & ((!\CPU|controller|Equal7~0_combout ) # (!\CPU|controller|Equal25~0_combout ))))

	.dataa(!\CPU|controller|Equal7~0_combout ),
	.datab(!\CPU|controller|Equal25~0_combout ),
	.datac(!\CPU|controller|state~9_combout ),
	.datad(!\CPU|controller|state~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~12 .extended_lut = "off";
defparam \CPU|controller|state~12 .lut_mask = 64'hE000E000E000E000;
defparam \CPU|controller|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \CPU|controller|state~13 (
// Equation(s):
// \CPU|controller|state~13_combout  = ( \CPU|controller|state~12_combout  & ( \KEY[1]~input_o  & ( (!\CPU|controller|WideOr1~1_combout  & (\CPU|controller|state~6_combout  & (\CPU|controller|state~8_combout  & !\CPU|controller|WideOr1~2_combout ))) ) ) )

	.dataa(!\CPU|controller|WideOr1~1_combout ),
	.datab(!\CPU|controller|state~6_combout ),
	.datac(!\CPU|controller|state~8_combout ),
	.datad(!\CPU|controller|WideOr1~2_combout ),
	.datae(!\CPU|controller|state~12_combout ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~13 .extended_lut = "off";
defparam \CPU|controller|state~13 .lut_mask = 64'h0000000000000200;
defparam \CPU|controller|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N2
dffeas \CPU|controller|state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[3] .is_wysiwyg = "true";
defparam \CPU|controller|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \CPU|controller|addr_sel~0 (
// Equation(s):
// \CPU|controller|addr_sel~0_combout  = ( \CPU|controller|state [0] & ( (!\CPU|controller|state [3] & (((!\CPU|controller|state [2] & \CPU|controller|state [4])))) # (\CPU|controller|state [3] & (\CPU|controller|state [1] & (\CPU|controller|state [2] & 
// !\CPU|controller|state [4]))) ) ) # ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [3] & ((!\CPU|controller|state [1]) # (\CPU|controller|state [4])))) # (\CPU|controller|state [2] & (((\CPU|controller|state [1] & 
// !\CPU|controller|state [4])))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|addr_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|addr_sel~0 .extended_lut = "off";
defparam \CPU|controller|addr_sel~0 .lut_mask = 64'h83A083A001A001A0;
defparam \CPU|controller|addr_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \read_data[14]~2 (
// Equation(s):
// \read_data[14]~2_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|controller|Equal32~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[14]~2 .extended_lut = "off";
defparam \read_data[14]~2 .lut_mask = 64'h00000000C840C840;
defparam \read_data[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N11
dffeas \CPU|instruction_reg|instr_reg|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|WideNor2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[14] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \CPU|DP|alu|out[1]~1 (
// Equation(s):
// \CPU|DP|alu|out[1]~1_combout  = ( \CPU|instruction_reg|instr_reg|out [13] & ( (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|instruction_reg|instr_reg|out [15] & (!\CPU|instruction_reg|instr_reg|out [11] $ (!\CPU|instruction_reg|instr_reg|out [12])))) 
// ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|instruction_reg|instr_reg|out [12]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[1]~1 .extended_lut = "off";
defparam \CPU|DP|alu|out[1]~1 .lut_mask = 64'h0000000002200220;
defparam \CPU|DP|alu|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \CPU|DP|Bin[0]~0 (
// Equation(s):
// \CPU|DP|Bin[0]~0_combout  = ( \CPU|DP|SHIFTER|Mux15~0_combout  & ( (\CPU|controller|Equal32~1_combout  & !\CPU|instruction_reg|instr_reg|out [0]) ) ) # ( !\CPU|DP|SHIFTER|Mux15~0_combout  & ( (!\CPU|controller|Equal32~1_combout  & 
// ((!\CPU|DP|SHIFTER|Mux15~1_combout ))) # (\CPU|controller|Equal32~1_combout  & (!\CPU|instruction_reg|instr_reg|out [0])) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|Equal32~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [0]),
	.datad(!\CPU|DP|SHIFTER|Mux15~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|SHIFTER|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[0]~0 .extended_lut = "off";
defparam \CPU|DP|Bin[0]~0 .lut_mask = 64'hFC30FC3030303030;
defparam \CPU|DP|Bin[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \CPU|DP|alu|out~0 (
// Equation(s):
// \CPU|DP|alu|out~0_combout  = ( \CPU|DP|SHIFTER|Mux15~1_combout  & ( \CPU|DP|SHIFTER|Mux15~0_combout  & ( (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|ADFF|out [0] & ((!\CPU|controller|Equal32~1_combout ) # (\CPU|instruction_reg|instr_reg|out [0])))) ) 
// ) ) # ( !\CPU|DP|SHIFTER|Mux15~1_combout  & ( \CPU|DP|SHIFTER|Mux15~0_combout  & ( (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|ADFF|out [0] & ((!\CPU|controller|Equal32~1_combout ) # (\CPU|instruction_reg|instr_reg|out [0])))) ) ) ) # ( 
// \CPU|DP|SHIFTER|Mux15~1_combout  & ( !\CPU|DP|SHIFTER|Mux15~0_combout  & ( (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|ADFF|out [0] & ((!\CPU|controller|Equal32~1_combout ) # (\CPU|instruction_reg|instr_reg|out [0])))) ) ) ) # ( 
// !\CPU|DP|SHIFTER|Mux15~1_combout  & ( !\CPU|DP|SHIFTER|Mux15~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [0] & (\CPU|controller|Equal32~1_combout  & (!\CPU|controller|Equal24~0_combout  & \CPU|DP|ADFF|out [0]))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [0]),
	.datab(!\CPU|controller|Equal32~1_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|ADFF|out [0]),
	.datae(!\CPU|DP|SHIFTER|Mux15~1_combout ),
	.dataf(!\CPU|DP|SHIFTER|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~0 .extended_lut = "off";
defparam \CPU|DP|alu|out~0 .lut_mask = 64'h001000D000D000D0;
defparam \CPU|DP|alu|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N54
cyclonev_lcell_comb \CPU|DP|alu|out[0]~3 (
// Equation(s):
// \CPU|DP|alu|out[0]~3_combout  = ( \CPU|DP|alu|Add0~1_sumout  & ( \CPU|DP|alu|Add3~1_sumout  & ( (!\CPU|DP|alu|out[1]~2_combout ) # ((!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|Bin[0]~0_combout )) # (\CPU|DP|alu|out[1]~1_combout  & 
// ((\CPU|DP|alu|out~0_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~1_sumout  & ( \CPU|DP|alu|Add3~1_sumout  & ( (!\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|out[1]~2_combout  & (\CPU|DP|Bin[0]~0_combout ))) # (\CPU|DP|alu|out[1]~1_combout  & 
// ((!\CPU|DP|alu|out[1]~2_combout ) # ((\CPU|DP|alu|out~0_combout )))) ) ) ) # ( \CPU|DP|alu|Add0~1_sumout  & ( !\CPU|DP|alu|Add3~1_sumout  & ( (!\CPU|DP|alu|out[1]~1_combout  & ((!\CPU|DP|alu|out[1]~2_combout ) # ((\CPU|DP|Bin[0]~0_combout )))) # 
// (\CPU|DP|alu|out[1]~1_combout  & (\CPU|DP|alu|out[1]~2_combout  & ((\CPU|DP|alu|out~0_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~1_sumout  & ( !\CPU|DP|alu|Add3~1_sumout  & ( (\CPU|DP|alu|out[1]~2_combout  & ((!\CPU|DP|alu|out[1]~1_combout  & 
// (\CPU|DP|Bin[0]~0_combout )) # (\CPU|DP|alu|out[1]~1_combout  & ((\CPU|DP|alu|out~0_combout ))))) ) ) )

	.dataa(!\CPU|DP|alu|out[1]~1_combout ),
	.datab(!\CPU|DP|alu|out[1]~2_combout ),
	.datac(!\CPU|DP|Bin[0]~0_combout ),
	.datad(!\CPU|DP|alu|out~0_combout ),
	.datae(!\CPU|DP|alu|Add0~1_sumout ),
	.dataf(!\CPU|DP|alu|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[0]~3 .extended_lut = "off";
defparam \CPU|DP|alu|out[0]~3 .lut_mask = 64'h02138A9B4657CEDF;
defparam \CPU|DP|alu|out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N56
dffeas \CPU|DP|CDFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \led_con|enable~0 (
// Equation(s):
// \led_con|enable~0_combout  = ( !\CPU|data_addr_reg|data_addr_DFF|out [0] & ( \CPU|controller|addr_sel~0_combout  & ( (\CPU|data_addr_reg|data_addr_DFF|out [8] & \CPU|controller|Equal32~0_combout ) ) ) ) # ( \CPU|data_addr_reg|data_addr_DFF|out [0] & ( 
// !\CPU|controller|addr_sel~0_combout  & ( (\CPU|controller|Equal32~0_combout  & (!\CPU|PC_reg|PC_DFF|out [0] & \CPU|PC_reg|PC_DFF|out [8])) ) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [0] & ( !\CPU|controller|addr_sel~0_combout  & ( 
// (\CPU|controller|Equal32~0_combout  & (!\CPU|PC_reg|PC_DFF|out [0] & \CPU|PC_reg|PC_DFF|out [8])) ) ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datab(!\CPU|controller|Equal32~0_combout ),
	.datac(!\CPU|PC_reg|PC_DFF|out [0]),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~0 .extended_lut = "off";
defparam \led_con|enable~0 .lut_mask = 64'h0030003011110000;
defparam \led_con|enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \led_con|enable~1 (
// Equation(s):
// \led_con|enable~1_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [2] & ( (!\CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q  & (!\CPU|controller|addr_sel~0_combout  & !\CPU|PC_reg|PC_DFF|out [1])) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [2] & ( 
// (!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q  & (!\CPU|PC_reg|PC_DFF|out [1]))) # (\CPU|controller|addr_sel~0_combout  & (((!\CPU|data_addr_reg|data_addr_DFF|out [1])))) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[2]~DUPLICATE_q ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\CPU|PC_reg|PC_DFF|out [1]),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.datae(gnd),
	.dataf(!\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~1 .extended_lut = "off";
defparam \led_con|enable~1 .lut_mask = 64'hB380B38080808080;
defparam \led_con|enable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \led_con|enable~2 (
// Equation(s):
// \led_con|enable~2_combout  = ( \CPU|PC_reg|PC_DFF|out [5] & ( (!\CPU|data_addr_reg|data_addr_DFF|out [5] & (!\CPU|data_addr_reg|data_addr_DFF|out [4] & \CPU|controller|addr_sel~0_combout )) ) ) # ( !\CPU|PC_reg|PC_DFF|out [5] & ( 
// (!\CPU|controller|addr_sel~0_combout  & (((!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q )))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [5] & (!\CPU|data_addr_reg|data_addr_DFF|out [4]))) ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.datac(!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.datad(!\CPU|controller|addr_sel~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~2 .extended_lut = "off";
defparam \led_con|enable~2 .lut_mask = 64'hF088F08800880088;
defparam \led_con|enable~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \led_con|enable (
// Equation(s):
// \led_con|enable~combout  = ( \led_con|enable~2_combout  & ( !\CPU|mem_addr[6]~1_combout  & ( (\led_con|enable~0_combout  & (!\CPU|mem_addr[7]~2_combout  & (\led_con|enable~1_combout  & !\CPU|mem_addr[3]~0_combout ))) ) ) )

	.dataa(!\led_con|enable~0_combout ),
	.datab(!\CPU|mem_addr[7]~2_combout ),
	.datac(!\led_con|enable~1_combout ),
	.datad(!\CPU|mem_addr[3]~0_combout ),
	.datae(!\led_con|enable~2_combout ),
	.dataf(!\CPU|mem_addr[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable .extended_lut = "off";
defparam \led_con|enable .lut_mask = 64'h0000040000000000;
defparam \led_con|enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N46
dffeas \led_con|LEDR_reg|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[0] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N13
dffeas \led_con|LEDR_reg|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[1] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N43
dffeas \led_con|LEDR_reg|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[2] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N28
dffeas \led_con|LEDR_reg|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[3] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N10
dffeas \led_con|LEDR_reg|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[4] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N37
dffeas \led_con|LEDR_reg|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[5] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N7
dffeas \led_con|LEDR_reg|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[6] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N40
dffeas \led_con|LEDR_reg|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[7] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
