============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 14:53:23 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../tx_control_module.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../tx_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 11 view nodes, 33 trigger nets, 33 data nets.
KIT-1004 : Chipwatcher code = 1001101100011010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 1958/41 useful/useless nets, 1013/30 useful/useless insts
SYN-1016 : Merged 52 instances.
SYN-1032 : 1607/16 useful/useless nets, 1431/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1591/16 useful/useless nets, 1419/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 435 better
SYN-1014 : Optimize round 2
SYN-1032 : 1265/45 useful/useless nets, 1093/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 25 instances.
SYN-2501 : Optimize round 1, 52 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1723/2 useful/useless nets, 1554/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 223 (3.67), #lev = 5 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 223 (3.67), #lev = 5 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 610 instances into 223 LUTs, name keeping = 71%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 401 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 114 adder to BLE ...
SYN-4008 : Packed 114 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.048266s wall, 0.984375s user + 0.062500s system = 1.046875s CPU (99.9%)

RUN-1004 : used memory is 115 MB, reserved memory is 79 MB, peak memory is 121 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U6/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U5/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U6/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (277 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 171 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 1017 instances
RUN-0007 : 378 luts, 477 seqs, 80 mslices, 47 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1186 nets
RUN-1001 : 624 nets have 2 pins
RUN-1001 : 472 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     34      
RUN-1001 :   No   |  No   |  Yes  |     170     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     273     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1015 instances, 378 luts, 477 seqs, 127 slices, 24 macros(127 instances: 80 mslices 47 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 306726
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1015.
PHY-3001 : End clustering;  0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 196579, overlap = 9
PHY-3002 : Step(2): len = 140478, overlap = 6.75
PHY-3002 : Step(3): len = 96364.4, overlap = 9
PHY-3002 : Step(4): len = 77753.3, overlap = 9
PHY-3002 : Step(5): len = 66238.7, overlap = 9
PHY-3002 : Step(6): len = 56474.1, overlap = 9
PHY-3002 : Step(7): len = 49394.8, overlap = 9
PHY-3002 : Step(8): len = 44894, overlap = 9
PHY-3002 : Step(9): len = 39186.8, overlap = 9
PHY-3002 : Step(10): len = 37764.3, overlap = 9
PHY-3002 : Step(11): len = 32711.8, overlap = 9
PHY-3002 : Step(12): len = 31836.5, overlap = 9
PHY-3002 : Step(13): len = 28630.8, overlap = 9
PHY-3002 : Step(14): len = 28162.5, overlap = 9
PHY-3002 : Step(15): len = 27087, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4673e-05
PHY-3002 : Step(16): len = 27689.6, overlap = 4.5
PHY-3002 : Step(17): len = 27716.5, overlap = 4.5
PHY-3002 : Step(18): len = 27340.9, overlap = 4.5
PHY-3002 : Step(19): len = 26473.5, overlap = 2.25
PHY-3002 : Step(20): len = 25974.8, overlap = 4.5
PHY-3002 : Step(21): len = 25359, overlap = 6.75
PHY-3002 : Step(22): len = 25088, overlap = 6.75
PHY-3002 : Step(23): len = 24887.5, overlap = 9
PHY-3002 : Step(24): len = 24845.2, overlap = 9
PHY-3002 : Step(25): len = 24828.2, overlap = 6.75
PHY-3002 : Step(26): len = 24432.2, overlap = 2.25
PHY-3002 : Step(27): len = 24279.6, overlap = 2.25
PHY-3002 : Step(28): len = 23934.7, overlap = 6.75
PHY-3002 : Step(29): len = 23936.4, overlap = 6.75
PHY-3002 : Step(30): len = 23689.3, overlap = 4.5
PHY-3002 : Step(31): len = 23643.2, overlap = 4.5
PHY-3002 : Step(32): len = 22898.7, overlap = 6.75
PHY-3002 : Step(33): len = 22722.4, overlap = 6.75
PHY-3002 : Step(34): len = 23044.6, overlap = 6.75
PHY-3002 : Step(35): len = 22762.2, overlap = 6.75
PHY-3002 : Step(36): len = 22690.3, overlap = 4.5
PHY-3002 : Step(37): len = 22654.5, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.93459e-05
PHY-3002 : Step(38): len = 22541.1, overlap = 4.5
PHY-3002 : Step(39): len = 22495.6, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000138692
PHY-3002 : Step(40): len = 22568, overlap = 2.25
PHY-3002 : Step(41): len = 22568.4, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008893s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08475e-05
PHY-3002 : Step(42): len = 23601, overlap = 8.96875
PHY-3002 : Step(43): len = 23805.1, overlap = 10.0938
PHY-3002 : Step(44): len = 21507.5, overlap = 14.3438
PHY-3002 : Step(45): len = 21864.8, overlap = 16.4062
PHY-3002 : Step(46): len = 22248.9, overlap = 18.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.1695e-05
PHY-3002 : Step(47): len = 20782.2, overlap = 18.5625
PHY-3002 : Step(48): len = 21262.4, overlap = 18.4062
PHY-3002 : Step(49): len = 21262.4, overlap = 18.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012339
PHY-3002 : Step(50): len = 20758.2, overlap = 19.8125
PHY-3002 : Step(51): len = 20850.4, overlap = 20
PHY-3002 : Step(52): len = 21212.2, overlap = 20.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.52114e-05
PHY-3002 : Step(53): len = 21555.4, overlap = 33.5625
PHY-3002 : Step(54): len = 21807.5, overlap = 33.7812
PHY-3002 : Step(55): len = 22818.3, overlap = 32.2812
PHY-3002 : Step(56): len = 23271.2, overlap = 30.0312
PHY-3002 : Step(57): len = 21941.5, overlap = 29.1875
PHY-3002 : Step(58): len = 22105.8, overlap = 29.0625
PHY-3002 : Step(59): len = 22153.1, overlap = 29.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04228e-05
PHY-3002 : Step(60): len = 21596.2, overlap = 27.375
PHY-3002 : Step(61): len = 21681.8, overlap = 27.6875
PHY-3002 : Step(62): len = 21799.4, overlap = 27.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08455e-05
PHY-3002 : Step(63): len = 22043.2, overlap = 28.7812
PHY-3002 : Step(64): len = 22313.1, overlap = 28
PHY-3002 : Step(65): len = 22598.1, overlap = 23.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000121691
PHY-3002 : Step(66): len = 22326.8, overlap = 22.5938
PHY-3002 : Step(67): len = 22326.8, overlap = 22.5938
PHY-3002 : Step(68): len = 21983.2, overlap = 22.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000243382
PHY-3002 : Step(69): len = 22337.5, overlap = 23.9062
PHY-3002 : Step(70): len = 22380.4, overlap = 24
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 56.06 peak overflow 3.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1186.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25504, over cnt = 112(0%), over = 359, worst = 11
PHY-1001 : End global iterations;  0.057741s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (297.7%)

PHY-1001 : Congestion index: top1 = 27.63, top5 = 14.53, top10 = 8.67, top15 = 5.97.
PHY-1001 : End incremental global routing;  0.115761s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (189.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4878, tnet num: 1184, tinst num: 1015, tnode num: 6623, tedge num: 7976.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.143519s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.275668s wall, 0.265625s user + 0.109375s system = 0.375000s CPU (136.0%)

OPT-1001 : Current memory(MB): used = 169, reserve = 132, peak = 169.
OPT-1001 : End physical optimization;  0.288635s wall, 0.281250s user + 0.109375s system = 0.390625s CPU (135.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 378 LUT to BLE ...
SYN-4008 : Packed 378 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 351 remaining SEQ's ...
SYN-4005 : Packed 188 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 163 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 541/715 primitive instances ...
PHY-3001 : End packing;  0.033405s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.5%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 460 instances
RUN-1001 : 212 mslices, 213 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1065 nets
RUN-1001 : 486 nets have 2 pins
RUN-1001 : 484 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 458 instances, 425 slices, 24 macros(127 instances: 80 mslices 47 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 23660.2, Over = 37.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42189e-05
PHY-3002 : Step(71): len = 22870.5, overlap = 37.75
PHY-3002 : Step(72): len = 22895.8, overlap = 37.75
PHY-3002 : Step(73): len = 22302.6, overlap = 39.5
PHY-3002 : Step(74): len = 22194.3, overlap = 38.5
PHY-3002 : Step(75): len = 22058.9, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.84377e-05
PHY-3002 : Step(76): len = 22632.3, overlap = 35
PHY-3002 : Step(77): len = 22762, overlap = 35
PHY-3002 : Step(78): len = 22886.9, overlap = 34.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.68754e-05
PHY-3002 : Step(79): len = 23518.2, overlap = 32
PHY-3002 : Step(80): len = 23677.4, overlap = 32
PHY-3002 : Step(81): len = 23841.6, overlap = 31
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.119111s wall, 0.125000s user + 0.265625s system = 0.390625s CPU (327.9%)

PHY-3001 : Trial Legalized: Len = 33500.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0020414
PHY-3002 : Step(82): len = 31774.3, overlap = 1.25
PHY-3002 : Step(83): len = 30107.2, overlap = 3.75
PHY-3002 : Step(84): len = 29416.8, overlap = 6.25
PHY-3002 : Step(85): len = 27222, overlap = 10.75
PHY-3002 : Step(86): len = 26857.9, overlap = 10
PHY-3002 : Step(87): len = 26816.6, overlap = 10
PHY-3002 : Step(88): len = 26664.1, overlap = 10.75
PHY-3002 : Step(89): len = 26332.8, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00357368
PHY-3002 : Step(90): len = 26338.6, overlap = 11.25
PHY-3002 : Step(91): len = 26265.9, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00714736
PHY-3002 : Step(92): len = 26247.6, overlap = 11
PHY-3002 : Step(93): len = 26231.7, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005545s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29974.7, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003904s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 30158.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 22/1065.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35264, over cnt = 105(0%), over = 154, worst = 4
PHY-1002 : len = 36096, over cnt = 42(0%), over = 53, worst = 3
PHY-1002 : len = 36584, over cnt = 8(0%), over = 11, worst = 3
PHY-1002 : len = 36720, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 36760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122578s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.2%)

PHY-1001 : Congestion index: top1 = 27.07, top5 = 17.70, top10 = 11.74, top15 = 8.30.
PHY-1001 : End incremental global routing;  0.177801s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4173, tnet num: 1063, tinst num: 458, tnode num: 5388, tedge num: 7031.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.153077s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.362612s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.1%)

OPT-1001 : Current memory(MB): used = 172, reserve = 135, peak = 172.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001800s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 892/1065.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005366s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.07, top5 = 17.70, top10 = 11.74, top15 = 8.30.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.450470s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (97.1%)

RUN-1003 : finish command "place" in  3.489605s wall, 4.453125s user + 4.593750s system = 9.046875s CPU (259.3%)

RUN-1004 : used memory is 155 MB, reserved memory is 119 MB, peak memory is 173 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 460 instances
RUN-1001 : 212 mslices, 213 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1065 nets
RUN-1001 : 486 nets have 2 pins
RUN-1001 : 484 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4173, tnet num: 1063, tinst num: 458, tnode num: 5388, tedge num: 7031.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 212 mslices, 213 lslices, 25 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 578 clock pins, and constraint 1215 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35128, over cnt = 105(0%), over = 160, worst = 4
PHY-1002 : len = 35680, over cnt = 61(0%), over = 82, worst = 4
PHY-1002 : len = 36592, over cnt = 7(0%), over = 11, worst = 3
PHY-1002 : len = 36752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.120675s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (142.4%)

PHY-1001 : Congestion index: top1 = 26.79, top5 = 17.75, top10 = 11.69, top15 = 8.23.
PHY-1001 : End global routing;  0.177310s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (123.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 199, reserve = 163, peak = 212.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 464, reserve = 433, peak = 464.
PHY-1001 : End build detailed router design. 3.072034s wall, 3.000000s user + 0.062500s system = 3.062500s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 27800, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.004057s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (101.2%)

PHY-1001 : Current memory(MB): used = 496, reserve = 466, peak = 496.
PHY-1001 : End phase 1; 1.009278s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (100.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 148520, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 496, reserve = 467, peak = 496.
PHY-1001 : End initial routed; 1.276012s wall, 1.625000s user + 0.109375s system = 1.734375s CPU (135.9%)

PHY-1001 : Current memory(MB): used = 496, reserve = 467, peak = 496.
PHY-1001 : End phase 2; 1.276102s wall, 1.625000s user + 0.109375s system = 1.734375s CPU (135.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 148464, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.028284s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 148480, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.015264s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 148512, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.014413s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 4 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.100789s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.0%)

PHY-1001 : Current memory(MB): used = 509, reserve = 478, peak = 509.
PHY-1001 : End phase 3; 0.272121s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.6%)

PHY-1003 : Routed, final wirelength = 148512
PHY-1001 : Current memory(MB): used = 509, reserve = 478, peak = 509.
PHY-1001 : End export database. 0.007685s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (203.3%)

PHY-1001 : End detail routing;  5.827891s wall, 6.078125s user + 0.203125s system = 6.281250s CPU (107.8%)

RUN-1003 : finish command "route" in  6.238842s wall, 6.500000s user + 0.234375s system = 6.734375s CPU (107.9%)

RUN-1004 : used memory is 465 MB, reserved memory is 435 MB, peak memory is 509 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      650   out of  19600    3.32%
#reg                      485   out of  19600    2.47%
#le                       813
  #lut only               328   out of    813   40.34%
  #reg only               163   out of    813   20.05%
  #lut&reg                322   out of    813   39.61%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck           147
#2        CLK_500K             GCLK               mslice             CLK_500K_reg_syn_5.q1      112
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di               27
#4        U5/SingleNum_n       GCLK               lslice             U5/SingleNum_n_syn_7.f0    7


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                             |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                                  |rx_top              |813    |523     |127     |499     |4       |0       |
|  U2                                 |rx_bps_module       |21     |17      |4       |13      |0       |0       |
|  U3                                 |rx_control_module   |33     |33      |0       |14      |0       |0       |
|  U5                                 |Digitron_NumDisplay |137    |112     |23      |40      |0       |0       |
|  U6                                 |tx_control_module   |20     |20      |0       |6       |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER      |579    |326     |93      |401     |0       |0       |
|    wrapper_cwc_top                  |cwc_top             |579    |326     |93      |401     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int         |267    |120     |0       |266     |0       |0       |
|        reg_inst                     |register            |265    |118     |0       |264     |0       |0       |
|        tap_inst                     |tap                 |2      |2       |0       |2       |0       |0       |
|      trigger_inst                   |trigger             |312    |206     |93      |135     |0       |0       |
|        bus_inst                     |bus_top             |102    |63      |32      |46      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det             |16     |10      |6       |5       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det             |45     |29      |16      |17      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det             |27     |10      |10      |10      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl            |114    |85      |29      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       461   
    #2          2       342   
    #3          3       102   
    #4          4        40   
    #5        5-10       59   
    #6        11-50      26   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.70            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: 6fabf81a8d9083317151736d0830268f9b9270b6a36dc4759db935e4966f46ca -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 621
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1065, pip num: 9835
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1265 valid insts, and 26973 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111011111001101100011010
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.489885s wall, 12.531250s user + 0.125000s system = 12.656250s CPU (849.5%)

RUN-1004 : used memory is 475 MB, reserved memory is 449 MB, peak memory is 648 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_145322.log"
