// Seed: 3342310215
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output tri id_2,
    input wire id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output supply1 id_9,
    input wand id_10,
    input uwire id_11,
    output uwire id_12,
    input wire id_13,
    input wand id_14,
    output tri id_15,
    input uwire id_16,
    input uwire id_17,
    output wire id_18
);
  assign id_9 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input supply1 id_5
);
  wire id_7;
  module_0(
      id_3,
      id_5,
      id_4,
      id_2,
      id_5,
      id_0,
      id_5,
      id_1,
      id_1,
      id_4,
      id_3,
      id_2,
      id_4,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_1
  );
  wire id_8;
  assign id_4 = id_0;
endmodule
