#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55ece67b6e10 .scope module, "dram_controller" "dram_controller" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "M2_AXI4_AWID";
    .port_info 3 /INPUT 32 "M2_AXI4_AWADDR";
    .port_info 4 /INPUT 8 "M2_AXI4_AWLEN";
    .port_info 5 /INPUT 3 "M2_AXI4_AWSIZE";
    .port_info 6 /INPUT 2 "M2_AXI4_AWBURST";
    .port_info 7 /INPUT 1 "M2_AXI4_AWVALID";
    .port_info 8 /OUTPUT 1 "M2_AXI4_AWREADY";
    .port_info 9 /INPUT 32 "M2_AXI4_WDATA";
    .port_info 10 /INPUT 4 "M2_AXI4_WSTRB";
    .port_info 11 /INPUT 1 "M2_AXI4_WLAST";
    .port_info 12 /INPUT 1 "M2_AXI4_WVALID";
    .port_info 13 /OUTPUT 1 "M2_AXI4_WREADY";
    .port_info 14 /OUTPUT 4 "M2_AXI4_BID";
    .port_info 15 /OUTPUT 2 "M2_AXI4_BRESP";
    .port_info 16 /OUTPUT 1 "M2_AXI4_BVALID";
    .port_info 17 /INPUT 1 "M2_AXI4_BREADY";
    .port_info 18 /INPUT 4 "M2_AXI4_ARID";
    .port_info 19 /INPUT 32 "M2_AXI4_ARADDR";
    .port_info 20 /INPUT 8 "M2_AXI4_ARLEN";
    .port_info 21 /INPUT 3 "M2_AXI4_ARSIZE";
    .port_info 22 /INPUT 2 "M2_AXI4_ARBURST";
    .port_info 23 /INPUT 1 "M2_AXI4_ARVALID";
    .port_info 24 /OUTPUT 1 "M2_AXI4_ARREADY";
    .port_info 25 /OUTPUT 4 "M2_AXI4_RID";
    .port_info 26 /OUTPUT 32 "M2_AXI4_RDATA";
    .port_info 27 /OUTPUT 2 "M2_AXI4_RRESP";
    .port_info 28 /OUTPUT 1 "M2_AXI4_RLAST";
    .port_info 29 /OUTPUT 1 "M2_AXI4_RVALID";
    .port_info 30 /INPUT 1 "M2_AXI4_RREADY";
    .port_info 31 /OUTPUT 1 "dram_ck";
    .port_info 32 /OUTPUT 1 "dram_cs";
    .port_info 33 /OUTPUT 1 "dram_we";
    .port_info 34 /OUTPUT 1 "dram_ras";
    .port_info 35 /OUTPUT 1 "dram_cas";
    .port_info 36 /OUTPUT 14 "dram_addr";
    .port_info 37 /OUTPUT 3 "dram_ba";
    .port_info 38 /INOUT 32 "dram_dq";
    .port_info 39 /OUTPUT 4 "dram_dm";
    .port_info 40 /OUTPUT 1 "dram_dqs";
P_0x55ece67b8690 .param/l "ADDR_PHASE" 1 2 71, C4<001>;
P_0x55ece67b86d0 .param/l "ADDR_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0x55ece67b8710 .param/l "AXI4_ID_WIDTH" 0 2 2, +C4<00000000000000000000000000000100>;
P_0x55ece67b8750 .param/l "DATA_PHASE" 1 2 72, C4<010>;
P_0x55ece67b8790 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x55ece67b87d0 .param/l "IDLE" 1 2 70, C4<000>;
P_0x55ece67b8810 .param/l "RESP_PHASE" 1 2 74, C4<100>;
o0x70d53459d018 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ece67e7790_0 .net "M2_AXI4_ARADDR", 31 0, o0x70d53459d018;  0 drivers
o0x70d53459d048 .functor BUFZ 2, c4<zz>; HiZ drive
v0x55ece67e7830_0 .net "M2_AXI4_ARBURST", 1 0, o0x70d53459d048;  0 drivers
o0x70d53459d078 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x55ece67eab80_0 .net "M2_AXI4_ARID", 3 0, o0x70d53459d078;  0 drivers
o0x70d53459d0a8 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x55ece67eac20_0 .net "M2_AXI4_ARLEN", 7 0, o0x70d53459d0a8;  0 drivers
v0x55ece67b8270_0 .net "M2_AXI4_ARREADY", 0 0, L_0x55ece682c1a0;  1 drivers
o0x70d53459d108 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x55ece6828d30_0 .net "M2_AXI4_ARSIZE", 2 0, o0x70d53459d108;  0 drivers
o0x70d53459d138 .functor BUFZ 1, c4<z>; HiZ drive
v0x55ece6828e10_0 .net "M2_AXI4_ARVALID", 0 0, o0x70d53459d138;  0 drivers
o0x70d53459d168 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ece6828ed0_0 .net "M2_AXI4_AWADDR", 31 0, o0x70d53459d168;  0 drivers
o0x70d53459d198 .functor BUFZ 2, c4<zz>; HiZ drive
v0x55ece6828fb0_0 .net "M2_AXI4_AWBURST", 1 0, o0x70d53459d198;  0 drivers
o0x70d53459d1c8 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x55ece6829090_0 .net "M2_AXI4_AWID", 3 0, o0x70d53459d1c8;  0 drivers
o0x70d53459d1f8 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x55ece6829170_0 .net "M2_AXI4_AWLEN", 7 0, o0x70d53459d1f8;  0 drivers
v0x55ece6829250_0 .var "M2_AXI4_AWREADY", 0 0;
o0x70d53459d258 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x55ece6829310_0 .net "M2_AXI4_AWSIZE", 2 0, o0x70d53459d258;  0 drivers
o0x70d53459d288 .functor BUFZ 1, c4<z>; HiZ drive
v0x55ece68293f0_0 .net "M2_AXI4_AWVALID", 0 0, o0x70d53459d288;  0 drivers
v0x55ece68294b0_0 .var "M2_AXI4_BID", 3 0;
o0x70d53459d2e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55ece6829590_0 .net "M2_AXI4_BREADY", 0 0, o0x70d53459d2e8;  0 drivers
v0x55ece6829650_0 .var "M2_AXI4_BRESP", 1 0;
v0x55ece6829840_0 .var "M2_AXI4_BVALID", 0 0;
v0x55ece6829900_0 .var "M2_AXI4_RDATA", 31 0;
v0x55ece68299e0_0 .var "M2_AXI4_RID", 3 0;
v0x55ece6829ac0_0 .var "M2_AXI4_RLAST", 0 0;
o0x70d53459d408 .functor BUFZ 1, c4<z>; HiZ drive
v0x55ece6829b80_0 .net "M2_AXI4_RREADY", 0 0, o0x70d53459d408;  0 drivers
v0x55ece6829c40_0 .var "M2_AXI4_RRESP", 1 0;
v0x55ece6829d20_0 .var "M2_AXI4_RVALID", 0 0;
o0x70d53459d498 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ece6829de0_0 .net "M2_AXI4_WDATA", 31 0, o0x70d53459d498;  0 drivers
o0x70d53459d4c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55ece6829ec0_0 .net "M2_AXI4_WLAST", 0 0, o0x70d53459d4c8;  0 drivers
v0x55ece6829f80_0 .var "M2_AXI4_WREADY", 0 0;
o0x70d53459d528 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x55ece682a040_0 .net "M2_AXI4_WSTRB", 3 0, o0x70d53459d528;  0 drivers
o0x70d53459d558 .functor BUFZ 1, c4<z>; HiZ drive
v0x55ece682a120_0 .net "M2_AXI4_WVALID", 0 0, o0x70d53459d558;  0 drivers
L_0x70d534554018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ece682a1e0_0 .net/2u *"_ivl_0", 2 0, L_0x70d534554018;  1 drivers
o0x70d53459d5b8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55ece682a2c0_0 name=_ivl_4
o0x70d53459d5e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55ece682a3a0_0 .net "clk", 0 0, o0x70d53459d5e8;  0 drivers
v0x55ece682a460_0 .var "dram_addr", 13 0;
v0x55ece682a750_0 .var "dram_ba", 2 0;
v0x55ece682a830_0 .var "dram_cas", 0 0;
v0x55ece682a8f0_0 .var "dram_ck", 0 0;
v0x55ece682a9b0_0 .var "dram_cs", 0 0;
v0x55ece682aa70_0 .var "dram_data_oe", 0 0;
v0x55ece682ab30_0 .var "dram_data_out", 31 0;
v0x55ece682ac10_0 .var "dram_dm", 3 0;
v0x55ece682acf0_0 .net "dram_dq", 31 0, L_0x55ece682c270;  1 drivers
v0x55ece682add0_0 .var "dram_dqs", 0 0;
v0x55ece682ae90_0 .var "dram_ras", 0 0;
v0x55ece682af50_0 .var "dram_we", 0 0;
v0x55ece682b010_0 .var "read_addr", 31 0;
v0x55ece682b0f0_0 .var "read_count", 7 0;
v0x55ece682b1d0_0 .var "read_data_reg", 31 0;
v0x55ece682b2b0_0 .var "read_data_valid", 0 0;
v0x55ece682b370_0 .var "read_id", 3 0;
v0x55ece682b450_0 .var "read_len", 7 0;
v0x55ece682b530_0 .var "read_state", 2 0;
o0x70d53459d9a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55ece682b610_0 .net "rst_n", 0 0, o0x70d53459d9a8;  0 drivers
v0x55ece682b6d0_0 .var "write_addr", 31 0;
v0x55ece682b7b0_0 .var "write_count", 7 0;
v0x55ece682b890_0 .var "write_id", 3 0;
v0x55ece682b970_0 .var "write_len", 7 0;
v0x55ece682ba50_0 .var "write_state", 2 0;
E_0x55ece67f96a0/0 .event negedge, v0x55ece682b610_0;
E_0x55ece67f96a0/1 .event posedge, v0x55ece682a3a0_0;
E_0x55ece67f96a0 .event/or E_0x55ece67f96a0/0, E_0x55ece67f96a0/1;
L_0x55ece682c1a0 .cmp/eq 3, v0x55ece682b530_0, L_0x70d534554018;
L_0x55ece682c270 .functor MUXZ 32, o0x70d53459d5b8, v0x55ece682ab30_0, v0x55ece682aa70_0, C4<>;
    .scope S_0x55ece67b6e10;
T_0 ;
    %wait E_0x55ece67f96a0;
    %load/vec4 v0x55ece682b610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ece682ba50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ece6829650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ece682b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682af50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682ae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682a830_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x55ece682a460_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ece682a750_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ece682ba50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece6829250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682aa70_0, 0;
    %load/vec4 v0x55ece68293f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0x55ece6829250_0;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x55ece6829090_0;
    %assign/vec4 v0x55ece682b890_0, 0;
    %load/vec4 v0x55ece6828ed0_0;
    %assign/vec4 v0x55ece682b6d0_0, 0;
    %load/vec4 v0x55ece6829170_0;
    %assign/vec4 v0x55ece682b970_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ece682b7b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55ece682ba50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece6829f80_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x55ece682a120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.11, 9;
    %load/vec4 v0x55ece6829f80_0;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682ae90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682a830_0, 0;
    %load/vec4 v0x55ece682b6d0_0;
    %parti/s 14, 2, 3;
    %assign/vec4 v0x55ece682a460_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ece682a750_0, 0;
    %load/vec4 v0x55ece6829de0_0;
    %assign/vec4 v0x55ece682ab30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682aa70_0, 0;
    %load/vec4 v0x55ece682a040_0;
    %inv;
    %assign/vec4 v0x55ece682ac10_0, 0;
    %load/vec4 v0x55ece682b7b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55ece682b7b0_0, 0;
    %load/vec4 v0x55ece682b6d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55ece682b6d0_0, 0;
    %load/vec4 v0x55ece6829ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55ece682ba50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829f80_0, 0;
T_0.12 ;
T_0.9 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682af50_0, 0;
    %load/vec4 v0x55ece682b890_0;
    %assign/vec4 v0x55ece68294b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ece6829650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece6829840_0, 0;
    %load/vec4 v0x55ece6829590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.16, 9;
    %load/vec4 v0x55ece6829840_0;
    %and;
T_0.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ece682ba50_0, 0;
T_0.14 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ece67b6e10;
T_1 ;
    %wait E_0x55ece67f96a0;
    %load/vec4 v0x55ece682b610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ece682b530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829d20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ece6829c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ece682b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682b2b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ece682b530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829d20_0, 0;
    %load/vec4 v0x55ece6828e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x55ece67eab80_0;
    %assign/vec4 v0x55ece682b370_0, 0;
    %load/vec4 v0x55ece67e7790_0;
    %assign/vec4 v0x55ece682b010_0, 0;
    %load/vec4 v0x55ece67eac20_0;
    %assign/vec4 v0x55ece682b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ece682b0f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55ece682b530_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682ae90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682a830_0, 0;
    %load/vec4 v0x55ece682b010_0;
    %parti/s 14, 2, 3;
    %assign/vec4 v0x55ece682a460_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ece682a750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682aa70_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55ece682b530_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55ece682b2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55ece682acf0_0;
    %assign/vec4 v0x55ece682b1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682b2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece682a9b0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x55ece682b370_0;
    %assign/vec4 v0x55ece68299e0_0, 0;
    %load/vec4 v0x55ece682b1d0_0;
    %assign/vec4 v0x55ece6829900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ece6829c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ece6829d20_0, 0;
    %load/vec4 v0x55ece682b0f0_0;
    %load/vec4 v0x55ece682b450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55ece6829ac0_0, 0;
    %load/vec4 v0x55ece6829b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x55ece6829d20_0;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x55ece682b0f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55ece682b0f0_0, 0;
    %load/vec4 v0x55ece682b010_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55ece682b010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682b2b0_0, 0;
    %load/vec4 v0x55ece6829ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ece682b530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece6829ac0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55ece682b530_0, 0;
T_1.14 ;
T_1.10 ;
T_1.9 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ece67b6e10;
T_2 ;
    %wait E_0x55ece67f96a0;
    %load/vec4 v0x55ece682b610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ece682a8f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55ece682a8f0_0;
    %inv;
    %assign/vec4 v0x55ece682a8f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "dram_controller.v";
