
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun Nov 17 22:53:11 2024
Hostname:           cadpc14
CPU Model:          11th Gen Intel(R) Core(TM) i9-11900 @ 2.50GHz
CPU Details:        Cores = 16 : Sockets = 1 : Cache Size = 16384 KB : Freq = 3.70 GHz
OS:                 Linux 4.18.0-553.27.1.el8_10.x86_64
RAM:                 62 GB (Free  36 GB)
Swap:                31 GB (Free  31 GB)
Work Filesystem:    /homes mounted to auto.homes
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          18974 GB (Free 6844 GB)
Tmp Disk:            31 GB (Free  31 GB)

CPU Load: 67%, Ram Free: 36 GB, Swap Free: 31 GB, Work Disk Free: 6844 GB, Tmp Disk Free: 31 GB
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level MAC
MAC
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog "../../rtl/MAC/$top_level.v"
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/MAC/MAC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/MAC/MAC.v
Warning:  /homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/MAC/MAC.v:39: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine MAC line 17 in file
		'/homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/MAC/MAC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      accum_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|        y_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      tick_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/MAC/MAC.db:MAC'
Loaded 1 design.
Current design is 'MAC'.
MAC
set set_fix_multiple_port_nets "true"
true
list_designs
MAC (*)
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design $top_level
Current design is 'MAC'.
{MAC}
link

  Linking design 'MAC'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  MAC                         /homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/MAC/MAC.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Sun Nov 17 22:53:12 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'MAC', cell 'B_3' does not drive any nets. (LINT-1)
1
source -verbose "./timing.tcl"
2.00
0
0.010
0.05
0.05
0.005
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be set on the port 'x[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'x[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'coeff[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'rst'. (UID-401)
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Sun Nov 17 22:53:12 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'MAC', cell 'B_3' does not drive any nets. (LINT-1)
1
#uniquify
current_design $top_level
Current design is 'MAC'.
{MAC}
link

  Linking design 'MAC'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  MAC                         /homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/MAC/MAC.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 67%, Ram Free: 35 GB, Swap Free: 31 GB, Work Disk Free: 6844 GB, Tmp Disk Free: 31 GB
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 88                                     |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 71                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 5                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'MAC'

Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
CPU Load: 68%, Ram Free: 35 GB, Swap Free: 31 GB, Work Disk Free: 6844 GB, Tmp Disk Free: 31 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MAC'
Information: Added key list 'DesignWare' to design 'MAC'. (DDB-72)
 Implement Synthetic for 'MAC'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
CPU Load: 68%, Ram Free: 35 GB, Swap Free: 31 GB, Work Disk Free: 6843 GB, Tmp Disk Free: 31 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10   25984.8      2.53     133.0     671.1                           42203.0508      0.00  
    0:00:10   25925.8      2.63     137.4     677.1                           42142.2305      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:10   25925.8      2.63     137.4     677.1                           42142.2305      0.00  
    0:00:10   25925.8      2.63     137.4     677.1                           42142.2305      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:12   12860.6      4.22     194.5     469.0                           18424.4414      0.00  
  Mapping 'MAC_DP_OP_12J1_122_304_2'
    0:00:14   14456.2      3.14     161.3     490.2                           21174.7910      0.00  
    0:00:14   14456.2      3.14     161.3     490.2                           21174.7910      0.00  
    0:00:15   14476.3      3.14     161.2     490.2                           21208.5273      0.00  
    0:00:15   14438.9      3.14     161.2     483.1                           21144.7246      0.00  
    0:00:15   14438.9      3.14     161.2     483.1                           21144.7246      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:16   14280.5      3.14     160.4     483.1                           20951.9883      0.00  
    0:00:17   16477.9      2.64     134.6     490.6                           24798.4199      0.00  
    0:00:17   16477.9      2.64     134.6     490.6                           24798.4199      0.00  
    0:00:17   16483.7      2.64     134.5     490.6                           24808.0527      0.00  
    0:00:17   16483.7      2.64     134.5     490.6                           24808.0527      0.00  
    0:00:19   17333.3      2.61     133.5     492.5                           25910.6855      0.00  
    0:00:19   17333.3      2.61     133.5     492.5                           25910.6855      0.00  
    0:00:19   17333.3      2.61     133.5     492.5                           25910.6855      0.00  
    0:00:19   17333.3      2.61     133.5     492.5                           25910.6855      0.00  
    0:00:23   18259.2      2.64     137.8     511.0                           27183.4922      0.00  
    0:00:23   18259.2      2.64     137.8     511.0                           27183.4922      0.00  
    0:00:30   20468.2      2.19     114.4     493.3                           30367.5469      0.00  
    0:00:30   20468.2      2.19     114.4     493.3                           30367.5469      0.00  
    0:00:38   21445.9      2.17     112.9     500.6                           31864.7188      0.00  
    0:00:38   21445.9      2.17     112.9     500.6                           31864.7188      0.00  
    0:01:02   22880.2      2.04     105.8     478.6                           34040.6953      0.00  
    0:01:02   22880.2      2.04     105.8     478.6                           34040.6953      0.00  
    0:01:12   23155.2      2.03     105.6     487.7                           34556.1875      0.00  
    0:01:12   23155.2      2.03     105.6     487.7                           34556.1875      0.00  
    0:01:14   23243.0      2.03     104.5     486.7                           34671.3242      0.00  
    0:01:14   23243.0      2.03     104.5     486.7                           34671.3242      0.00  
    0:01:16   23243.0      2.03     104.5     486.7                           34671.3242      0.00  


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:16   23243.0      2.03     104.5     486.7                           34671.3242      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:18   23372.6      2.22     111.1     253.0 net4174                   34706.8711      0.00  
    0:01:20   23326.6      2.04     106.3     245.7 y_reg[28]/D               34612.1953      0.00  
    0:01:20   23362.6      2.02     105.5     245.7 y_reg[28]/D               34612.3438      0.00  
    0:01:22   23863.7      2.27     116.6      44.0 net5405                   35071.0977      0.00  
    0:01:23   24197.8      2.10     110.4      35.0 y_reg[30]/D               35634.1094      0.00  
    0:01:24   24415.2      2.04     107.1      35.0 y_reg[21]/D               35992.1719      0.00  
    0:01:26   24576.5      2.02     106.5      25.0 net3675                   36196.7578      0.00  
    0:01:27   24726.2      2.03     106.6       0.0 y_reg[31]/D               36350.9062      0.00  
    0:01:27   24723.4      2.03     106.6       0.0                           36345.1914      0.00  
    0:01:48   25986.2      2.22     114.0     144.4                           38263.9805      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:48   25986.2      2.22     114.0     144.4                           38263.9805      0.00  
    0:01:50   25983.4      2.04     108.0      94.9 y_reg[31]/D               38266.1211      0.00  
    0:01:50   25984.8      2.04     108.0      94.9                           38266.8320      0.00  
    0:02:04   27315.4      2.08     109.3     149.9                           40377.6250      0.00  
    0:02:04   27315.4      2.08     109.3     149.9                           40377.6250      0.00  
    0:02:04   27256.3      2.08     109.2     149.9                           40269.1094      0.00  
    0:02:04   27256.3      2.08     109.2     149.9                           40269.1094      0.00  
    0:02:08   27338.4      2.06     108.8     153.9                           40380.2773      0.00  
    0:02:08   27338.4      2.06     108.8     153.9                           40380.2773      0.00  
    0:02:08   27362.9      2.05     108.5     155.7                           40410.4805      0.00  
    0:02:08   27362.9      2.05     108.5     155.7                           40410.4805      0.00  
    0:02:34   28693.4      2.02     107.0     199.8                           42526.5703      0.00  
    0:02:34   28693.4      2.02     107.0     199.8                           42526.5703      0.00  
    0:02:39   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:39   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:40   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:40   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:41   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:41   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:42   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:42   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:42   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:42   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:44   28774.1      1.95     102.7     199.8                           42680.0703      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:44   28774.1      1.95     102.7     199.8                           42680.0703      0.00  
    0:02:45   26218.1      1.96     101.4     175.3                           38483.7266      0.00  
    0:02:45   26131.7      1.93     100.1     175.7                           38377.8320      0.00  
    0:02:45   26131.7      1.93     100.1     175.7                           38377.8320      0.00  
    0:02:46   26131.7      1.93     100.1     175.7                           38378.1445      0.00  
    0:02:47   26059.7      1.93     100.0     110.4 net5841                   38263.7852      0.00  
    0:02:48   26179.2      1.90      98.5     119.5 y_reg[31]/D               38449.9609      0.00  
    0:02:49   26221.0      1.88      97.4     123.5 y_reg[31]/D               38520.3008      0.00  
    0:02:50   25958.9      2.06     106.5     108.0 y_reg[26]/D               38130.3438      0.00  
    0:02:52   26277.1      1.97     102.5     106.0 y_reg[31]/D               38673.7383      0.00  
    0:02:53   26448.5      1.92      99.3     105.0 y_reg[29]/D               38964.7305      0.00  
    0:02:54   26511.8      1.91      98.6      98.0 y_reg[29]/D               39023.0742      0.00  
    0:02:55   26808.5      2.01     102.5      21.0 net4302                   39439.5078      0.00  
    0:02:56   27092.2      1.91      99.8      16.0 y_reg[31]/D               39864.9961      0.00  
    0:02:57   27200.2      1.90      99.5      15.0 y_reg[19]/D               40035.7852      0.00  
    0:02:58   27311.0      1.89      98.7      15.0 y_reg[24]/D               40202.9062      0.00  
    0:02:59   27433.4      1.88      98.3      14.0 y_reg[27]/D               40420.0312      0.00  
    0:03:00   27439.2      1.88      98.2      14.0 y_reg[26]/D               40423.3594      0.00  
    0:03:01   27554.4      1.87      97.9      14.0 y_reg[26]/D               40601.8203      0.00  
    0:03:01   27600.5      1.86      97.7      14.0 y_reg[26]/D               40653.9531      0.00  
    0:03:02   27640.8      1.86      97.4      14.0 y_reg[26]/D               40691.7383      0.00  
    0:03:03   27715.7      1.92      99.1       0.0                           40785.5977      0.00  
    0:03:08   27792.0      1.86      97.2      33.9                           40944.3398      0.00  
    0:03:08   27792.0      1.86      97.2      33.9                           40944.3398      0.00  
    0:03:09   27826.6      1.86      95.3      33.9                           41061.8516      0.00  
    0:03:09   27826.6      1.86      95.3      33.9                           41061.8516      0.00  
    0:03:09   27838.1      1.86      95.3      33.9                           41079.6875      0.00  
    0:03:10   26830.1      1.86      95.3      33.9                           39203.5469      0.00  
CPU Load: 68%, Ram Free: 35 GB, Swap Free: 31 GB, Work Disk Free: 6842 GB, Tmp Disk Free: 31 GB
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 68%, Ram Free: 35 GB, Swap Free: 31 GB, Work Disk Free: 6842 GB, Tmp Disk Free: 31 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
MAC             cell    accum_reg[14]           accum_reg_14_
MAC             cell    accum_reg[13]           accum_reg_13_
MAC             cell    accum_reg[12]           accum_reg_12_
MAC             cell    accum_reg[10]           accum_reg_10_
MAC             cell    accum_reg[9]            accum_reg_9_
MAC             cell    accum_reg[8]            accum_reg_8_
MAC             cell    accum_reg[7]            accum_reg_7_
MAC             cell    accum_reg[6]            accum_reg_6_
MAC             cell    accum_reg[5]            accum_reg_5_
MAC             cell    accum_reg[4]            accum_reg_4_
MAC             cell    accum_reg[3]            accum_reg_3_
MAC             cell    accum_reg[2]            accum_reg_2_
MAC             cell    accum_reg[1]            accum_reg_1_
MAC             cell    accum_reg[0]            accum_reg_0_
MAC             cell    counter_reg[4]          counter_reg_4_
MAC             cell    y_reg[14]               y_reg_14_
MAC             cell    y_reg[13]               y_reg_13_
MAC             cell    y_reg[10]               y_reg_10_
MAC             cell    y_reg[9]                y_reg_9_
MAC             cell    y_reg[8]                y_reg_8_
MAC             cell    y_reg[6]                y_reg_6_
MAC             cell    y_reg[2]                y_reg_2_
MAC             cell    y_reg[0]                y_reg_0_
MAC             cell    y_reg[17]               y_reg_17_
MAC             cell    y_reg[15]               y_reg_15_
MAC             cell    y_reg[12]               y_reg_12_
MAC             cell    y_reg[11]               y_reg_11_
MAC             cell    y_reg[7]                y_reg_7_
MAC             cell    y_reg[4]                y_reg_4_
MAC             cell    y_reg[3]                y_reg_3_
MAC             cell    y_reg[1]                y_reg_1_
MAC             cell    counter_reg[1]          counter_reg_1_
MAC             cell    counter_reg[3]          counter_reg_3_
MAC             cell    counter_reg[0]          counter_reg_0_
MAC             cell    counter_reg[2]          counter_reg_2_
MAC             cell    accum_reg[11]           accum_reg_11_
MAC             cell    accum_reg[18]           accum_reg_18_
MAC             cell    y_reg[30]               y_reg_30_
MAC             cell    y_reg[20]               y_reg_20_
MAC             cell    accum_reg[30]           accum_reg_30_
MAC             cell    accum_reg[21]           accum_reg_21_
MAC             cell    y_reg[23]               y_reg_23_
MAC             cell    accum_reg[31]           accum_reg_31_
MAC             cell    accum_reg[29]           accum_reg_29_
MAC             cell    accum_reg[25]           accum_reg_25_
MAC             cell    accum_reg[24]           accum_reg_24_
MAC             cell    accum_reg[28]           accum_reg_28_
MAC             cell    accum_reg[27]           accum_reg_27_
MAC             cell    accum_reg[26]           accum_reg_26_
MAC             cell    accum_reg[23]           accum_reg_23_
MAC             cell    y_reg[18]               y_reg_18_
MAC             cell    y_reg[19]               y_reg_19_
MAC             cell    y_reg[5]                y_reg_5_
MAC             cell    accum_reg[22]           accum_reg_22_
MAC             cell    accum_reg[19]           accum_reg_19_
MAC             cell    accum_reg[16]           accum_reg_16_
MAC             cell    accum_reg[15]           accum_reg_15_
MAC             cell    y_reg[16]               y_reg_16_
MAC             cell    y_reg[31]               y_reg_31_
MAC             cell    y_reg[29]               y_reg_29_
MAC             cell    y_reg[27]               y_reg_27_
MAC             cell    y_reg[28]               y_reg_28_
MAC             cell    y_reg[26]               y_reg_26_
MAC             cell    y_reg[24]               y_reg_24_
MAC             cell    y_reg[25]               y_reg_25_
MAC             cell    y_reg[21]               y_reg_21_
MAC             cell    y_reg[22]               y_reg_22_
MAC             cell    accum_reg[17]           accum_reg_17_
MAC             cell    accum_reg[20]           accum_reg_20_
MAC             cell    counter_reg[5]          counter_reg_5_
MAC             net     n114                    n11400
MAC             net     n115                    n11500
MAC             net     n116                    n11600
MAC             net     n117                    n11700
MAC             net     n118                    n11800
MAC             net     n119                    n11900
MAC             net     n120                    n12000
MAC             net     n121                    n12100
MAC             net     n122                    n12200
MAC             net     n123                    n12300
MAC             net     n124                    n12400
MAC             net     n125                    n12500
MAC             net     n126                    n12600
MAC             net     n127                    n12700
MAC             net     n128                    n12800
MAC             net     n129                    n12900
MAC             net     n130                    n13000
MAC             net     n131                    n13100
MAC             net     n132                    n13200
MAC             net     n133                    n13300
MAC             net     n134                    n13400
MAC             net     n139                    n13900
MAC             net     n140                    n14000
MAC             net     n141                    n14100
MAC             net     n142                    n14200
MAC             net     n143                    n14300
MAC             net     n144                    n14400
MAC             net     n145                    n14500
MAC             net     n146                    n14600
MAC             net     n147                    n14700
MAC             net     n148                    n14800
MAC             net     n149                    n14900
MAC             net     n150                    n15000
MAC             net     n151                    n15100
MAC             net     n1140                   n11401
MAC             net     n1150                   n11501
MAC             net     n1160                   n11601
MAC             net     n1170                   n11701
MAC             net     n1180                   n11801
MAC             net     n1190                   n11901
MAC             net     n1200                   n12001
MAC             net     n1210                   n12101
MAC             net     n1220                   n12201
MAC             net     n1230                   n12301
MAC             net     n1240                   n12401
MAC             net     n1250                   n12501
MAC             net     n1260                   n12601
MAC             net     n1270                   n12701
MAC             net     n1280                   n12801
MAC             net     n1290                   n12901
MAC             net     n1300                   n13001
MAC             net     n1310                   n13101
MAC             net     n1320                   n13201
MAC             net     n1330                   n13301
MAC             net     n1340                   n13401
MAC             net     n1390                   n13901
MAC             net     n1400                   n14001
MAC             net     n1410                   n14101
MAC             net     n1420                   n14201
MAC             net     n1430                   n14301
MAC             net     n1440                   n14401
MAC             net     n1450                   n14501
MAC             net     n1460                   n14601
MAC             net     n1470                   n14701
MAC             net     n1480                   n14801
MAC             net     n1490                   n14901
MAC             net     n1500                   n15001
MAC             net     n1510                   n15101
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall24/mf3657/ald/FIR_Filter/dc/MAC/MAC.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall24/mf3657/ald/FIR_Filter/dc/MAC/MAC.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
MAC.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Memory usage for this session 260 Mbytes.
Memory usage for this session including child processes 260 Mbytes.
CPU usage for this session 310 seconds ( 0.09 hours ).
Elapsed time for this session 319 seconds ( 0.09 hours ).

Thank you...
