// Seed: 491255746
module module_0 #(
    parameter id_1 = 32'd62
) ();
  wire _id_1;
  wire [id_1 : -1 'b0] id_2;
endmodule
module module_1 #(
    parameter id_20 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17[id_20 :-1'd0],
    id_18,
    id_19,
    _id_20
);
  output wire _id_20;
  inout wire id_19;
  output wire id_18;
  output logic [7:0] id_17;
  module_0 modCall_1 ();
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
