// Seed: 950091201
module module_0 (
    output tri id_0
);
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_7 = 32'd1,
    parameter id_8 = 32'd14
) (
    input wand id_0,
    output tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    input tri id_4,
    output supply1 id_5,
    input wire id_6,
    input wand _id_7[id_8 : -1],
    input wire _id_8
);
  tri0 [id_7  -  -1 : 1] id_10 = -1;
  assign id_10 = id_6;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endmodule
module module_2;
  logic id_1;
  ;
  parameter id_2 = "";
  bit [1 : 1] id_3, id_4;
  always if (id_2) id_3 <= -1;
  initial begin : LABEL_0
    id_3 = new;
    if (id_2) id_1 <= id_4;
  end
  wire id_5;
  assign id_4 = id_4;
endmodule
