#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jul 21 09:55:56 2016
# Process ID: 3888
# Log file: D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: D:/Matlab_Vhd/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/matlab_vhd/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Matlab_Vhd/hdl_prj/ip_repo/switch_IO_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Matlab_Vhd/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Matlab_Vhd/hdl_prj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:head_ip:1.0'. The one found in IP location 'd:/Matlab_Vhd/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0' will take precedence over the same IP in location d:/Matlab_Vhd/hdl_prj/ip_repo/head_ip_v1_0
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 827.199 ; gain = 239.340
open_bd_design {D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:user:switch_IO:1.0 - switch_IO_0
Adding component instance block -- xilinx.com:ip:head_ip:1.0 - head_ip_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system_top> from BD file <D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd>
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name head_ip_v1_0_project -directory D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.tmp/head_ip_v1_0_project d:/Matlab_Vhd/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/matlab_vhd/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Matlab_Vhd/hdl_prj/ip_repo/switch_IO_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Matlab_Vhd/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Matlab_Vhd/hdl_prj/ip_repo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:head_ip:1.0'. The one found in IP location 'd:/Matlab_Vhd/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0' will take precedence over the same IP in location d:/Matlab_Vhd/hdl_prj/ip_repo/head_ip_v1_0
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Matlab_Vhd/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0/component.xml. It will be created.
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source d:/matlab_vhd/hdl_prj/vivado_ip_prj/vivado_prj.tmp/head_ip_v1_0_project/head_ip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2921836619 -regid "210848788_0_0_429" -xml d:/matlab_vhd/hdl_prj/vivado_ip_prj/vivado_prj.tmp/head_ip_v1_0_project/head_ip_..."
    (file "d:/matlab_vhd/hdl_prj/vivado_ip_prj/vivado_prj.tmp/head_ip_v1_0_project/head_ip_v1_0_project.hw/webtalk/labtool_webtalk.tcl" line 26)
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 21 09:59:08 2016...
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/matlab_vhd/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Matlab_Vhd/hdl_prj/ip_repo/switch_IO_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Matlab_Vhd/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Matlab_Vhd/hdl_prj/ip_repo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:head_ip:1.0'. The one found in IP location 'd:/Matlab_Vhd/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0' will take precedence over the same IP in location d:/Matlab_Vhd/hdl_prj/ip_repo/head_ip_v1_0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:ip:head_ip:1.0 [get_ips  system_top_head_ip_0_0]
Upgrading 'D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd'
INFO: [IP_Flow 19-3422] Upgraded system_top_head_ip_0_0 (head_ip 1.0) from revision 1607191510 to revision 1607210950
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_head_ip_0_0/system_top_head_ip_0_0.upgrade_log'.
Wrote  : <D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
report_ip_status -name ip_status 
open_bd_design {D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propgated value(50). Command ignored
VHDL Output written to : D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd
VHDL Output written to : D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd
Wrote  : <D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_top_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_head_ip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block head_ip_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_switch_IO_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_IO_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_top_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_top_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd
VHDL Output written to : D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd
Wrote  : <D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_top_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_head_ip_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block head_ip_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xlconcat_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_switch_IO_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_IO_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_top_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
[Thu Jul 21 10:01:15 2016] Launched synth_1...
Run output will be captured here: D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/runme.log
[Thu Jul 21 10:01:15 2016] Launched impl_1...
Run output will be captured here: D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1047.047 ; gain = 137.527
file copy -force D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_wrapper.sysdef D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.sdk/system_top_wrapper.hdf

launch_sdk -workspace D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.sdk -hwspec D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.sdk/system_top_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.sdk -hwspec D:/Matlab_Vhd/hdl_prj/vivado_ip_prj/vivado_prj.sdk/system_top_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
