$comment
	File created using the following command:
		vcd file ULA.msim.vcd -direction
$end
$date
	Mon Sep 26 00:04:35 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ULA_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 4 # sel [3:0] $end
$var wire 1 $ saida [3] $end
$var wire 1 % saida [2] $end
$var wire 1 & saida [1] $end
$var wire 1 ' saida [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . saida[0]~output_o $end
$var wire 1 / saida[1]~output_o $end
$var wire 1 0 saida[2]~output_o $end
$var wire 1 1 saida[3]~output_o $end
$var wire 1 2 a[1]~input_o $end
$var wire 1 3 b[0]~input_o $end
$var wire 1 4 a[0]~input_o $end
$var wire 1 5 sub|sub[0]~0_combout $end
$var wire 1 6 sel[2]~input_o $end
$var wire 1 7 mux|saida[0]~2_combout $end
$var wire 1 8 sel[0]~input_o $end
$var wire 1 9 sel[1]~input_o $end
$var wire 1 : sum|soma[0]~0_combout $end
$var wire 1 ; mux|saida[0]~27_combout $end
$var wire 1 < mux|saida[0]~28_combout $end
$var wire 1 = mux|saida[0]~3_combout $end
$var wire 1 > mux|saida[0]~4_combout $end
$var wire 1 ? sel[3]~input_o $end
$var wire 1 @ mux|saida[0]~5_combout $end
$var wire 1 A a[2]~input_o $end
$var wire 1 B mux|saida[1]~25_combout $end
$var wire 1 C mux|saida[1]~26_combout $end
$var wire 1 D b[1]~input_o $end
$var wire 1 E sub|sub[0]~1 $end
$var wire 1 F sub|sub[1]~2_combout $end
$var wire 1 G sum|soma[0]~1 $end
$var wire 1 H sum|soma[1]~2_combout $end
$var wire 1 I mux|saida[1]~6_combout $end
$var wire 1 J mux|saida[1]~7_combout $end
$var wire 1 K mux|saida[1]~8_combout $end
$var wire 1 L mux|saida[1]~24_combout $end
$var wire 1 M mux|saida[2]~9_combout $end
$var wire 1 N b[2]~input_o $end
$var wire 1 O mux|saida[0]~10_combout $end
$var wire 1 P a[3]~input_o $end
$var wire 1 Q sub|sub[1]~3 $end
$var wire 1 R sub|sub[2]~4_combout $end
$var wire 1 S mux|saida[0]~11_combout $end
$var wire 1 T sum|soma[1]~3 $end
$var wire 1 U sum|soma[2]~4_combout $end
$var wire 1 V mux|saida[0]~12_combout $end
$var wire 1 W mux|saida[2]~13_combout $end
$var wire 1 X mux|saida[0]~14_combout $end
$var wire 1 Y mux|saida[0]~15_combout $end
$var wire 1 Z mux|saida[2]~16_combout $end
$var wire 1 [ mux|saida[2]~17_combout $end
$var wire 1 \ b[3]~input_o $end
$var wire 1 ] sub|sub[2]~5 $end
$var wire 1 ^ sub|sub[3]~6_combout $end
$var wire 1 _ sum|soma[2]~5 $end
$var wire 1 ` sum|soma[3]~6_combout $end
$var wire 1 a mux|saida[3]~18_combout $end
$var wire 1 b mux|saida[3]~19_combout $end
$var wire 1 c dec|Add0~0_combout $end
$var wire 1 d mux|saida[3]~20_combout $end
$var wire 1 e mux|saida[3]~21_combout $end
$var wire 1 f mux|saida[3]~22_combout $end
$var wire 1 g mux|saida[3]~23_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
b0 "
b0 #
0'
0&
1%
0$
0(
1)
x*
1+
1,
1-
0.
0/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
1B
1C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
1S
1T
1U
1V
1W
0X
1Y
1Z
1[
0\
1]
0^
0_
0`
0a
0b
1c
0d
1e
1f
0g
$end
#10000
b1 #
18
0f
0e
#20000
b11 #
b10 #
08
19
1e
0W
0C
1f
0Z
0[
00
0%
#30000
b11 #
18
0e
1a
1W
1I
1<
0f
1Z
1[
10
1%
#40000
b111 #
b101 #
b100 #
08
09
16
1f
1e
0a
0I
1>
0<
1b
1J
1C
1;
0Y
1X
0V
0S
1=
0b
0J
0>
1K
1<
1Y
0W
1g
1@
1.
11
1>
0Z
1$
1'
0@
1L
1/
0.
0'
1&
1@
0[
00
1.
1'
0%
#50000
b101 #
18
0f
0e
0<
0>
0g
01
0$
0@
0.
0'
#60000
b111 #
b110 #
08
19
1e
0C
0;
1f
0K
1g
0L
0/
11
1$
0&
#70000
b111 #
18
0e
1a
1W
1I
1<
0f
1Z
1>
0g
1[
1@
1.
10
01
0$
1%
1'
#80000
b1111 #
b1011 #
b1001 #
b1000 #
08
09
06
1?
1f
1e
0a
0W
0I
0<
1b
1J
1C
0X
1V
1S
0=
0[
1L
1/
00
0b
0Z
0J
0>
1W
0%
1&
1Z
#90000
