0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/kenzm/FPGA/Lab_003/Lab_003.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
C:/Users/kenzm/FPGA/Lab_003/Lab_003.srcs/sources_1/imports/new/splitter.vhd,1676487915,vhdl,,,,splitter,,,,,,,,
C:/Users/kenzm/FPGA/Lab_003/Lab_003.srcs/sources_1/new/ControlUnit.vhd,1676908508,vhdl,,,,controlunit,,,,,,,,
C:/Users/kenzm/FPGA/Lab_003/Lab_003.srcs/sources_1/new/ShiftReg_32.vhd,1676749309,vhdl,,,,shiftreg_32,,,,,,,,
C:/Users/kenzm/FPGA/Lab_003/Lab_003.srcs/sources_1/new/ShiftReg_64.vhd,1676749288,vhdl,,,,shiftreg_64,,,,,,,,
C:/Users/kenzm/FPGA/Lab_003/Lab_003.srcs/sources_1/new/TopLevel.vhd,1676907907,vhdl,,,,toplevel,,,,,,,,
C:/Users/kenzm/FPGA/Lab_003/Lab_003.srcs/sources_1/new/counter.vhd,1676745849,vhdl,,,,counter,,,,,,,,
C:/Users/kenzm/FPGA/Lab_003/Lab_003.srcs/sources_1/new/flipflop_64.vhd,1676745702,vhdl,,,,flipflop_64,,,,,,,,
C:/Users/kenzm/FPGA/Lab_003/Lab_003.srcs/sources_1/new/fulladder.vhd,1676745803,vhdl,,,,fulladder,,,,,,,,
