// Seed: 4162951346
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4
);
  initial begin : LABEL_0
    id_1 = 1'd0;
    id_1 <= id_3;
  end
  logic [1 'b0 : -1] id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic id_7 = id_0;
endmodule
