`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 25.04.2024 23:44:39
// Design Name: 
// Module Name: single_digit_BCD_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module single_digit_BCD_tb(
    );
logic clk;       
logic enable; 
logic load;
logic [3:0] d;
logic [3:0] q;
single_digit_BCD_Counter uut(clk,enable,load,d,q);
always begin
    clk = 0; #20;
    clk= 1; #20;
end
initial begin
    enable = 1; load = 1; d[0] = 0; d[1] = 0; d[2] = 0; d[3] = 0; #10;
    load = 0; #20;
    d[3] = 1; #20;
    d[2] = 1; d[3] = 0; #20;
    d[3] = 1; #20;
    d[1] = 1; d[2] = 0; d[3] = 0; #20;
    d[3] = 1; #20;
    d[2] = 1; d[3] = 0; #20;
    d[3] = 1; #20;
    d[0] = 1; d[1] = 0; d[2] = 0; d[3] = 0; #20;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    d[1] = 1; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    load = 1; d[0] = 0; d[1] = 0; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    d[1] = 1; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    d[0] = 1; d[1] = 0; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    d[1] = 1; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    enable = 0; load = 0; d[0] = 0; d[1] = 0; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    d[1] = 1; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    d[0] = 1; d[1] = 0; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    d[1] = 1; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    load = 1; d[0] = 0; d[1] = 0; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    d[1] = 1; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    d[0] = 1; d[1] = 0; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
    d[1] = 1; d[2] = 0; d[3] = 0; #10;
    d[3] = 1; #10;
    d[2] = 1; d[3] = 0; #10;
    d[3] = 1; #10;
end
endmodule
