INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/AlessthanB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AlessthanB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/_2bit_greater_than.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _2bit_greater_than
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/_6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _6bit_ripple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/_8bit_gtoe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _8bit_gtoe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/divide_6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide_6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/mult_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/mystery_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mystery_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/negA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module negA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/negB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module negB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/returnA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module returnA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/returnB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module returnB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/top_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sources_1/new/xnorAB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xnorAB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.srcs/sim_1/new/top_calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_calc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/evan/Documents/vivado/calculator/calculator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
