Analysis & Synthesis report for MagSimulator
Tue Jan 09 17:31:01 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for MULT:mult_inst|MULT_0002:mult_inst
 17. Source assignments for DIV:div_inst|DIV_0002:div_inst
 18. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem|altsyncram_guo3:auto_generated
 19. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem|altsyncram_6uo3:auto_generated
 20. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem|altsyncram_7uo3:auto_generated
 21. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist41_expX_uid9_fpDivTest_b_19_mem_dmem|altsyncram_6uo3:auto_generated
 22. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem|altsyncram_c1q3:auto_generated
 23. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem|altsyncram_b1q3:auto_generated
 24. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem|altsyncram_a1q3:auto_generated
 25. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem|altsyncram_91q3:auto_generated
 26. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem|altsyncram_n1q3:auto_generated
 27. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem|altsyncram_m1q3:auto_generated
 28. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem|altsyncram_l1q3:auto_generated
 29. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem|altsyncram_k1q3:auto_generated
 30. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem|altsyncram_j1q3:auto_generated
 31. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem|altsyncram_i1q3:auto_generated
 32. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem|altsyncram_h1q3:auto_generated
 33. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem|altsyncram_o1q3:auto_generated
 34. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem|altsyncram_p1q3:auto_generated
 35. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem|altsyncram_q1q3:auto_generated
 36. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem|altsyncram_r1q3:auto_generated
 37. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem|altsyncram_s1q3:auto_generated
 38. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem|altsyncram_t1q3:auto_generated
 39. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem|altsyncram_g1q3:auto_generated
 40. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem|altsyncram_f1q3:auto_generated
 41. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem|altsyncram_e1q3:auto_generated
 42. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem|altsyncram_u1q3:auto_generated
 43. Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated
 44. Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated
 45. Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated
 46. Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated
 47. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem|altsyncram_v1q3:auto_generated
 48. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem|altsyncram_02q3:auto_generated
 49. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem|altsyncram_12q3:auto_generated
 50. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem|altsyncram_22q3:auto_generated
 51. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem|altsyncram_d1q3:auto_generated
 52. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem|altsyncram_32q3:auto_generated
 53. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem|altsyncram_42q3:auto_generated
 54. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem|altsyncram_52q3:auto_generated
 55. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem|altsyncram_62q3:auto_generated
 56. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem|altsyncram_72q3:auto_generated
 57. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem|altsyncram_82q3:auto_generated
 58. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem|altsyncram_92q3:auto_generated
 59. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem|altsyncram_a2q3:auto_generated
 60. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem|altsyncram_b2q3:auto_generated
 61. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem|altsyncram_c2q3:auto_generated
 62. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem|altsyncram_d2q3:auto_generated
 63. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem|altsyncram_e2q3:auto_generated
 64. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem|altsyncram_f2q3:auto_generated
 65. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem|altsyncram_g2q3:auto_generated
 66. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem|altsyncram_h2q3:auto_generated
 67. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem|altsyncram_i2q3:auto_generated
 68. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem|altsyncram_j2q3:auto_generated
 69. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem|altsyncram_k2q3:auto_generated
 70. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem|altsyncram_l2q3:auto_generated
 71. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem|altsyncram_m2q3:auto_generated
 72. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem|altsyncram_n2q3:auto_generated
 73. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem|altsyncram_o2q3:auto_generated
 74. Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component
 75. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
 76. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6
 77. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
 78. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6
 79. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
 80. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist13_excZ_y_uid29_fpMulTest_q_6
 81. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
 82. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist11_fracXIsZero_uid31_fpMulTest_q_6
 83. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
 84. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist12_expXIsMax_uid30_fpMulTest_q_6
 85. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
 86. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6
 87. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excRNaN_uid89_fpMulTest_delay
 88. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:signR_uid48_fpMulTest_delay
 89. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist9_signR_uid48_fpMulTest_q_7
 90. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2
 91. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_bs2_merged_bit_select_b_2
 92. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component
 93. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im21_component
 94. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im6_component
 95. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component
 96. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im3_component
 97. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im9_component
 98. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component
 99. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im18_component
100. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component
101. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1
102. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist8_normalizeBit_uid49_fpMulTest_b_2
103. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist4_extraStickyBitOfProd_uid55_fpMulTest_b_1
104. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist5_stickyRange_uid54_fpMulTest_b_1
105. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay
106. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist10_expSum_uid44_fpMulTest_q_5
107. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_2
108. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist2_expRPreExc_uid72_fpMulTest_b_1
109. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excRInf_uid85_fpMulTest_delay
110. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excRZero_uid80_fpMulTest_delay
111. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist3_fracRPreExc_uid70_fpMulTest_b_1
112. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem
113. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist34_fracY_uid13_fpDivTest_b_20
114. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem
115. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist36_expY_uid12_fpDivTest_b_20
116. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem
117. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20
118. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist41_expX_uid9_fpDivTest_b_19_mem_dmem
119. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist42_expX_uid9_fpDivTest_b_20
120. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:signR_uid46_fpDivTest_delay
121. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist32_signR_uid46_fpDivTest_q_20
122. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:sRPostExc_uid143_fpDivTest_delay
123. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist11_sRPostExc_uid143_fpDivTest_q_6
124. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4
125. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem
126. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem
127. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem
128. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem
129. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist24_yPE_uid52_fpDivTest_b_2
130. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component
131. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist28_yAddr_uid51_fpDivTest_b_2
132. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem
133. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem
134. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem
135. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem
136. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem
137. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem
138. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem
139. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist25_yPE_uid52_fpDivTest_b_4
140. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component
141. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component
142. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component
143. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist9_osig_uid417_pT2_uid219_invPolyEval_b_1
144. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist29_yAddr_uid51_fpDivTest_b_5
145. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem
146. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem
147. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem
148. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem
149. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem
150. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem
151. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem
152. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem
153. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem
154. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem
155. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist8_n1_uid493_pT3_uid226_invPolyEval_b_1
156. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist26_yPE_uid52_fpDivTest_b_7
157. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist7_n0_uid494_pT3_uid226_invPolyEval_b_1
158. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component
159. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid517_pT3_uid226_invPolyEval_component
160. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid516_pT3_uid226_invPolyEval_component
161. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid515_pT3_uid226_invPolyEval_component
162. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component
163. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component
164. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component
165. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component
166. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid509_pT3_uid226_invPolyEval_component
167. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component
168. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist6_osig_uid540_pT3_uid226_invPolyEval_b_1
169. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist30_yAddr_uid51_fpDivTest_b_9
170. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem
171. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem
172. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem
173. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem
174. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem
175. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem
176. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem
177. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem
178. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem
179. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem
180. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem
181. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem
182. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_topRangeY_uid555_pT4_uid233_invPolyEval_b_1
183. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist27_yPE_uid52_fpDivTest_b_11
184. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist4_rightBottomX_bottomRange_uid606_pT4_uid233_invPolyEval_b_1
185. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component
186. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid633_pT4_uid233_invPolyEval_component
187. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid632_pT4_uid233_invPolyEval_component
188. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid637_pT4_uid233_invPolyEval_component
189. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist2_lowRangeB_uid645_pT4_uid233_invPolyEval_b_1
190. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid631_pT4_uid233_invPolyEval_component
191. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid636_pT4_uid233_invPolyEval_component
192. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid630_pT4_uid233_invPolyEval_component
193. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component
194. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist3_lowRangeA_uid641_pT4_uid233_invPolyEval_b_1
195. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist1_osig_uid651_pT4_uid233_invPolyEval_b_1
196. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist31_yAddr_uid51_fpDivTest_b_13
197. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem
198. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem
199. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem
200. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem
201. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem
202. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem
203. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem
204. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem
205. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem
206. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem
207. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem
208. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem
209. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem
210. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem
211. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem
212. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component
213. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component
214. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist10_lev1_a2_uid341_divValPreNorm_uid59_fpDivTest_q_2
215. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid331_divValPreNorm_uid59_fpDivTest_component
216. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid329_divValPreNorm_uid59_fpDivTest_component
217. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component
218. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid328_divValPreNorm_uid59_fpDivTest_component
219. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid333_divValPreNorm_uid59_fpDivTest_component
220. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid327_divValPreNorm_uid59_fpDivTest_component
221. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component
222. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist20_norm_uid64_fpDivTest_b_1
223. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist22_invYO_uid55_fpDivTest_b_5
224. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist19_fracPostRndF_uid80_fpDivTest_q_5
225. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist14_fracPostRndFT_uid104_fpDivTest_b_1
226. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist17_expPostRndFR_uid81_fpDivTest_b_4
227. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist18_expPostRndFR_uid81_fpDivTest_b_6
228. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist43_expX_uid9_fpDivTest_b_24
229. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist44_expX_uid9_fpDivTest_b_25
230. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist40_fracX_uid10_fpDivTest_b_25
231. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im24_component
232. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist0_qDivProd_uid89_fpDivTest_im24_q_2
233. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component
234. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im6_component
235. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im12_component
236. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im3_component
237. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im9_component
238. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component
239. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im18_component
240. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im0_component
241. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist16_qDivProdNorm_uid90_fpDivTest_b_1
242. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist23_invYO_uid55_fpDivTest_b_9
243. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist37_expY_uid12_fpDivTest_b_24
244. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist15_qDivProdFracWF_uid97_fpDivTest_b_1
245. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:extraUlp_uid103_fpDivTest_delay
246. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist13_concExc_uid132_fpDivTest_q_1
247. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist12_excREnc_uid133_fpDivTest_q_5
248. altpll Parameter Settings by Entity Instance
249. lpm_mult Parameter Settings by Entity Instance
250. altsyncram Parameter Settings by Entity Instance
251. Port Connectivity Checks: "MULT:mult_inst"
252. Post-Synthesis Netlist Statistics for Top Partition
253. Elapsed Time Per Partition
254. Analysis & Synthesis Messages
255. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 09 17:31:01 2018       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; MagSimulator                                ;
; Top-level Entity Name              ; MagSimulator                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,902                                       ;
;     Total combinational functions  ; 2,775                                       ;
;     Dedicated logic registers      ; 3,664                                       ;
; Total registers                    ; 3664                                        ;
; Total pins                         ; 53                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 391,180                                     ;
; Embedded Multiplier 9-bit elements ; 82                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M16SAU169C8G     ;                    ;
; Top-level entity name                                                      ; MagSimulator       ; MagSimulator       ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; FPH/synthesis/FPH.v              ; yes             ; User Verilog HDL File        ; F:/Git/MagSimulator/FPGA/FPH/synthesis/FPH.v                                 ; FPH     ;
; MagSimulator.v                   ; yes             ; User Verilog HDL File        ; F:/Git/MagSimulator/FPGA/MagSimulator.v                                      ;         ;
; MULT.v                           ; yes             ; User Wizard-Generated File   ; F:/Git/MagSimulator/FPGA/MULT.v                                              ; MULT    ;
; MULT/dspba_library_package.vhd   ; yes             ; User VHDL File               ; F:/Git/MagSimulator/FPGA/MULT/dspba_library_package.vhd                      ; MULT    ;
; MULT/dspba_library.vhd           ; yes             ; User VHDL File               ; F:/Git/MagSimulator/FPGA/MULT/dspba_library.vhd                              ; MULT    ;
; MULT/MULT_0002.vhd               ; yes             ; User VHDL File               ; F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd                                  ; MULT    ;
; PLL.v                            ; yes             ; User Wizard-Generated File   ; F:/Git/MagSimulator/FPGA/PLL.v                                               ;         ;
; DIV.v                            ; yes             ; User Wizard-Generated File   ; F:/Git/MagSimulator/FPGA/DIV.v                                               ; DIV     ;
; DIV/dspba_library_package.vhd    ; yes             ; User VHDL File               ; F:/Git/MagSimulator/FPGA/DIV/dspba_library_package.vhd                       ; DIV     ;
; DIV/dspba_library.vhd            ; yes             ; User VHDL File               ; F:/Git/MagSimulator/FPGA/DIV/dspba_library.vhd                               ; DIV     ;
; DIV/DIV_0002.vhd                 ; yes             ; User VHDL File               ; F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd                                    ; DIV     ;
; altpll.tdf                       ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/pll_altpll.v                                     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_40u.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_40u.tdf                                     ;         ;
; db/mult_60u.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_60u.tdf                                     ;         ;
; db/mult_20u.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_20u.tdf                                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_guo3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_guo3.tdf                              ;         ;
; db/altsyncram_6uo3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_6uo3.tdf                              ;         ;
; db/altsyncram_7uo3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_7uo3.tdf                              ;         ;
; db/altsyncram_c1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_c1q3.tdf                              ;         ;
; db/altsyncram_b1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_b1q3.tdf                              ;         ;
; db/altsyncram_a1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_a1q3.tdf                              ;         ;
; db/altsyncram_91q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_91q3.tdf                              ;         ;
; db/mult_vot.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_vot.tdf                                     ;         ;
; db/altsyncram_n1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_n1q3.tdf                              ;         ;
; db/altsyncram_m1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_m1q3.tdf                              ;         ;
; db/altsyncram_l1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_l1q3.tdf                              ;         ;
; db/altsyncram_k1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_k1q3.tdf                              ;         ;
; db/altsyncram_j1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_j1q3.tdf                              ;         ;
; db/altsyncram_i1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_i1q3.tdf                              ;         ;
; db/altsyncram_h1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_h1q3.tdf                              ;         ;
; db/mult_1pt.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_1pt.tdf                                     ;         ;
; db/mult_2pt.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_2pt.tdf                                     ;         ;
; db/altsyncram_o1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_o1q3.tdf                              ;         ;
; db/altsyncram_p1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_p1q3.tdf                              ;         ;
; db/altsyncram_q1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_q1q3.tdf                              ;         ;
; db/altsyncram_r1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_r1q3.tdf                              ;         ;
; db/altsyncram_s1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_s1q3.tdf                              ;         ;
; db/altsyncram_t1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_t1q3.tdf                              ;         ;
; db/altsyncram_g1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_g1q3.tdf                              ;         ;
; db/altsyncram_f1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_f1q3.tdf                              ;         ;
; db/altsyncram_e1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_e1q3.tdf                              ;         ;
; db/altsyncram_u1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_u1q3.tdf                              ;         ;
; db/mult_nnt.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_nnt.tdf                                     ;         ;
; db/mult_1mt.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_1mt.tdf                                     ;         ;
; db/mult_2mt.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_2mt.tdf                                     ;         ;
; db/mult_2tt.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_2tt.tdf                                     ;         ;
; db/altsyncram_v1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_v1q3.tdf                              ;         ;
; db/altsyncram_02q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_02q3.tdf                              ;         ;
; db/altsyncram_12q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_12q3.tdf                              ;         ;
; db/altsyncram_22q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_22q3.tdf                              ;         ;
; db/altsyncram_d1q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_d1q3.tdf                              ;         ;
; db/altsyncram_32q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_32q3.tdf                              ;         ;
; db/altsyncram_42q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_42q3.tdf                              ;         ;
; db/altsyncram_52q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_52q3.tdf                              ;         ;
; db/altsyncram_62q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_62q3.tdf                              ;         ;
; db/altsyncram_72q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_72q3.tdf                              ;         ;
; db/altsyncram_82q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_82q3.tdf                              ;         ;
; db/altsyncram_92q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_92q3.tdf                              ;         ;
; db/altsyncram_a2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_a2q3.tdf                              ;         ;
; db/altsyncram_b2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_b2q3.tdf                              ;         ;
; db/altsyncram_c2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_c2q3.tdf                              ;         ;
; db/altsyncram_d2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_d2q3.tdf                              ;         ;
; db/altsyncram_e2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_e2q3.tdf                              ;         ;
; db/altsyncram_f2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_f2q3.tdf                              ;         ;
; db/altsyncram_g2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_g2q3.tdf                              ;         ;
; db/altsyncram_h2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_h2q3.tdf                              ;         ;
; db/altsyncram_i2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_i2q3.tdf                              ;         ;
; db/altsyncram_j2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_j2q3.tdf                              ;         ;
; db/altsyncram_k2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_k2q3.tdf                              ;         ;
; db/altsyncram_l2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_l2q3.tdf                              ;         ;
; db/altsyncram_m2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_m2q3.tdf                              ;         ;
; db/altsyncram_n2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_n2q3.tdf                              ;         ;
; db/altsyncram_o2q3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/altsyncram_o2q3.tdf                              ;         ;
; db/mult_6tt.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Git/MagSimulator/FPGA/db/mult_6tt.tdf                                     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,902                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 2775                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 309                                                                        ;
;     -- 3 input functions                    ; 1761                                                                       ;
;     -- <=2 input functions                  ; 705                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 667                                                                        ;
;     -- arithmetic mode                      ; 2108                                                                       ;
;                                             ;                                                                            ;
; Total registers                             ; 3664                                                                       ;
;     -- Dedicated logic registers            ; 3664                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 53                                                                         ;
; Total memory bits                           ; 391180                                                                     ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 82                                                                         ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3943                                                                       ;
; Total fan-out                               ; 20763                                                                      ;
; Average fan-out                             ; 2.97                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                                                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                 ; Entity Name     ; Library Name ;
+---------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MagSimulator                                                                               ; 2775 (112)          ; 3664 (128)                ; 391180      ; 0          ; 82           ; 8       ; 37        ; 53   ; 0            ; 0          ; |MagSimulator                                                                                                                       ; MagSimulator    ; work         ;
;    |DIV:div_inst|                                                                           ; 2081 (0)            ; 2891 (0)                  ; 391180      ; 0          ; 64           ; 8       ; 28        ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst                                                                                                          ; DIV             ; DIV          ;
;       |DIV_0002:div_inst|                                                                   ; 2081 (1722)         ; 2891 (774)                ; 391180      ; 0          ; 64           ; 8       ; 28        ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst                                                                                        ; DIV_0002        ; div          ;
;          |altsyncram:memoryC0_uid146_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_o2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem|altsyncram_o2q3:auto_generated        ; altsyncram_o2q3 ; work         ;
;          |altsyncram:memoryC0_uid147_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_n2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem|altsyncram_n2q3:auto_generated        ; altsyncram_n2q3 ; work         ;
;          |altsyncram:memoryC0_uid148_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_m2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem|altsyncram_m2q3:auto_generated        ; altsyncram_m2q3 ; work         ;
;          |altsyncram:memoryC0_uid149_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_l2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem|altsyncram_l2q3:auto_generated        ; altsyncram_l2q3 ; work         ;
;          |altsyncram:memoryC0_uid150_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_k2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem|altsyncram_k2q3:auto_generated        ; altsyncram_k2q3 ; work         ;
;          |altsyncram:memoryC0_uid151_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_j2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem|altsyncram_j2q3:auto_generated        ; altsyncram_j2q3 ; work         ;
;          |altsyncram:memoryC0_uid152_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_i2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem|altsyncram_i2q3:auto_generated        ; altsyncram_i2q3 ; work         ;
;          |altsyncram:memoryC0_uid153_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_h2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem|altsyncram_h2q3:auto_generated        ; altsyncram_h2q3 ; work         ;
;          |altsyncram:memoryC0_uid154_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_g2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem|altsyncram_g2q3:auto_generated        ; altsyncram_g2q3 ; work         ;
;          |altsyncram:memoryC0_uid155_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_f2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem|altsyncram_f2q3:auto_generated        ; altsyncram_f2q3 ; work         ;
;          |altsyncram:memoryC0_uid156_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_e2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem|altsyncram_e2q3:auto_generated        ; altsyncram_e2q3 ; work         ;
;          |altsyncram:memoryC0_uid157_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_d2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem|altsyncram_d2q3:auto_generated        ; altsyncram_d2q3 ; work         ;
;          |altsyncram:memoryC0_uid158_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_c2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem|altsyncram_c2q3:auto_generated        ; altsyncram_c2q3 ; work         ;
;          |altsyncram:memoryC0_uid159_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_b2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem|altsyncram_b2q3:auto_generated        ; altsyncram_b2q3 ; work         ;
;          |altsyncram:memoryC0_uid160_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_a2q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem|altsyncram_a2q3:auto_generated        ; altsyncram_a2q3 ; work         ;
;          |altsyncram:memoryC1_uid164_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_92q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem|altsyncram_92q3:auto_generated        ; altsyncram_92q3 ; work         ;
;          |altsyncram:memoryC1_uid165_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_82q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem|altsyncram_82q3:auto_generated        ; altsyncram_82q3 ; work         ;
;          |altsyncram:memoryC1_uid166_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_72q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem|altsyncram_72q3:auto_generated        ; altsyncram_72q3 ; work         ;
;          |altsyncram:memoryC1_uid167_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_62q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem|altsyncram_62q3:auto_generated        ; altsyncram_62q3 ; work         ;
;          |altsyncram:memoryC1_uid168_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_52q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem|altsyncram_52q3:auto_generated        ; altsyncram_52q3 ; work         ;
;          |altsyncram:memoryC1_uid169_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_42q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem|altsyncram_42q3:auto_generated        ; altsyncram_42q3 ; work         ;
;          |altsyncram:memoryC1_uid170_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_32q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem|altsyncram_32q3:auto_generated        ; altsyncram_32q3 ; work         ;
;          |altsyncram:memoryC1_uid171_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_d1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem|altsyncram_d1q3:auto_generated        ; altsyncram_d1q3 ; work         ;
;          |altsyncram:memoryC1_uid172_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_22q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem|altsyncram_22q3:auto_generated        ; altsyncram_22q3 ; work         ;
;          |altsyncram:memoryC1_uid173_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_12q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem|altsyncram_12q3:auto_generated        ; altsyncram_12q3 ; work         ;
;          |altsyncram:memoryC1_uid174_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_02q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem|altsyncram_02q3:auto_generated        ; altsyncram_02q3 ; work         ;
;          |altsyncram:memoryC1_uid175_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_v1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem|altsyncram_v1q3:auto_generated        ; altsyncram_v1q3 ; work         ;
;          |altsyncram:memoryC2_uid179_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_u1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem|altsyncram_u1q3:auto_generated        ; altsyncram_u1q3 ; work         ;
;          |altsyncram:memoryC2_uid180_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_e1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem|altsyncram_e1q3:auto_generated        ; altsyncram_e1q3 ; work         ;
;          |altsyncram:memoryC2_uid181_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_f1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem|altsyncram_f1q3:auto_generated        ; altsyncram_f1q3 ; work         ;
;          |altsyncram:memoryC2_uid182_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_g1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem|altsyncram_g1q3:auto_generated        ; altsyncram_g1q3 ; work         ;
;          |altsyncram:memoryC2_uid183_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_t1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem|altsyncram_t1q3:auto_generated        ; altsyncram_t1q3 ; work         ;
;          |altsyncram:memoryC2_uid184_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_s1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem|altsyncram_s1q3:auto_generated        ; altsyncram_s1q3 ; work         ;
;          |altsyncram:memoryC2_uid185_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_r1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem|altsyncram_r1q3:auto_generated        ; altsyncram_r1q3 ; work         ;
;          |altsyncram:memoryC2_uid186_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_q1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem|altsyncram_q1q3:auto_generated        ; altsyncram_q1q3 ; work         ;
;          |altsyncram:memoryC2_uid187_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_p1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem|altsyncram_p1q3:auto_generated        ; altsyncram_p1q3 ; work         ;
;          |altsyncram:memoryC2_uid188_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_o1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem|altsyncram_o1q3:auto_generated        ; altsyncram_o1q3 ; work         ;
;          |altsyncram:memoryC3_uid191_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_h1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem|altsyncram_h1q3:auto_generated        ; altsyncram_h1q3 ; work         ;
;          |altsyncram:memoryC3_uid192_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_i1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem|altsyncram_i1q3:auto_generated        ; altsyncram_i1q3 ; work         ;
;          |altsyncram:memoryC3_uid193_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_j1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem|altsyncram_j1q3:auto_generated        ; altsyncram_j1q3 ; work         ;
;          |altsyncram:memoryC3_uid194_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_k1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem|altsyncram_k1q3:auto_generated        ; altsyncram_k1q3 ; work         ;
;          |altsyncram:memoryC3_uid195_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_l1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem|altsyncram_l1q3:auto_generated        ; altsyncram_l1q3 ; work         ;
;          |altsyncram:memoryC3_uid196_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_m1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem|altsyncram_m1q3:auto_generated        ; altsyncram_m1q3 ; work         ;
;          |altsyncram:memoryC3_uid197_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_n1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem|altsyncram_n1q3:auto_generated        ; altsyncram_n1q3 ; work         ;
;          |altsyncram:memoryC4_uid200_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_91q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem|altsyncram_91q3:auto_generated        ; altsyncram_91q3 ; work         ;
;          |altsyncram:memoryC4_uid201_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_a1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem|altsyncram_a1q3:auto_generated        ; altsyncram_a1q3 ; work         ;
;          |altsyncram:memoryC4_uid202_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_b1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem|altsyncram_b1q3:auto_generated        ; altsyncram_b1q3 ; work         ;
;          |altsyncram:memoryC4_uid203_invTables_lutmem_dmem|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem                                       ; altsyncram      ; work         ;
;             |altsyncram_c1q3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem|altsyncram_c1q3:auto_generated        ; altsyncram_c1q3 ; work         ;
;          |altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem|                          ; 0 (0)               ; 0 (0)                     ; 936         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem                                ; altsyncram      ; work         ;
;             |altsyncram_guo3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 936         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem|altsyncram_guo3:auto_generated ; altsyncram_guo3 ; work         ;
;          |altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem|                           ; 0 (0)               ; 0 (0)                     ; 198         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem                                 ; altsyncram      ; work         ;
;             |altsyncram_6uo3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 198         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem|altsyncram_6uo3:auto_generated  ; altsyncram_6uo3 ; work         ;
;          |altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem|                          ; 0 (0)               ; 0 (0)                     ; 728         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem                                ; altsyncram      ; work         ;
;             |altsyncram_7uo3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 728         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem|altsyncram_7uo3:auto_generated ; altsyncram_7uo3 ; work         ;
;          |altsyncram:redist41_expX_uid9_fpDivTest_b_19_mem_dmem|                            ; 0 (0)               ; 0 (0)                     ; 198         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:redist41_expX_uid9_fpDivTest_b_19_mem_dmem                                  ; altsyncram      ; work         ;
;             |altsyncram_6uo3:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 198         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|altsyncram:redist41_expX_uid9_fpDivTest_b_19_mem_dmem|altsyncram_6uo3:auto_generated   ; altsyncram_6uo3 ; work         ;
;          |dspba_delay:extraUlp_uid103_fpDivTest_delay|                                      ; 64 (64)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:extraUlp_uid103_fpDivTest_delay                                            ; dspba_delay     ; div          ;
;          |dspba_delay:redist0_qDivProd_uid89_fpDivTest_im24_q_2|                            ; 0 (0)               ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist0_qDivProd_uid89_fpDivTest_im24_q_2                                  ; dspba_delay     ; div          ;
;          |dspba_delay:redist10_lev1_a2_uid341_divValPreNorm_uid59_fpDivTest_q_2|            ; 0 (0)               ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist10_lev1_a2_uid341_divValPreNorm_uid59_fpDivTest_q_2                  ; dspba_delay     ; div          ;
;          |dspba_delay:redist11_sRPostExc_uid143_fpDivTest_q_6|                              ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist11_sRPostExc_uid143_fpDivTest_q_6                                    ; dspba_delay     ; div          ;
;          |dspba_delay:redist12_excREnc_uid133_fpDivTest_q_5|                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist12_excREnc_uid133_fpDivTest_q_5                                      ; dspba_delay     ; div          ;
;          |dspba_delay:redist13_concExc_uid132_fpDivTest_q_1|                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist13_concExc_uid132_fpDivTest_q_1                                      ; dspba_delay     ; div          ;
;          |dspba_delay:redist14_fracPostRndFT_uid104_fpDivTest_b_1|                          ; 0 (0)               ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist14_fracPostRndFT_uid104_fpDivTest_b_1                                ; dspba_delay     ; div          ;
;          |dspba_delay:redist15_qDivProdFracWF_uid97_fpDivTest_b_1|                          ; 0 (0)               ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist15_qDivProdFracWF_uid97_fpDivTest_b_1                                ; dspba_delay     ; div          ;
;          |dspba_delay:redist16_qDivProdNorm_uid90_fpDivTest_b_1|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist16_qDivProdNorm_uid90_fpDivTest_b_1                                  ; dspba_delay     ; div          ;
;          |dspba_delay:redist17_expPostRndFR_uid81_fpDivTest_b_4|                            ; 0 (0)               ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist17_expPostRndFR_uid81_fpDivTest_b_4                                  ; dspba_delay     ; div          ;
;          |dspba_delay:redist18_expPostRndFR_uid81_fpDivTest_b_6|                            ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist18_expPostRndFR_uid81_fpDivTest_b_6                                  ; dspba_delay     ; div          ;
;          |dspba_delay:redist19_fracPostRndF_uid80_fpDivTest_q_5|                            ; 0 (0)               ; 265 (265)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist19_fracPostRndF_uid80_fpDivTest_q_5                                  ; dspba_delay     ; div          ;
;          |dspba_delay:redist1_osig_uid651_pT4_uid233_invPolyEval_b_1|                       ; 67 (67)             ; 53 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist1_osig_uid651_pT4_uid233_invPolyEval_b_1                             ; dspba_delay     ; div          ;
;          |dspba_delay:redist20_norm_uid64_fpDivTest_b_1|                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist20_norm_uid64_fpDivTest_b_1                                          ; dspba_delay     ; div          ;
;          |dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|                                 ; 0 (0)               ; 208 (208)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4                                       ; dspba_delay     ; div          ;
;          |dspba_delay:redist22_invYO_uid55_fpDivTest_b_5|                                   ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist22_invYO_uid55_fpDivTest_b_5                                         ; dspba_delay     ; div          ;
;          |dspba_delay:redist23_invYO_uid55_fpDivTest_b_9|                                   ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist23_invYO_uid55_fpDivTest_b_9                                         ; dspba_delay     ; div          ;
;          |dspba_delay:redist24_yPE_uid52_fpDivTest_b_2|                                     ; 0 (0)               ; 82 (82)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist24_yPE_uid52_fpDivTest_b_2                                           ; dspba_delay     ; div          ;
;          |dspba_delay:redist25_yPE_uid52_fpDivTest_b_4|                                     ; 0 (0)               ; 82 (82)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist25_yPE_uid52_fpDivTest_b_4                                           ; dspba_delay     ; div          ;
;          |dspba_delay:redist26_yPE_uid52_fpDivTest_b_7|                                     ; 0 (0)               ; 123 (123)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist26_yPE_uid52_fpDivTest_b_7                                           ; dspba_delay     ; div          ;
;          |dspba_delay:redist27_yPE_uid52_fpDivTest_b_11|                                    ; 0 (0)               ; 164 (164)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist27_yPE_uid52_fpDivTest_b_11                                          ; dspba_delay     ; div          ;
;          |dspba_delay:redist28_yAddr_uid51_fpDivTest_b_2|                                   ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist28_yAddr_uid51_fpDivTest_b_2                                         ; dspba_delay     ; div          ;
;          |dspba_delay:redist29_yAddr_uid51_fpDivTest_b_5|                                   ; 0 (0)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist29_yAddr_uid51_fpDivTest_b_5                                         ; dspba_delay     ; div          ;
;          |dspba_delay:redist2_lowRangeB_uid645_pT4_uid233_invPolyEval_b_1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist2_lowRangeB_uid645_pT4_uid233_invPolyEval_b_1                        ; dspba_delay     ; div          ;
;          |dspba_delay:redist30_yAddr_uid51_fpDivTest_b_9|                                   ; 0 (0)               ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist30_yAddr_uid51_fpDivTest_b_9                                         ; dspba_delay     ; div          ;
;          |dspba_delay:redist31_yAddr_uid51_fpDivTest_b_13|                                  ; 0 (0)               ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist31_yAddr_uid51_fpDivTest_b_13                                        ; dspba_delay     ; div          ;
;          |dspba_delay:redist32_signR_uid46_fpDivTest_q_20|                                  ; 0 (0)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist32_signR_uid46_fpDivTest_q_20                                        ; dspba_delay     ; div          ;
;          |dspba_delay:redist34_fracY_uid13_fpDivTest_b_20|                                  ; 0 (0)               ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist34_fracY_uid13_fpDivTest_b_20                                        ; dspba_delay     ; div          ;
;          |dspba_delay:redist36_expY_uid12_fpDivTest_b_20|                                   ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist36_expY_uid12_fpDivTest_b_20                                         ; dspba_delay     ; div          ;
;          |dspba_delay:redist37_expY_uid12_fpDivTest_b_24|                                   ; 0 (0)               ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist37_expY_uid12_fpDivTest_b_24                                         ; dspba_delay     ; div          ;
;          |dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|                                  ; 0 (0)               ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20                                        ; dspba_delay     ; div          ;
;          |dspba_delay:redist3_lowRangeA_uid641_pT4_uid233_invPolyEval_b_1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist3_lowRangeA_uid641_pT4_uid233_invPolyEval_b_1                        ; dspba_delay     ; div          ;
;          |dspba_delay:redist40_fracX_uid10_fpDivTest_b_25|                                  ; 0 (0)               ; 260 (260)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist40_fracX_uid10_fpDivTest_b_25                                        ; dspba_delay     ; div          ;
;          |dspba_delay:redist42_expX_uid9_fpDivTest_b_20|                                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist42_expX_uid9_fpDivTest_b_20                                          ; dspba_delay     ; div          ;
;          |dspba_delay:redist43_expX_uid9_fpDivTest_b_24|                                    ; 0 (0)               ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist43_expX_uid9_fpDivTest_b_24                                          ; dspba_delay     ; div          ;
;          |dspba_delay:redist44_expX_uid9_fpDivTest_b_25|                                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist44_expX_uid9_fpDivTest_b_25                                          ; dspba_delay     ; div          ;
;          |dspba_delay:redist4_rightBottomX_bottomRange_uid606_pT4_uid233_invPolyEval_b_1|   ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist4_rightBottomX_bottomRange_uid606_pT4_uid233_invPolyEval_b_1         ; dspba_delay     ; div          ;
;          |dspba_delay:redist5_topRangeY_uid555_pT4_uid233_invPolyEval_b_1|                  ; 0 (0)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_topRangeY_uid555_pT4_uid233_invPolyEval_b_1                        ; dspba_delay     ; div          ;
;          |dspba_delay:redist6_osig_uid540_pT3_uid226_invPolyEval_b_1|                       ; 49 (49)             ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist6_osig_uid540_pT3_uid226_invPolyEval_b_1                             ; dspba_delay     ; div          ;
;          |dspba_delay:redist8_n1_uid493_pT3_uid226_invPolyEval_b_1|                         ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist8_n1_uid493_pT3_uid226_invPolyEval_b_1                               ; dspba_delay     ; div          ;
;          |dspba_delay:redist9_osig_uid417_pT2_uid219_invPolyEval_b_1|                       ; 50 (50)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist9_osig_uid417_pT2_uid219_invPolyEval_b_1                             ; dspba_delay     ; div          ;
;          |dspba_delay:sRPostExc_uid143_fpDivTest_delay|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:sRPostExc_uid143_fpDivTest_delay                                           ; dspba_delay     ; div          ;
;          |dspba_delay:signR_uid46_fpDivTest_delay|                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|dspba_delay:signR_uid46_fpDivTest_delay                                                ; dspba_delay     ; div          ;
;          |lpm_mult:qDivProd_uid89_fpDivTest_im0_component|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im0_component                                        ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im0_component|mult_60u:auto_generated                ; mult_60u        ; work         ;
;          |lpm_mult:qDivProd_uid89_fpDivTest_im12_component|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im12_component                                       ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im12_component|mult_60u:auto_generated               ; mult_60u        ; work         ;
;          |lpm_mult:qDivProd_uid89_fpDivTest_im15_component|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im15_component                                       ; lpm_mult        ; work         ;
;             |mult_40u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im15_component|mult_40u:auto_generated               ; mult_40u        ; work         ;
;          |lpm_mult:qDivProd_uid89_fpDivTest_im18_component|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im18_component                                       ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im18_component|mult_60u:auto_generated               ; mult_60u        ; work         ;
;          |lpm_mult:qDivProd_uid89_fpDivTest_im21_component|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im21_component                                       ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im21_component|mult_60u:auto_generated               ; mult_60u        ; work         ;
;          |lpm_mult:qDivProd_uid89_fpDivTest_im24_component|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im24_component                                       ; lpm_mult        ; work         ;
;             |mult_40u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im24_component|mult_40u:auto_generated               ; mult_40u        ; work         ;
;          |lpm_mult:qDivProd_uid89_fpDivTest_im3_component|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im3_component                                        ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im3_component|mult_60u:auto_generated                ; mult_60u        ; work         ;
;          |lpm_mult:qDivProd_uid89_fpDivTest_im6_component|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im6_component                                        ; lpm_mult        ; work         ;
;             |mult_40u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im6_component|mult_40u:auto_generated                ; mult_40u        ; work         ;
;          |lpm_mult:qDivProd_uid89_fpDivTest_im9_component|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im9_component                                        ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:qDivProd_uid89_fpDivTest_im9_component|mult_60u:auto_generated                ; mult_60u        ; work         ;
;          |lpm_mult:sm0_uid327_divValPreNorm_uid59_fpDivTest_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid327_divValPreNorm_uid59_fpDivTest_component                            ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid327_divValPreNorm_uid59_fpDivTest_component|mult_60u:auto_generated    ; mult_60u        ; work         ;
;          |lpm_mult:sm0_uid328_divValPreNorm_uid59_fpDivTest_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid328_divValPreNorm_uid59_fpDivTest_component                            ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid328_divValPreNorm_uid59_fpDivTest_component|mult_60u:auto_generated    ; mult_60u        ; work         ;
;          |lpm_mult:sm0_uid330_divValPreNorm_uid59_fpDivTest_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid330_divValPreNorm_uid59_fpDivTest_component                            ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid330_divValPreNorm_uid59_fpDivTest_component|mult_60u:auto_generated    ; mult_60u        ; work         ;
;          |lpm_mult:sm0_uid331_divValPreNorm_uid59_fpDivTest_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid331_divValPreNorm_uid59_fpDivTest_component                            ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid331_divValPreNorm_uid59_fpDivTest_component|mult_60u:auto_generated    ; mult_60u        ; work         ;
;          |lpm_mult:sm0_uid332_divValPreNorm_uid59_fpDivTest_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid332_divValPreNorm_uid59_fpDivTest_component                            ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid332_divValPreNorm_uid59_fpDivTest_component|mult_60u:auto_generated    ; mult_60u        ; work         ;
;          |lpm_mult:sm0_uid333_divValPreNorm_uid59_fpDivTest_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid333_divValPreNorm_uid59_fpDivTest_component                            ; lpm_mult        ; work         ;
;             |mult_6tt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid333_divValPreNorm_uid59_fpDivTest_component|mult_6tt:auto_generated    ; mult_6tt        ; work         ;
;          |lpm_mult:sm0_uid334_divValPreNorm_uid59_fpDivTest_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid334_divValPreNorm_uid59_fpDivTest_component                            ; lpm_mult        ; work         ;
;             |mult_6tt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid334_divValPreNorm_uid59_fpDivTest_component|mult_6tt:auto_generated    ; mult_6tt        ; work         ;
;          |lpm_mult:sm0_uid335_divValPreNorm_uid59_fpDivTest_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid335_divValPreNorm_uid59_fpDivTest_component                            ; lpm_mult        ; work         ;
;             |mult_6tt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid335_divValPreNorm_uid59_fpDivTest_component|mult_6tt:auto_generated    ; mult_6tt        ; work         ;
;          |lpm_mult:sm0_uid363_pT1_uid212_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid363_pT1_uid212_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_vot:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid363_pT1_uid212_invPolyEval_component|mult_vot:auto_generated           ; mult_vot        ; work         ;
;          |lpm_mult:sm0_uid409_pT2_uid219_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid409_pT2_uid219_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_vot:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid409_pT2_uid219_invPolyEval_component|mult_vot:auto_generated           ; mult_vot        ; work         ;
;          |lpm_mult:sm0_uid410_pT2_uid219_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid410_pT2_uid219_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_2pt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid410_pT2_uid219_invPolyEval_component|mult_2pt:auto_generated           ; mult_2pt        ; work         ;
;          |lpm_mult:sm0_uid509_pT3_uid226_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid509_pT3_uid226_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_vot:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid509_pT3_uid226_invPolyEval_component|mult_vot:auto_generated           ; mult_vot        ; work         ;
;          |lpm_mult:sm0_uid510_pT3_uid226_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid510_pT3_uid226_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_2pt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid510_pT3_uid226_invPolyEval_component|mult_2pt:auto_generated           ; mult_2pt        ; work         ;
;          |lpm_mult:sm0_uid512_pT3_uid226_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid512_pT3_uid226_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_2mt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid512_pT3_uid226_invPolyEval_component|mult_2mt:auto_generated           ; mult_2mt        ; work         ;
;          |lpm_mult:sm0_uid513_pT3_uid226_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid513_pT3_uid226_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_2tt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid513_pT3_uid226_invPolyEval_component|mult_2tt:auto_generated           ; mult_2tt        ; work         ;
;          |lpm_mult:sm0_uid514_pT3_uid226_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid514_pT3_uid226_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_1mt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid514_pT3_uid226_invPolyEval_component|mult_1mt:auto_generated           ; mult_1mt        ; work         ;
;          |lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|                             ; 32 (0)              ; 21 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_nnt:auto_generated|                                                       ; 32 (32)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated           ; mult_nnt        ; work         ;
;          |lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|                             ; 32 (0)              ; 21 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_nnt:auto_generated|                                                       ; 32 (32)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated           ; mult_nnt        ; work         ;
;          |lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|                             ; 32 (0)              ; 21 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_nnt:auto_generated|                                                       ; 32 (32)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated           ; mult_nnt        ; work         ;
;          |lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|                             ; 32 (0)              ; 21 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_nnt:auto_generated|                                                       ; 32 (32)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated           ; mult_nnt        ; work         ;
;          |lpm_mult:sm0_uid630_pT4_uid233_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid630_pT4_uid233_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_vot:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid630_pT4_uid233_invPolyEval_component|mult_vot:auto_generated           ; mult_vot        ; work         ;
;          |lpm_mult:sm0_uid631_pT4_uid233_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid631_pT4_uid233_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_2pt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid631_pT4_uid233_invPolyEval_component|mult_2pt:auto_generated           ; mult_2pt        ; work         ;
;          |lpm_mult:sm0_uid633_pT4_uid233_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid633_pT4_uid233_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_2pt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid633_pT4_uid233_invPolyEval_component|mult_2pt:auto_generated           ; mult_2pt        ; work         ;
;          |lpm_mult:sm0_uid634_pT4_uid233_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid634_pT4_uid233_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_20u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid634_pT4_uid233_invPolyEval_component|mult_20u:auto_generated           ; mult_20u        ; work         ;
;          |lpm_mult:sm0_uid635_pT4_uid233_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid635_pT4_uid233_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_1pt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid635_pT4_uid233_invPolyEval_component|mult_1pt:auto_generated           ; mult_1pt        ; work         ;
;          |lpm_mult:sm0_uid636_pT4_uid233_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid636_pT4_uid233_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_2tt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid636_pT4_uid233_invPolyEval_component|mult_2tt:auto_generated           ; mult_2tt        ; work         ;
;          |lpm_mult:sm1_uid329_divValPreNorm_uid59_fpDivTest_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm1_uid329_divValPreNorm_uid59_fpDivTest_component                            ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm1_uid329_divValPreNorm_uid59_fpDivTest_component|mult_60u:auto_generated    ; mult_60u        ; work         ;
;          |lpm_mult:sm1_uid411_pT2_uid219_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm1_uid411_pT2_uid219_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_1pt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm1_uid411_pT2_uid219_invPolyEval_component|mult_1pt:auto_generated           ; mult_1pt        ; work         ;
;          |lpm_mult:sm1_uid511_pT3_uid226_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm1_uid511_pT3_uid226_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_1pt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm1_uid511_pT3_uid226_invPolyEval_component|mult_1pt:auto_generated           ; mult_1pt        ; work         ;
;          |lpm_mult:sm1_uid632_pT4_uid233_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm1_uid632_pT4_uid233_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_1pt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm1_uid632_pT4_uid233_invPolyEval_component|mult_1pt:auto_generated           ; mult_1pt        ; work         ;
;          |lpm_mult:sm1_uid637_pT4_uid233_invPolyEval_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm1_uid637_pT4_uid233_invPolyEval_component                                   ; lpm_mult        ; work         ;
;             |mult_2tt:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm1_uid637_pT4_uid233_invPolyEval_component|mult_2tt:auto_generated           ; mult_2tt        ; work         ;
;    |MULT:mult_inst|                                                                         ; 582 (0)             ; 645 (0)                   ; 0           ; 0          ; 18           ; 0       ; 9         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst                                                                                                        ; MULT            ; MULT         ;
;       |MULT_0002:mult_inst|                                                                 ; 582 (582)           ; 645 (362)                 ; 0           ; 0          ; 18           ; 0       ; 9         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst                                                                                    ; MULT_0002       ; mult         ;
;          |dspba_delay:excRInf_uid85_fpMulTest_delay|                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excRInf_uid85_fpMulTest_delay                                          ; dspba_delay     ; mult         ;
;          |dspba_delay:excRNaN_uid89_fpMulTest_delay|                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excRNaN_uid89_fpMulTest_delay                                          ; dspba_delay     ; mult         ;
;          |dspba_delay:excRZero_uid80_fpMulTest_delay|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excRZero_uid80_fpMulTest_delay                                         ; dspba_delay     ; mult         ;
;          |dspba_delay:excZ_y_uid29_fpMulTest_delay|                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay                                           ; dspba_delay     ; mult         ;
;          |dspba_delay:expXIsMax_uid30_fpMulTest_delay|                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay                                        ; dspba_delay     ; mult         ;
;          |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                      ; dspba_delay     ; mult         ;
;          |dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_bs2_merged_bit_select_b_2| ; 0 (0)               ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_bs2_merged_bit_select_b_2   ; dspba_delay     ; mult         ;
;          |dspba_delay:redist10_expSum_uid44_fpMulTest_q_5|                                  ; 0 (0)               ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist10_expSum_uid44_fpMulTest_q_5                                    ; dspba_delay     ; mult         ;
;          |dspba_delay:redist11_fracXIsZero_uid31_fpMulTest_q_6|                             ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist11_fracXIsZero_uid31_fpMulTest_q_6                               ; dspba_delay     ; mult         ;
;          |dspba_delay:redist12_expXIsMax_uid30_fpMulTest_q_6|                               ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist12_expXIsMax_uid30_fpMulTest_q_6                                 ; dspba_delay     ; mult         ;
;          |dspba_delay:redist13_excZ_y_uid29_fpMulTest_q_6|                                  ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist13_excZ_y_uid29_fpMulTest_q_6                                    ; dspba_delay     ; mult         ;
;          |dspba_delay:redist2_expRPreExc_uid72_fpMulTest_b_1|                               ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist2_expRPreExc_uid72_fpMulTest_b_1                                 ; dspba_delay     ; mult         ;
;          |dspba_delay:redist3_fracRPreExc_uid70_fpMulTest_b_1|                              ; 0 (0)               ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist3_fracRPreExc_uid70_fpMulTest_b_1                                ; dspba_delay     ; mult         ;
;          |dspba_delay:redist4_extraStickyBitOfProd_uid55_fpMulTest_b_1|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist4_extraStickyBitOfProd_uid55_fpMulTest_b_1                       ; dspba_delay     ; mult         ;
;          |dspba_delay:redist5_stickyRange_uid54_fpMulTest_b_1|                              ; 0 (0)               ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist5_stickyRange_uid54_fpMulTest_b_1                                ; dspba_delay     ; mult         ;
;          |dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_2|                            ; 0 (0)               ; 53 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_2                              ; dspba_delay     ; mult         ;
;          |dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1                               ; dspba_delay     ; mult         ;
;          |dspba_delay:redist8_normalizeBit_uid49_fpMulTest_b_2|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist8_normalizeBit_uid49_fpMulTest_b_2                               ; dspba_delay     ; mult         ;
;          |dspba_delay:redist9_signR_uid48_fpMulTest_q_7|                                    ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist9_signR_uid48_fpMulTest_q_7                                      ; dspba_delay     ; mult         ;
;          |dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay                         ; dspba_delay     ; mult         ;
;          |dspba_delay:signR_uid48_fpMulTest_delay|                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:signR_uid48_fpMulTest_delay                                            ; dspba_delay     ; mult         ;
;          |lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im0_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im0_component                          ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im0_component|mult_60u:auto_generated  ; mult_60u        ; work         ;
;          |lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im12_component|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im12_component                         ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im12_component|mult_60u:auto_generated ; mult_60u        ; work         ;
;          |lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im15_component|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im15_component                         ; lpm_mult        ; work         ;
;             |mult_20u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im15_component|mult_20u:auto_generated ; mult_20u        ; work         ;
;          |lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im18_component|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im18_component                         ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im18_component|mult_60u:auto_generated ; mult_60u        ; work         ;
;          |lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im21_component|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im21_component                         ; lpm_mult        ; work         ;
;             |mult_40u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im21_component|mult_40u:auto_generated ; mult_40u        ; work         ;
;          |lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im24_component|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im24_component                         ; lpm_mult        ; work         ;
;             |mult_40u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im24_component|mult_40u:auto_generated ; mult_40u        ; work         ;
;          |lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im3_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im3_component                          ; lpm_mult        ; work         ;
;             |mult_40u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im3_component|mult_40u:auto_generated  ; mult_40u        ; work         ;
;          |lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im6_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im6_component                          ; lpm_mult        ; work         ;
;             |mult_40u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im6_component|mult_40u:auto_generated  ; mult_40u        ; work         ;
;          |lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im9_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im9_component                          ; lpm_mult        ; work         ;
;             |mult_60u:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|lpm_mult:prodXY_uid105_prod_uid47_fpMulTest_im9_component|mult_60u:auto_generated  ; mult_60u        ; work         ;
;    |PLL:pll|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|PLL:pll                                                                                                               ; PLL             ; work         ;
;       |altpll:altpll_component|                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|PLL:pll|altpll:altpll_component                                                                                       ; altpll          ; work         ;
;          |PLL_altpll:auto_generated|                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MagSimulator|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                                                             ; PLL_altpll      ; work         ;
+---------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem|altsyncram_o2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid146_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem|altsyncram_n2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid147_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem|altsyncram_m2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid148_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem|altsyncram_l2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid149_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem|altsyncram_k2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid150_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem|altsyncram_j2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid151_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem|altsyncram_i2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid152_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem|altsyncram_h2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid153_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem|altsyncram_g2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid154_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem|altsyncram_f2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid155_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem|altsyncram_e2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid156_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem|altsyncram_d2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid157_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem|altsyncram_c2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid158_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem|altsyncram_b2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid159_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem|altsyncram_a2q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC0_uid160_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem|altsyncram_92q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid164_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem|altsyncram_82q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid165_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem|altsyncram_72q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid166_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem|altsyncram_62q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid167_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem|altsyncram_52q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid168_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem|altsyncram_42q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid169_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem|altsyncram_32q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid170_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem|altsyncram_d1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid171_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem|altsyncram_22q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid172_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem|altsyncram_12q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid173_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem|altsyncram_02q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid174_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem|altsyncram_v1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC1_uid175_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem|altsyncram_u1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC2_uid179_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem|altsyncram_e1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC2_uid180_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem|altsyncram_f1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC2_uid181_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem|altsyncram_g1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC2_uid182_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem|altsyncram_t1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC2_uid183_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem|altsyncram_s1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC2_uid184_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem|altsyncram_r1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC2_uid185_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem|altsyncram_q1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC2_uid186_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem|altsyncram_p1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC2_uid187_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem|altsyncram_o1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 2            ; --           ; --           ; 4096 ; DIV_0002_memoryC2_uid188_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem|altsyncram_h1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC3_uid191_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem|altsyncram_i1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC3_uid192_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem|altsyncram_j1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC3_uid193_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem|altsyncram_k1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC3_uid194_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem|altsyncram_l1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC3_uid195_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem|altsyncram_m1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC3_uid196_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem|altsyncram_n1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC3_uid197_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem|altsyncram_91q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC4_uid200_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem|altsyncram_a1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC4_uid201_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem|altsyncram_b1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC4_uid202_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem|altsyncram_c1q3:auto_generated|ALTSYNCRAM        ; M9K  ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192 ; DIV_0002_memoryC4_uid203_invTables_lutmem.hex ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem|altsyncram_guo3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 18           ; 52           ; 18           ; 52           ; 936  ; None                                          ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem|altsyncram_6uo3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 18           ; 11           ; 18           ; 11           ; 198  ; None                                          ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem|altsyncram_7uo3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 14           ; 52           ; 14           ; 52           ; 728  ; None                                          ;
; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist41_expX_uid9_fpDivTest_b_19_mem_dmem|altsyncram_6uo3:auto_generated|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; 18           ; 11           ; 18           ; 11           ; 198  ; None                                          ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 8           ;
; Simple Multipliers (18-bit)           ; 37          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 82          ;
; Signed Embedded Multipliers           ; 14          ;
; Unsigned Embedded Multipliers         ; 31          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; altera_fp_functions ; 17.0    ; N/A          ; N/A          ; |MagSimulator|DIV:div_inst   ; DIV.v           ;
; Altera ; altera_fp_functions ; 17.0    ; N/A          ; N/A          ; |MagSimulator|MULT:mult_inst ; MULT.v          ;
; Altera ; ALTPLL              ; 17.0    ; N/A          ; N/A          ; |MagSimulator|PLL:pll        ; PLL.v           ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                              ;
+-------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DIV:div_inst|DIV_0002:div_inst|redist35_expY_uid12_fpDivTest_b_19_rdcnt_i[0]  ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist35_expY_uid12_fpDivTest_b_19_rdcnt_i[1]  ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist35_expY_uid12_fpDivTest_b_19_rdcnt_i[2]  ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist35_expY_uid12_fpDivTest_b_19_rdcnt_i[3]  ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist35_expY_uid12_fpDivTest_b_19_rdcnt_i[4]  ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist41_expX_uid9_fpDivTest_b_19_rdcnt_i[0]   ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist41_expX_uid9_fpDivTest_b_19_rdcnt_i[1]   ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist41_expX_uid9_fpDivTest_b_19_rdcnt_i[2]   ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist41_expX_uid9_fpDivTest_b_19_rdcnt_i[3]   ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist41_expX_uid9_fpDivTest_b_19_rdcnt_i[4]   ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist33_fracY_uid13_fpDivTest_b_19_rdcnt_i[0] ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist33_fracY_uid13_fpDivTest_b_19_rdcnt_i[1] ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist33_fracY_uid13_fpDivTest_b_19_rdcnt_i[2] ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist33_fracY_uid13_fpDivTest_b_19_rdcnt_i[3] ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist33_fracY_uid13_fpDivTest_b_19_rdcnt_i[4] ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist35_expY_uid12_fpDivTest_b_19_rdcnt_eq    ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist41_expX_uid9_fpDivTest_b_19_rdcnt_eq     ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist33_fracY_uid13_fpDivTest_b_19_rdcnt_eq   ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist38_fracX_uid10_fpDivTest_b_15_rdcnt_i[0] ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist38_fracX_uid10_fpDivTest_b_15_rdcnt_i[1] ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist38_fracX_uid10_fpDivTest_b_15_rdcnt_i[2] ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist38_fracX_uid10_fpDivTest_b_15_rdcnt_i[3] ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist38_fracX_uid10_fpDivTest_b_15_rdcnt_eq   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 23                                     ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][52]                                     ; Stuck at VCC due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][52]                                     ; Stuck at VCC due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][52]                                     ; Stuck at VCC due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][52]                                     ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][16] ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][15] ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][14] ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][13] ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][12] ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][11] ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][10] ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][9]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][8]  ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][7]  ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][6]  ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][5]  ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][4]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][3]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][2]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][1]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][0]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][16] ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][15] ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][14] ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][13] ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][12] ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][11] ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][10] ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][9]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][8]  ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][7]  ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][6]  ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][5]  ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][4]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][3]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][2]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][1]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][0]  ; Stuck at VCC due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay|delay_signals[0][0]                                          ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay|delay_signals[0][0]                                       ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]                                     ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6|delay_signals[4][0]                                   ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6|delay_signals[3][0]                                   ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6|delay_signals[2][0]                                   ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6|delay_signals[1][0]                                   ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6|delay_signals[0][0]                                   ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6|delay_signals[4][0]                                ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6|delay_signals[3][0]                                ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6|delay_signals[2][0]                                ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6|delay_signals[1][0]                                ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6|delay_signals[0][0]                                ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6|delay_signals[4][0]                              ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6|delay_signals[3][0]                              ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6|delay_signals[2][0]                              ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6|delay_signals[1][0]                              ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6|delay_signals[0][0]                              ; Stuck at GND due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe27                       ; Stuck at GND due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe27                       ; Stuck at GND due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe27                       ; Stuck at GND due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe27                       ; Stuck at GND due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|lev2_a0_uid342_divValPreNorm_uid59_fpDivTest_o[72,73]                                                     ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_1_o[0..17]                                                          ; Stuck at GND due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[107,108]                                                        ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|qDivProdExp_opA_uid94_fpDivTest_o[11]                                                                     ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe28                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe30                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe31                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe33                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe28                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe30                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe31                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe33                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe28                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe30                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe31                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe33                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe28                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe30                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe31                       ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe33                       ; Lost fanout                                                                                                                    ;
; MULT:mult_inst|MULT_0002:mult_inst|prodXY_uid105_prod_uid47_fpMulTest_result_add_0_1_o[0..17]                                            ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|prodXY_uid105_prod_uid47_fpMulTest_result_add_1_0_o[106,107]                                          ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lev2_a0_uid530_pT3_uid226_invPolyEval_o[50..52]                                                           ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lev1_a0high_uid643_pT4_uid233_invPolyEval_o[66,67]                                                        ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lev1_a0_uid339_divValPreNorm_uid59_fpDivTest_o[72]                                                        ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[107]                                                            ; Lost fanout                                                                                                                    ;
; MULT:mult_inst|MULT_0002:mult_inst|prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[106]                                              ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist7_n0_uid494_pT3_uid226_invPolyEval_b_1|delay_signals[0][3]                              ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist27_yPE_uid52_fpDivTest_b_11|delay_signals[3][7]                   ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist7_n0_uid494_pT3_uid226_invPolyEval_b_1|delay_signals[0][2]                              ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist27_yPE_uid52_fpDivTest_b_11|delay_signals[3][6]                   ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist7_n0_uid494_pT3_uid226_invPolyEval_b_1|delay_signals[0][1]                              ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist27_yPE_uid52_fpDivTest_b_11|delay_signals[3][5]                   ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist7_n0_uid494_pT3_uid226_invPolyEval_b_1|delay_signals[0][0]                              ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist27_yPE_uid52_fpDivTest_b_11|delay_signals[3][4]                   ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe5                        ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe22                       ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe5                        ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe22                       ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe5                        ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe22                       ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe5                        ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe22                       ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][51]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][51]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][50]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][50]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][49]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][49]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][48]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][48]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][47]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][47]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][46]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][46]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][45]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][45]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][44]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][44]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][43]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][43]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][42]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][42]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][41]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][41]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][40]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][40]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][39]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][39]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][38]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][38]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][37]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][37]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][36]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][36]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][35]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][35]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][34]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][34]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][33]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][33]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][32]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][32]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][31]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][31]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][30]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][30]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][29]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][29]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][28]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][28]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][27]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][27]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][26]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][26]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][25]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][25]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][24]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][24]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][23]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][23]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][22]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][22]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][21]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][21]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][20]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][20]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][19]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][19]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][18]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][18]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][17]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][17]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][16]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][16]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][15]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][15]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][14]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][14]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][13]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][13]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][12]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][12]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][11]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][11]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][10]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][10]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][9]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][9]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][8]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][8]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][7]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][7]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][6]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][6]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][5]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][5]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][4]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][4]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][3]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][3]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][2]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][2]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][1]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][1]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[4][0]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][0]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][51]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][51]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][50]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][50]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][49]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][49]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][48]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][48]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][47]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][47]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][46]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][46]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][45]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][45]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][44]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][44]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][43]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][43]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][42]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][42]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][41]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][41]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][40]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][40]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][39]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][39]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][38]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][38]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][37]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][37]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][36]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][36]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][35]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][35]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][34]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][34]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][33]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][33]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][32]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][32]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][31]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][31]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][30]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][30]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][29]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][29]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][28]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][28]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][27]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][27]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][26]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][26]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][25]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][25]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][24]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][24]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][23]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][23]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][22]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][22]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][21]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][21]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][20]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][20]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][19]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][19]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][18]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][18]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][17]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][17]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][16]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][16]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][15]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][15]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][14]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][14]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][13]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][13]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][12]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][12]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][11]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][11]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][10]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][10]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][9]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][9]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][8]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][8]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][7]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][7]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][6]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][6]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][5]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][5]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][4]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][4]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][3]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][3]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][2]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][2]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][1]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][1]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[3][0]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][0]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][51]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][51]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][50]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][50]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][49]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][49]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][48]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][48]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][47]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][47]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][46]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][46]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][45]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][45]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][44]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][44]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][43]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][43]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][42]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][42]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][41]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][41]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][40]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][40]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][39]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][39]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][38]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][38]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][37]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][37]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][36]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][36]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][35]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][35]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][34]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][34]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][33]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][33]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][32]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][32]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][31]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][31]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][30]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][30]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][29]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][29]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][28]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][28]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][27]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][27]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][26]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][26]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][25]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][25]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][24]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][24]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][23]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][23]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][22]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][22]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][21]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][21]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][20]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][20]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][19]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][19]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][18]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][18]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][17]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][17]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][16]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][16]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][15]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][15]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][14]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][14]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][13]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][13]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][12]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][12]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][11]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][11]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][10]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][10]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][9]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][9]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][8]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][8]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][7]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][7]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][6]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][6]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][5]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][5]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][4]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][4]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][3]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][3]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][2]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][2]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][1]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][1]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[2][0]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][0]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][51]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][51]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][50]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][50]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][49]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][49]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][48]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][48]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][47]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][47]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][46]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][46]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][45]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][45]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][44]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][44]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][43]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][43]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][42]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][42]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][41]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][41]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][40]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][40]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][39]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][39]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][38]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][38]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][37]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][37]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][36]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][36]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][35]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][35]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][34]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][34]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][33]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][33]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][32]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][32]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][31]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][31]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][30]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][30]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][29]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][29]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][28]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][28]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][27]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][27]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][26]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][26]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][25]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][25]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][24]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][24]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][23]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][23]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][22]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][22]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][21]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][21]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][20]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][20]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][19]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][19]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][18]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][18]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][17]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][17]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][16]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][16]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][15]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][15]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][14]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][14]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][13]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][13]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][12]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][12]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][11]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][11]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][10]                                      ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][10]               ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][9]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][9]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][8]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][8]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][7]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][7]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][6]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][6]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][5]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][5]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][4]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][4]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][3]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][3]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][2]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][2]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][1]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][1]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20|delay_signals[1][0]                                       ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][0]                ;
; MULT:mult_inst|MULT_0002:mult_inst|expSumMBias_uid46_fpMulTest_o[12]                                                                     ; Merged with MULT:mult_inst|MULT_0002:mult_inst|expSumMBias_uid46_fpMulTest_o[13]                                               ;
; DIV:div_inst|DIV_0002:div_inst|redist33_fracY_uid13_fpDivTest_b_19_sticky_ena_q[0]                                                       ; Stuck at VCC due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|redist35_expY_uid12_fpDivTest_b_19_sticky_ena_q[0]                                                        ; Stuck at VCC due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|redist41_expX_uid9_fpDivTest_b_19_sticky_ena_q[0]                                                         ; Stuck at VCC due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|redist38_fracX_uid10_fpDivTest_b_15_sticky_ena_q[0]                                                       ; Stuck at VCC due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|redist33_fracY_uid13_fpDivTest_b_19_cmpReg_q[0]                                                           ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|redist35_expY_uid12_fpDivTest_b_19_cmpReg_q[0]                                                            ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|redist41_expX_uid9_fpDivTest_b_19_cmpReg_q[0]                                                             ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|redist38_fracX_uid10_fpDivTest_b_15_cmpReg_q[0]                                                           ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[0..17]                                                          ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[0..17]                                                          ; Lost fanout                                                                                                                    ;
; Total Number of Removed Registers = 392                                                                                                  ;                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay|delay_signals[0][0]                                          ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6|delay_signals[4][0],                                  ;
;                                                                                                                                          ; due to stuck port data_in ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6|delay_signals[3][0],                                  ;
;                                                                                                                                          ;                           ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6|delay_signals[2][0],                                  ;
;                                                                                                                                          ;                           ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6|delay_signals[1][0],                                  ;
;                                                                                                                                          ;                           ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6|delay_signals[0][0]                                   ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay|delay_signals[0][0]                                       ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6|delay_signals[4][0],                               ;
;                                                                                                                                          ; due to stuck port data_in ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6|delay_signals[3][0],                               ;
;                                                                                                                                          ;                           ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6|delay_signals[2][0],                               ;
;                                                                                                                                          ;                           ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6|delay_signals[1][0],                               ;
;                                                                                                                                          ;                           ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6|delay_signals[0][0]                                ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]                                     ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6|delay_signals[4][0],                             ;
;                                                                                                                                          ; due to stuck port data_in ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6|delay_signals[3][0],                             ;
;                                                                                                                                          ;                           ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6|delay_signals[2][0],                             ;
;                                                                                                                                          ;                           ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6|delay_signals[1][0],                             ;
;                                                                                                                                          ;                           ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6|delay_signals[0][0]                              ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe27                       ; Stuck at GND              ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe28,                      ;
;                                                                                                                                          ; due to stuck port data_in ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe30,                      ;
;                                                                                                                                          ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe31,                      ;
;                                                                                                                                          ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe33                       ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe27                       ; Stuck at GND              ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe28,                      ;
;                                                                                                                                          ; due to stuck port data_in ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe30,                      ;
;                                                                                                                                          ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe31,                      ;
;                                                                                                                                          ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe33                       ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe27                       ; Stuck at GND              ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe28,                      ;
;                                                                                                                                          ; due to stuck port data_in ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe30,                      ;
;                                                                                                                                          ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe31,                      ;
;                                                                                                                                          ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe33                       ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe27                       ; Stuck at GND              ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe28,                      ;
;                                                                                                                                          ; due to stuck port data_in ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe30,                      ;
;                                                                                                                                          ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe31,                      ;
;                                                                                                                                          ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated|dffe33                       ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[3][52]                                     ; Stuck at VCC              ; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[2][52],                                    ;
;                                                                                                                                          ; due to stuck port data_in ; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[1][52],                                    ;
;                                                                                                                                          ;                           ; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4|delay_signals[0][52]                                     ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][15] ; Stuck at VCC              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][15] ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][14] ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][14] ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][13] ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][13] ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][11] ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][11] ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][10] ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][10] ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][9]  ; Stuck at VCC              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][9]  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][8]  ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][8]  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][7]  ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][7]  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][6]  ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][6]  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][5]  ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][5]  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][4]  ; Stuck at VCC              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][4]  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][3]  ; Stuck at VCC              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][3]  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][2]  ; Stuck at VCC              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][2]  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][1]  ; Stuck at VCC              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][1]  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][0]  ; Stuck at VCC              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][0]  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][12] ; Stuck at VCC              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][12] ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[1][16] ; Stuck at VCC              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2|delay_signals[0][16] ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; DIV:div_inst|DIV_0002:div_inst|redist33_fracY_uid13_fpDivTest_b_19_sticky_ena_q[0]                                                       ; Stuck at VCC              ; DIV:div_inst|DIV_0002:div_inst|redist33_fracY_uid13_fpDivTest_b_19_cmpReg_q[0]                                                           ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; DIV:div_inst|DIV_0002:div_inst|redist35_expY_uid12_fpDivTest_b_19_sticky_ena_q[0]                                                        ; Stuck at VCC              ; DIV:div_inst|DIV_0002:div_inst|redist35_expY_uid12_fpDivTest_b_19_cmpReg_q[0]                                                            ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; DIV:div_inst|DIV_0002:div_inst|redist41_expX_uid9_fpDivTest_b_19_sticky_ena_q[0]                                                         ; Stuck at VCC              ; DIV:div_inst|DIV_0002:div_inst|redist41_expX_uid9_fpDivTest_b_19_cmpReg_q[0]                                                             ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; DIV:div_inst|DIV_0002:div_inst|redist38_fracX_uid10_fpDivTest_b_15_sticky_ena_q[0]                                                       ; Stuck at VCC              ; DIV:div_inst|DIV_0002:div_inst|redist38_fracX_uid10_fpDivTest_b_15_cmpReg_q[0]                                                           ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                          ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[0]                                                              ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[0]                                                              ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[1]                                                              ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[1]                                                              ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[2]                                                              ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[2]                                                              ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[3]                                                              ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[3]                                                              ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[4]                                                              ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[4]                                                              ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[5]                                                              ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[5]                                                              ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[6]                                                              ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[6]                                                              ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[7]                                                              ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[7]                                                              ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[8]                                                              ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[8]                                                              ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[9]                                                              ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[9]                                                              ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[10]                                                             ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[10]                                                             ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[11]                                                             ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[11]                                                             ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[12]                                                             ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[12]                                                             ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[13]                                                             ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[13]                                                             ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[14]                                                             ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[14]                                                             ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[15]                                                             ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[15]                                                             ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[16]                                                             ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[16]                                                             ;
; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_1_0_o[17]                                                             ; Lost Fanouts              ; DIV:div_inst|DIV_0002:div_inst|qDivProd_uid89_fpDivTest_result_add_0_0_o[17]                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3664  ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 55    ;
; Number of registers using Asynchronous Clear ; 128   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MagSimulator|MULT:mult_inst|MULT_0002:mult_inst|Mux5 ;
; 6:1                ; 19 bits   ; 76 LEs        ; 57 LEs               ; 19 LEs                 ; No         ; |MagSimulator|Data                                    ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; No         ; |MagSimulator|Data                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for MULT:mult_inst|MULT_0002:mult_inst    ;
+-----------------------------------------+--------+------+----+
; Assignment                              ; Value  ; From ; To ;
+-----------------------------------------+--------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -  ;
+-----------------------------------------+--------+------+----+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst                                                    ;
+-----------------------------------------+--------+------+------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                             ;
+-----------------------------------------+--------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist33_fracY_uid13_fpDivTest_b_19_rdcnt_i[4] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist33_fracY_uid13_fpDivTest_b_19_rdcnt_i[3] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist33_fracY_uid13_fpDivTest_b_19_rdcnt_i[2] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist33_fracY_uid13_fpDivTest_b_19_rdcnt_i[1] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist33_fracY_uid13_fpDivTest_b_19_rdcnt_i[0] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist33_fracY_uid13_fpDivTest_b_19_rdcnt_eq   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist35_expY_uid12_fpDivTest_b_19_rdcnt_i[4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist35_expY_uid12_fpDivTest_b_19_rdcnt_i[3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist35_expY_uid12_fpDivTest_b_19_rdcnt_i[2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist35_expY_uid12_fpDivTest_b_19_rdcnt_i[1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist35_expY_uid12_fpDivTest_b_19_rdcnt_i[0]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist35_expY_uid12_fpDivTest_b_19_rdcnt_eq    ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist38_fracX_uid10_fpDivTest_b_15_rdcnt_i[3] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist38_fracX_uid10_fpDivTest_b_15_rdcnt_i[2] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist38_fracX_uid10_fpDivTest_b_15_rdcnt_i[1] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist38_fracX_uid10_fpDivTest_b_15_rdcnt_i[0] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist38_fracX_uid10_fpDivTest_b_15_rdcnt_eq   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist41_expX_uid9_fpDivTest_b_19_rdcnt_i[4]   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist41_expX_uid9_fpDivTest_b_19_rdcnt_i[3]   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist41_expX_uid9_fpDivTest_b_19_rdcnt_i[2]   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist41_expX_uid9_fpDivTest_b_19_rdcnt_i[1]   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist41_expX_uid9_fpDivTest_b_19_rdcnt_i[0]   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist41_expX_uid9_fpDivTest_b_19_rdcnt_eq     ;
+-----------------------------------------+--------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem|altsyncram_guo3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem|altsyncram_6uo3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem|altsyncram_7uo3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist41_expX_uid9_fpDivTest_b_19_mem_dmem|altsyncram_6uo3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem|altsyncram_c1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem|altsyncram_b1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem|altsyncram_a1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem|altsyncram_91q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem|altsyncram_n1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem|altsyncram_m1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem|altsyncram_l1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem|altsyncram_k1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem|altsyncram_j1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem|altsyncram_i1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem|altsyncram_h1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem|altsyncram_o1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem|altsyncram_p1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem|altsyncram_q1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem|altsyncram_r1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem|altsyncram_s1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem|altsyncram_t1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem|altsyncram_g1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem|altsyncram_f1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem|altsyncram_e1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem|altsyncram_u1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid517_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid516_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid515_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem|altsyncram_v1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem|altsyncram_02q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem|altsyncram_12q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem|altsyncram_22q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem|altsyncram_d1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem|altsyncram_32q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem|altsyncram_42q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem|altsyncram_52q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem|altsyncram_62q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem|altsyncram_72q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem|altsyncram_82q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem|altsyncram_92q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem|altsyncram_a2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem|altsyncram_b2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem|altsyncram_c2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem|altsyncram_d2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem|altsyncram_e2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem|altsyncram_f2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem|altsyncram_g2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem|altsyncram_h2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem|altsyncram_i2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem|altsyncram_j2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem|altsyncram_k2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem|altsyncram_l2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem|altsyncram_m2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem|altsyncram_n2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem|altsyncram_o2q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 16666                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 3                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; depth          ; 5     ; Signed Integer                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist15_expXIsMax_uid16_fpMulTest_q_6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                            ;
; depth          ; 5     ; Signed Integer                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist13_excZ_y_uid29_fpMulTest_q_6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                         ;
; depth          ; 5     ; Signed Integer                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist11_fracXIsZero_uid31_fpMulTest_q_6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; depth          ; 5     ; Signed Integer                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist12_expXIsMax_uid30_fpMulTest_q_6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                            ;
; depth          ; 5     ; Signed Integer                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist16_excZ_x_uid15_fpMulTest_q_6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                         ;
; depth          ; 5     ; Signed Integer                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excRNaN_uid89_fpMulTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:signR_uid48_fpMulTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist9_signR_uid48_fpMulTest_q_7 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                       ;
; depth          ; 6     ; Signed Integer                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_bs2_merged_bit_select_b_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 18    ; Signed Integer                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_40u ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im21_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_40u ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im6_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                                ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                       ;
; CBXI_PARAMETER                                 ; mult_40u ; Untyped                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im3_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                                ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                       ;
; CBXI_PARAMETER                                 ; mult_40u ; Untyped                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im9_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                       ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_20u ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im18_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                       ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist8_normalizeBit_uid49_fpMulTest_b_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist4_extraStickyBitOfProd_uid55_fpMulTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist5_stickyRange_uid54_fpMulTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 51    ; Signed Integer                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist10_expSum_uid44_fpMulTest_q_5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                         ;
; depth          ; 4     ; Signed Integer                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 53    ; Signed Integer                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist2_expRPreExc_uid72_fpMulTest_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excRInf_uid85_fpMulTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excRZero_uid80_fpMulTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist3_fracRPreExc_uid70_fpMulTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 52    ; Signed Integer                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 52                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 18                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 52                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 18                   ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_guo3      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist34_fracY_uid13_fpDivTest_b_20 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 52    ; Signed Integer                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 11                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 18                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 11                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 18                   ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6uo3      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist36_expY_uid12_fpDivTest_b_20 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 52                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 14                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 52                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 14                   ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_7uo3      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 52    ; Signed Integer                                                                                     ;
; depth          ; 5     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist41_expX_uid9_fpDivTest_b_19_mem_dmem ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 11                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 18                   ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 11                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 18                   ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_6uo3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist42_expX_uid9_fpDivTest_b_20 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:signR_uid46_fpDivTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                             ;
; depth          ; 1     ; Signed Integer                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist32_signR_uid46_fpDivTest_q_20 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                     ;
; depth          ; 19    ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:sRPostExc_uid143_fpDivTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist11_sRPostExc_uid143_fpDivTest_q_6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                         ;
; depth          ; 5     ; Signed Integer                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 53    ; Signed Integer                                                                                      ;
; depth          ; 4     ; Signed Integer                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC4_uid203_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_c1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC4_uid202_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_b1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC4_uid201_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_a1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC4_uid200_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_91q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist24_yPE_uid52_fpDivTest_b_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 41    ; Signed Integer                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_vot ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist28_yAddr_uid51_fpDivTest_b_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid197_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_n1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid196_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_m1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid195_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_l1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid194_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_k1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid193_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_j1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid192_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_i1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid191_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_h1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist25_yPE_uid52_fpDivTest_b_4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 41    ; Signed Integer                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_1pt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_2pt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_vot ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist9_osig_uid417_pT2_uid219_invPolyEval_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 30    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist29_yAddr_uid51_fpDivTest_b_5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 2                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid188_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_o1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid187_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_p1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid186_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_q1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid185_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_r1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid184_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_s1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid183_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_t1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid182_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_g1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid181_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_f1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid180_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_e1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid179_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_u1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist8_n1_uid493_pT3_uid226_invPolyEval_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist26_yPE_uid52_fpDivTest_b_7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 41    ; Signed Integer                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist7_n0_uid494_pT3_uid226_invPolyEval_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_nnt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid517_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_nnt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid516_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_nnt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid515_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_nnt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 9        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_1mt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_2mt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_1pt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_2pt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid509_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_vot ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_2tt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist6_osig_uid540_pT3_uid226_invPolyEval_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 41    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist30_yAddr_uid51_fpDivTest_b_9 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
; depth          ; 4     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid175_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_v1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid174_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_02q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid173_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_12q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid172_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_22q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid171_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_d1q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid170_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_32q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid169_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_42q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid168_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_52q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid167_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_62q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid166_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_72q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid165_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_82q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid164_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_92q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_topRangeY_uid555_pT4_uid233_invPolyEval_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist27_yPE_uid52_fpDivTest_b_11 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 41    ; Signed Integer                                                                                   ;
; depth          ; 4     ; Signed Integer                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist4_rightBottomX_bottomRange_uid606_pT4_uid233_invPolyEval_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_1pt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid633_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_2pt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid632_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_1pt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid637_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_2tt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist2_lowRangeB_uid645_pT4_uid233_invPolyEval_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid631_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_2pt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid636_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_2tt ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid630_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_vot ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_20u ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist3_lowRangeA_uid641_pT4_uid233_invPolyEval_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist1_osig_uid651_pT4_uid233_invPolyEval_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 53    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist31_yAddr_uid51_fpDivTest_b_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                     ;
; depth          ; 4     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid160_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_a2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid159_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_b2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid158_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_c2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid157_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_d2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid156_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_e2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid155_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_f2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid154_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_g2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid153_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_h2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid152_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_i2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid151_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_j2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid150_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_k2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid149_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_l2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid148_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_m2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid147_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_n2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid146_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_o2q3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_6tt ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist10_lev1_a2_uid341_divValPreNorm_uid59_fpDivTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 37    ; Signed Integer                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid331_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid329_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_6tt ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid328_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid333_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_6tt ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid327_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist20_norm_uid64_fpDivTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist22_invYO_uid55_fpDivTest_b_5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                    ;
; depth          ; 5     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist19_fracPostRndF_uid80_fpDivTest_q_5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 53    ; Signed Integer                                                                                           ;
; depth          ; 5     ; Signed Integer                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist14_fracPostRndFT_uid104_fpDivTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 52    ; Signed Integer                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist17_expPostRndFR_uid81_fpDivTest_b_4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                           ;
; depth          ; 4     ; Signed Integer                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist18_expPostRndFR_uid81_fpDivTest_b_6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                           ;
; depth          ; 2     ; Signed Integer                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist43_expX_uid9_fpDivTest_b_24 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                   ;
; depth          ; 4     ; Signed Integer                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist44_expX_uid9_fpDivTest_b_25 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist40_fracX_uid10_fpDivTest_b_25 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 52    ; Signed Integer                                                                                     ;
; depth          ; 5     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im24_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_40u ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist0_qDivProd_uid89_fpDivTest_im24_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 35    ; Signed Integer                                                                                           ;
; depth          ; 2     ; Signed Integer                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im6_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                  ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                  ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_40u ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im12_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im3_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                  ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im9_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                  ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_40u ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im18_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im0_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                  ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_60u ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist16_qDivProdNorm_uid90_fpDivTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist23_invYO_uid55_fpDivTest_b_9 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                    ;
; depth          ; 4     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist37_expY_uid12_fpDivTest_b_24 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
; depth          ; 4     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist15_qDivProdFracWF_uid97_fpDivTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 52    ; Signed Integer                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:extraUlp_uid103_fpDivTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist13_concExc_uid132_fpDivTest_q_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist12_excREnc_uid133_fpDivTest_q_5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                       ;
; depth          ; 4     ; Signed Integer                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 16666                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                        ;
+---------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                         ;
+---------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances            ; 49                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im21_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im6_component  ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im3_component  ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im9_component  ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im18_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component  ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 4                                                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                                                             ;
;     -- LPM_WIDTHP                     ; 8                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid517_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 4                                                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                                                             ;
;     -- LPM_WIDTHP                     ; 8                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid516_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 4                                                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                                                             ;
;     -- LPM_WIDTHP                     ; 8                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid515_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 4                                                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                                                             ;
;     -- LPM_WIDTHP                     ; 8                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 9                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 8                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid509_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 8                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid633_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid632_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid637_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 8                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid631_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid636_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 8                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid630_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 9                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                             ;
;     -- LPM_WIDTHP                     ; 18                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid331_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid329_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 9                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                             ;
;     -- LPM_WIDTHP                     ; 18                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid328_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid333_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 9                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                             ;
;     -- LPM_WIDTHP                     ; 18                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid327_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im24_component               ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component               ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im6_component                ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im12_component               ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im3_component                ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im9_component                ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component               ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im18_component               ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im0_component                ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
+---------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 52                                                                                     ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                     ;
;     -- NUMWORDS_A                         ; 18                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                     ;
;     -- NUMWORDS_B                         ; 18                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 11                                                                                     ;
;     -- NUMWORDS_A                         ; 18                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 11                                                                                     ;
;     -- NUMWORDS_B                         ; 18                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                     ;
;     -- NUMWORDS_A                         ; 14                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                     ;
;     -- NUMWORDS_B                         ; 14                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist41_expX_uid9_fpDivTest_b_19_mem_dmem   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 11                                                                                     ;
;     -- NUMWORDS_A                         ; 18                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 11                                                                                     ;
;     -- NUMWORDS_B                         ; 18                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "MULT:mult_inst"  ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; a[52..51] ; Input ; Info     ; Stuck at VCC ;
; a[40..35] ; Input ; Info     ; Stuck at VCC ;
; a[33..32] ; Input ; Info     ; Stuck at VCC ;
; a[11..10] ; Input ; Info     ; Stuck at VCC ;
; a[4..3]   ; Input ; Info     ; Stuck at VCC ;
; a[61..53] ; Input ; Info     ; Stuck at GND ;
; a[50..49] ; Input ; Info     ; Stuck at GND ;
; a[47..46] ; Input ; Info     ; Stuck at GND ;
; a[44..41] ; Input ; Info     ; Stuck at GND ;
; a[25..23] ; Input ; Info     ; Stuck at GND ;
; a[21..19] ; Input ; Info     ; Stuck at GND ;
; a[17..14] ; Input ; Info     ; Stuck at GND ;
; a[7..5]   ; Input ; Info     ; Stuck at GND ;
; a[2..0]   ; Input ; Info     ; Stuck at GND ;
; a[63]     ; Input ; Info     ; Stuck at GND ;
; a[62]     ; Input ; Info     ; Stuck at VCC ;
; a[48]     ; Input ; Info     ; Stuck at VCC ;
; a[45]     ; Input ; Info     ; Stuck at VCC ;
; a[34]     ; Input ; Info     ; Stuck at GND ;
; a[31]     ; Input ; Info     ; Stuck at GND ;
; a[30]     ; Input ; Info     ; Stuck at VCC ;
; a[29]     ; Input ; Info     ; Stuck at GND ;
; a[28]     ; Input ; Info     ; Stuck at VCC ;
; a[27]     ; Input ; Info     ; Stuck at GND ;
; a[26]     ; Input ; Info     ; Stuck at VCC ;
; a[22]     ; Input ; Info     ; Stuck at VCC ;
; a[18]     ; Input ; Info     ; Stuck at VCC ;
; a[13]     ; Input ; Info     ; Stuck at VCC ;
; a[12]     ; Input ; Info     ; Stuck at GND ;
; a[9]      ; Input ; Info     ; Stuck at GND ;
; a[8]      ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 53                          ;
; cycloneiii_ff         ; 3664                        ;
;     ENA CLR           ; 128                         ;
;     SCLR              ; 1                           ;
;     SLD               ; 55                          ;
;     plain             ; 3480                        ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 2776                        ;
;     arith             ; 2108                        ;
;         2 data inputs ; 618                         ;
;         3 data inputs ; 1490                        ;
;     normal            ; 668                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 271                         ;
;         4 data inputs ; 309                         ;
; cycloneiii_mac_mult   ; 45                          ;
; cycloneiii_mac_out    ; 45                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 316                         ;
;                       ;                             ;
; Max LUT depth         ; 10.70                       ;
; Average LUT depth     ; 3.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jan 09 17:30:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MagSimulator -c MagSimulator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fph/synthesis/fph.v
    Info (12023): Found entity 1: FPH File: F:/Git/MagSimulator/FPGA/FPH/synthesis/FPH.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fph/synthesis/submodules/fpoint2_multi.vhd
    Info (12022): Found design unit 1: fpoint2_multi-fpmulti File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/fpoint2_multi.vhd Line: 37
    Info (12023): Found entity 1: fpoint2_multi File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/fpoint2_multi.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file fph/synthesis/submodules/fpoint2_multi_datapath.vhd
    Info (12022): Found design unit 1: fpoint2_multi_datapath-fp_data_path File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 37
    Info (12023): Found entity 1: fpoint2_multi_datapath File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/fpoint2_multi_datapath.vhd Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file fph/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd
    Info (12022): Found design unit 1: fpoint2_multi_dspba_library_package (fph) File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file fph/synthesis/submodules/fpoint2_multi_dspba_library.vhd
    Info (12022): Found design unit 1: fpoint2_multi_dspba_delay-delay File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/fpoint2_multi_dspba_library.vhd Line: 45
    Info (12023): Found entity 1: fpoint2_multi_dspba_delay File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/fpoint2_multi_dspba_library.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file fph/synthesis/submodules/fpaddsub/fpaddsub.vhd
    Info (12022): Found design unit 1: FPAddSub-normal File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 59
    Info (12023): Found entity 1: FPAddSub File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FPAddSub/FPAddSub.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file fph/synthesis/submodules/fpdiv/fpdiv.vhd
    Info (12022): Found design unit 1: FPDiv-beh File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FPDiv/FPDiv.vhd Line: 37
    Info (12023): Found entity 1: FPDiv File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FPDiv/FPDiv.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file fph/synthesis/submodules/fpmult/fpmult.vhd
    Info (12022): Found design unit 1: FPMult-normal File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FPMult/FPMult.vhd Line: 58
    Info (12023): Found entity 1: FPMult File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FPMult/FPMult.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file fph/synthesis/submodules/inttofloat/inttofloat.vhd
    Info (12022): Found design unit 1: IntToFloat-normal File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 58
    Info (12023): Found entity 1: IntToFloat File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/IntToFloat/IntToFloat.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file fph/synthesis/submodules/floattoint/floattoint.vhd
    Info (12022): Found design unit 1: FloatToInt-normal File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 55
    Info (12023): Found entity 1: FloatToInt File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FloatToInt/FloatToInt.vhd Line: 47
Info (12021): Found 2 design units, including 0 entities, in source file fph/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd
    Info (12022): Found design unit 1: FPSqrt_safe_path (fph) File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd Line: 18
    Info (12022): Found design unit 2: FPSqrt_safe_path-body File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fph/synthesis/submodules/fpsqrt/fpsqrt.vhd
    Info (12022): Found design unit 1: FPSqrt-normal File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 60
    Info (12023): Found entity 1: FPSqrt File: F:/Git/MagSimulator/FPGA/FPH/synthesis/submodules/FPSqrt/FPSqrt.vhd Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file magsimulator.v
    Info (12023): Found entity 1: MagSimulator File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: MULT File: F:/Git/MagSimulator/FPGA/MULT.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file mult/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (mult) File: F:/Git/MagSimulator/FPGA/MULT/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file mult/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: F:/Git/MagSimulator/FPGA/MULT/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: F:/Git/MagSimulator/FPGA/MULT/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: F:/Git/MagSimulator/FPGA/MULT/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: F:/Git/MagSimulator/FPGA/MULT/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 1 entities, in source file mult/mult_0002.vhd
    Info (12022): Found design unit 1: MULT_0002-normal File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 44
    Info (12023): Found entity 1: MULT_0002 File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file add.v
    Info (12023): Found entity 1: ADD File: F:/Git/MagSimulator/FPGA/ADD.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file add/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (add) File: F:/Git/MagSimulator/FPGA/ADD/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file add/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: F:/Git/MagSimulator/FPGA/ADD/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: F:/Git/MagSimulator/FPGA/ADD/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: F:/Git/MagSimulator/FPGA/ADD/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: F:/Git/MagSimulator/FPGA/ADD/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 1 entities, in source file add/add_0002.vhd
    Info (12022): Found design unit 1: ADD_0002-normal File: F:/Git/MagSimulator/FPGA/ADD/ADD_0002.vhd Line: 44
    Info (12023): Found entity 1: ADD_0002 File: F:/Git/MagSimulator/FPGA/ADD/ADD_0002.vhd Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: F:/Git/MagSimulator/FPGA/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: DIV File: F:/Git/MagSimulator/FPGA/DIV.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file div/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (div) File: F:/Git/MagSimulator/FPGA/DIV/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file div/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: F:/Git/MagSimulator/FPGA/DIV/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: F:/Git/MagSimulator/FPGA/DIV/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: F:/Git/MagSimulator/FPGA/DIV/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: F:/Git/MagSimulator/FPGA/DIV/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 1 entities, in source file div/div_0002.vhd
    Info (12022): Found design unit 1: DIV_0002-normal File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 44
    Info (12023): Found entity 1: DIV_0002 File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 34
Warning (10236): Verilog HDL Implicit Net warning at MagSimulator.v(64): created implicit net for "res_n" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 64
Info (12127): Elaborating entity "MagSimulator" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at MagSimulator.v(26): truncated value with size 10 to match size of target (3) File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at MagSimulator.v(29): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 29
Warning (10034): Output port "LED" at MagSimulator.v(12) has no driver File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 12
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 19
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll|altpll:altpll_component" File: F:/Git/MagSimulator/FPGA/PLL.v Line: 91
Info (12130): Elaborated megafunction instantiation "PLL:pll|altpll:altpll_component" File: F:/Git/MagSimulator/FPGA/PLL.v Line: 91
Info (12133): Instantiated megafunction "PLL:pll|altpll:altpll_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/PLL.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "16666"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: F:/Git/MagSimulator/FPGA/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "MULT" for hierarchy "MULT:mult_inst" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 68
Info (12128): Elaborating entity "MULT_0002" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst" File: F:/Git/MagSimulator/FPGA/MULT.v Line: 22
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 275
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist14_fracXIsZero_uid17_fpMulTest_q_6" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 280
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist9_signR_uid48_fpMulTest_q_7" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 403
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_prodXY_uid105_prod_uid47_fpMulTest_bs1_merged_bit_select_d_2" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 425
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_bs2_merged_bit_select_b_2" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 438
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 446
Info (12130): Elaborated megafunction instantiation "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 446
Info (12133): Instantiated megafunction "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 446
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_40u.tdf
    Info (12023): Found entity 1: mult_40u File: F:/Git/MagSimulator/FPGA/db/mult_40u.tdf Line: 29
Info (12128): Elaborating entity "mult_40u" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component|mult_40u:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im21_component" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 475
Info (12130): Elaborated megafunction instantiation "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im21_component" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 475
Info (12133): Instantiated megafunction "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im21_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 475
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 529
Info (12130): Elaborated megafunction instantiation "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 529
Info (12133): Instantiated megafunction "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 529
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_60u.tdf
    Info (12023): Found entity 1: mult_60u File: F:/Git/MagSimulator/FPGA/db/mult_60u.tdf Line: 29
Info (12128): Elaborating entity "mult_60u" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component|mult_60u:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 631
Info (12130): Elaborated megafunction instantiation "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 631
Info (12133): Instantiated megafunction "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 631
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_20u.tdf
    Info (12023): Found entity 1: mult_20u File: F:/Git/MagSimulator/FPGA/db/mult_20u.tdf Line: 29
Info (12128): Elaborating entity "mult_20u" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component|mult_20u:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist5_stickyRange_uid54_fpMulTest_b_1" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 809
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist10_expSum_uid44_fpMulTest_q_5" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 854
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_2" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 872
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist2_expRPreExc_uid72_fpMulTest_b_1" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 893
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist3_fracRPreExc_uid70_fpMulTest_b_1" File: F:/Git/MagSimulator/FPGA/MULT/MULT_0002.vhd Line: 1006
Info (12128): Elaborating entity "DIV" for hierarchy "DIV:div_inst" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 76
Info (12128): Elaborating entity "DIV_0002" for hierarchy "DIV:div_inst|DIV_0002:div_inst" File: F:/Git/MagSimulator/FPGA/DIV.v Line: 22
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1197
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1197
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1197
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "18"
    Info (12134): Parameter "numwords_b" = "18"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "52"
    Info (12134): Parameter "width_b" = "52"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_guo3.tdf
    Info (12023): Found entity 1: altsyncram_guo3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_guo3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_guo3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist33_fracY_uid13_fpDivTest_b_19_mem_dmem|altsyncram_guo3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist34_fracY_uid13_fpDivTest_b_20" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1238
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1329
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1329
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1329
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "18"
    Info (12134): Parameter "numwords_b" = "18"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6uo3.tdf
    Info (12023): Found entity 1: altsyncram_6uo3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_6uo3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6uo3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist35_expY_uid12_fpDivTest_b_19_mem_dmem|altsyncram_6uo3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist36_expY_uid12_fpDivTest_b_20" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1370
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1458
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1458
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1458
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "14"
    Info (12134): Parameter "numwords_b" = "14"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "52"
    Info (12134): Parameter "width_b" = "52"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7uo3.tdf
    Info (12023): Found entity 1: altsyncram_7uo3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_7uo3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7uo3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist38_fracX_uid10_fpDivTest_b_15_mem_dmem|altsyncram_7uo3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist39_fracX_uid10_fpDivTest_b_20" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1499
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:signR_uid46_fpDivTest_delay" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1676
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist32_signR_uid46_fpDivTest_q_20" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1681
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist11_sRPostExc_uid143_fpDivTest_q_6" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1692
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_lOAdded_uid57_fpDivTest_q_4" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1706
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1725
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1725
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1725
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC4_uid203_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c1q3.tdf
    Info (12023): Found entity 1: altsyncram_c1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_c1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem|altsyncram_c1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1754
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1754
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1754
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC4_uid202_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b1q3.tdf
    Info (12023): Found entity 1: altsyncram_b1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_b1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem|altsyncram_b1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1783
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1783
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1783
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC4_uid201_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a1q3.tdf
    Info (12023): Found entity 1: altsyncram_a1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_a1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem|altsyncram_a1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1812
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1812
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1812
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC4_uid200_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91q3.tdf
    Info (12023): Found entity 1: altsyncram_91q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_91q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_91q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem|altsyncram_91q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist24_yPE_uid52_fpDivTest_b_2" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1848
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1862
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1862
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1862
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vot.tdf
    Info (12023): Found entity 1: mult_vot File: F:/Git/MagSimulator/FPGA/db/mult_vot.tdf Line: 29
Info (12128): Elaborating entity "mult_vot" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component|mult_vot:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist28_yAddr_uid51_fpDivTest_b_2" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1888
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1895
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1895
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1895
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid197_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n1q3.tdf
    Info (12023): Found entity 1: altsyncram_n1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_n1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem|altsyncram_n1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1924
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1924
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1924
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid196_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m1q3.tdf
    Info (12023): Found entity 1: altsyncram_m1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_m1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem|altsyncram_m1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1953
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1953
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1953
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid195_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l1q3.tdf
    Info (12023): Found entity 1: altsyncram_l1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_l1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem|altsyncram_l1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1982
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1982
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 1982
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid194_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1q3.tdf
    Info (12023): Found entity 1: altsyncram_k1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_k1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem|altsyncram_k1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2011
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2011
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2011
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid193_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j1q3.tdf
    Info (12023): Found entity 1: altsyncram_j1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_j1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem|altsyncram_j1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2040
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2040
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2040
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid192_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i1q3.tdf
    Info (12023): Found entity 1: altsyncram_i1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_i1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem|altsyncram_i1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2069
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2069
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2069
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid191_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h1q3.tdf
    Info (12023): Found entity 1: altsyncram_h1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_h1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem|altsyncram_h1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2139
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2139
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2139
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1pt.tdf
    Info (12023): Found entity 1: mult_1pt File: F:/Git/MagSimulator/FPGA/db/mult_1pt.tdf Line: 29
Info (12128): Elaborating entity "mult_1pt" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component|mult_1pt:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2170
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2170
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2170
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2pt.tdf
    Info (12023): Found entity 1: mult_2pt File: F:/Git/MagSimulator/FPGA/db/mult_2pt.tdf Line: 29
Info (12128): Elaborating entity "mult_2pt" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component|mult_2pt:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2198
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2198
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2198
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist9_osig_uid417_pT2_uid219_invPolyEval_b_1" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2243
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist29_yAddr_uid51_fpDivTest_b_5" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2248
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2255
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2255
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2255
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid188_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1q3.tdf
    Info (12023): Found entity 1: altsyncram_o1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_o1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem|altsyncram_o1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2284
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2284
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2284
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid187_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p1q3.tdf
    Info (12023): Found entity 1: altsyncram_p1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_p1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem|altsyncram_p1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2313
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2313
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2313
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid186_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q1q3.tdf
    Info (12023): Found entity 1: altsyncram_q1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_q1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem|altsyncram_q1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2342
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2342
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2342
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid185_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1q3.tdf
    Info (12023): Found entity 1: altsyncram_r1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_r1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem|altsyncram_r1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2371
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2371
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2371
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid184_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1q3.tdf
    Info (12023): Found entity 1: altsyncram_s1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_s1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem|altsyncram_s1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2400
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2400
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2400
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid183_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t1q3.tdf
    Info (12023): Found entity 1: altsyncram_t1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_t1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem|altsyncram_t1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2429
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2429
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2429
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid182_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g1q3.tdf
    Info (12023): Found entity 1: altsyncram_g1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_g1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem|altsyncram_g1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2458
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2458
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2458
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid181_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f1q3.tdf
    Info (12023): Found entity 1: altsyncram_f1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_f1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem|altsyncram_f1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2487
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2487
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2487
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid180_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e1q3.tdf
    Info (12023): Found entity 1: altsyncram_e1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_e1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem|altsyncram_e1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2516
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2516
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2516
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid179_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u1q3.tdf
    Info (12023): Found entity 1: altsyncram_u1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_u1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem|altsyncram_u1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist8_n1_uid493_pT3_uid226_invPolyEval_b_1" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2565
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist26_yPE_uid52_fpDivTest_b_7" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2570
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2596
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2596
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2596
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=NO, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_nnt.tdf
    Info (12023): Found entity 1: mult_nnt File: F:/Git/MagSimulator/FPGA/db/mult_nnt.tdf Line: 29
Info (12128): Elaborating entity "mult_nnt" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component|mult_nnt:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2757
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2757
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2757
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1mt.tdf
    Info (12023): Found entity 1: mult_1mt File: F:/Git/MagSimulator/FPGA/db/mult_1mt.tdf Line: 29
Info (12128): Elaborating entity "mult_1mt" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component|mult_1mt:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2814
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2814
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2814
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2mt.tdf
    Info (12023): Found entity 1: mult_2mt File: F:/Git/MagSimulator/FPGA/db/mult_2mt.tdf Line: 29
Info (12128): Elaborating entity "mult_2mt" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component|mult_2mt:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2846
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2846
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2846
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2894
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2894
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2894
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2955
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2955
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 2955
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2tt.tdf
    Info (12023): Found entity 1: mult_2tt File: F:/Git/MagSimulator/FPGA/db/mult_2tt.tdf Line: 29
Info (12128): Elaborating entity "mult_2tt" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component|mult_2tt:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist6_osig_uid540_pT3_uid226_invPolyEval_b_1" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3042
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist30_yAddr_uid51_fpDivTest_b_9" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3050
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3057
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3057
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3057
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid175_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v1q3.tdf
    Info (12023): Found entity 1: altsyncram_v1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_v1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem|altsyncram_v1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3086
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3086
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3086
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid174_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02q3.tdf
    Info (12023): Found entity 1: altsyncram_02q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_02q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_02q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem|altsyncram_02q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3115
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3115
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3115
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid173_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_12q3.tdf
    Info (12023): Found entity 1: altsyncram_12q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_12q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_12q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem|altsyncram_12q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3144
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3144
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3144
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid172_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_22q3.tdf
    Info (12023): Found entity 1: altsyncram_22q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_22q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_22q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem|altsyncram_22q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3173
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3173
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3173
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid171_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d1q3.tdf
    Info (12023): Found entity 1: altsyncram_d1q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_d1q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d1q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem|altsyncram_d1q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3202
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3202
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3202
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid170_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_32q3.tdf
    Info (12023): Found entity 1: altsyncram_32q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_32q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_32q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem|altsyncram_32q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3231
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3231
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3231
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid169_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_42q3.tdf
    Info (12023): Found entity 1: altsyncram_42q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_42q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_42q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem|altsyncram_42q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3260
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3260
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3260
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid168_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_52q3.tdf
    Info (12023): Found entity 1: altsyncram_52q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_52q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_52q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem|altsyncram_52q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3289
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3289
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3289
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid167_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_62q3.tdf
    Info (12023): Found entity 1: altsyncram_62q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_62q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_62q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem|altsyncram_62q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3318
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3318
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3318
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid166_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_72q3.tdf
    Info (12023): Found entity 1: altsyncram_72q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_72q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_72q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem|altsyncram_72q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3347
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3347
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3347
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid165_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_82q3.tdf
    Info (12023): Found entity 1: altsyncram_82q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_82q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_82q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem|altsyncram_82q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3376
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3376
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3376
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid164_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_92q3.tdf
    Info (12023): Found entity 1: altsyncram_92q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_92q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_92q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem|altsyncram_92q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_topRangeY_uid555_pT4_uid233_invPolyEval_b_1" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3421
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist27_yPE_uid52_fpDivTest_b_11" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3426
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist4_rightBottomX_bottomRange_uid606_pT4_uid233_invPolyEval_b_1" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3438
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3452
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3452
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3452
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3692
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3692
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3692
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist1_osig_uid651_pT4_uid233_invPolyEval_b_1" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3761
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3773
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3773
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3773
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid160_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2q3.tdf
    Info (12023): Found entity 1: altsyncram_a2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_a2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem|altsyncram_a2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3802
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3802
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3802
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid159_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b2q3.tdf
    Info (12023): Found entity 1: altsyncram_b2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_b2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem|altsyncram_b2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3831
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3831
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3831
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid158_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2q3.tdf
    Info (12023): Found entity 1: altsyncram_c2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_c2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem|altsyncram_c2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3860
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3860
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3860
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid157_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2q3.tdf
    Info (12023): Found entity 1: altsyncram_d2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_d2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem|altsyncram_d2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3889
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3889
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3889
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid156_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2q3.tdf
    Info (12023): Found entity 1: altsyncram_e2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_e2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem|altsyncram_e2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3918
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3918
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3918
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid155_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f2q3.tdf
    Info (12023): Found entity 1: altsyncram_f2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_f2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem|altsyncram_f2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3947
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3947
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3947
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid154_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g2q3.tdf
    Info (12023): Found entity 1: altsyncram_g2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_g2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem|altsyncram_g2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3976
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3976
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 3976
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid153_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h2q3.tdf
    Info (12023): Found entity 1: altsyncram_h2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_h2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem|altsyncram_h2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4005
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4005
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4005
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid152_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2q3.tdf
    Info (12023): Found entity 1: altsyncram_i2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_i2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem|altsyncram_i2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4034
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4034
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4034
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid151_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j2q3.tdf
    Info (12023): Found entity 1: altsyncram_j2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_j2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem|altsyncram_j2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4063
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4063
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4063
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid150_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k2q3.tdf
    Info (12023): Found entity 1: altsyncram_k2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_k2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem|altsyncram_k2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4092
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4092
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4092
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid149_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l2q3.tdf
    Info (12023): Found entity 1: altsyncram_l2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_l2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem|altsyncram_l2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4121
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4121
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4121
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid148_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m2q3.tdf
    Info (12023): Found entity 1: altsyncram_m2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_m2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem|altsyncram_m2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4150
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4150
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4150
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid147_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n2q3.tdf
    Info (12023): Found entity 1: altsyncram_n2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_n2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem|altsyncram_n2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4179
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4179
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4179
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid146_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2q3.tdf
    Info (12023): Found entity 1: altsyncram_o2q3 File: F:/Git/MagSimulator/FPGA/db/altsyncram_o2q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o2q3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem|altsyncram_o2q3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4241
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4241
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4241
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6tt.tdf
    Info (12023): Found entity 1: mult_6tt File: F:/Git/MagSimulator/FPGA/db/mult_6tt.tdf Line: 29
Info (12128): Elaborating entity "mult_6tt" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component|mult_6tt:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4273
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4273
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4273
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist10_lev1_a2_uid341_divValPreNorm_uid59_fpDivTest_q_2" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4308
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4382
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4382
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4382
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4519
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4519
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4519
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist19_fracPostRndF_uid80_fpDivTest_q_5" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4690
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist0_qDivProd_uid89_fpDivTest_im24_q_2" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4799
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4811
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4811
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4811
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4967
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4967
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component" with the following parameter: File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 4967
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist23_invYO_uid55_fpDivTest_b_9" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 5092
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist13_concExc_uid132_fpDivTest_q_1" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 5255
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist12_excREnc_uid133_fpDivTest_q_5" File: F:/Git/MagSimulator/FPGA/DIV/DIV_0002.vhd Line: 5281
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "res_n" is missing source, defaulting to GND File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 64
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "res_n" is missing source, defaulting to GND File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 64
Info (13014): Ignored 220 buffer(s)
    Info (13016): Ignored 20 CARRY_SUM buffer(s)
    Info (13019): Ignored 200 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 12
    Warning (13410): Pin "LED[1]" is stuck at GND File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 12
    Warning (13410): Pin "LED[2]" is stuck at GND File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 71 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "ADD" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity ADD -sip ADD.sip -library lib_ADD was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity ADD -sip ADD.sip -library lib_ADD was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ADD -sip ADD.sip -library lib_ADD was ignored
Warning (20013): Ignored 65 assignments for entity "ADD_0002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "FPH" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity FPH -sip FPH/simulation/FPH.sip -library lib_FPH was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity FPH -sip FPH/simulation/FPH.sip -library lib_FPH was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity FPH -sip FPH/simulation/FPH.sip -library lib_FPH was ignored
Warning (20013): Ignored 14 assignments for entity "fpoint2_multi" -- entity does not exist in design
Info (144001): Generated suppressed messages file F:/Git/MagSimulator/FPGA/output_files/MagSimulator.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Address[0]" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 5
    Warning (15610): No output dependent on input pin "Address[1]" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 5
    Warning (15610): No output dependent on input pin "Address[5]" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 5
    Warning (15610): No output dependent on input pin "Address[6]" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 5
    Warning (15610): No output dependent on input pin "Address[7]" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 5
    Warning (15610): No output dependent on input pin "Address[8]" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 5
    Warning (15610): No output dependent on input pin "Address[9]" File: F:/Git/MagSimulator/FPGA/MagSimulator.v Line: 5
Info (21057): Implemented 5562 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 5110 logic cells
    Info (21064): Implemented 316 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 82 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 760 megabytes
    Info: Processing ended: Tue Jan 09 17:31:01 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/Git/MagSimulator/FPGA/output_files/MagSimulator.map.smsg.


