// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

// DATE "05/04/2023 23:26:58"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module servo (
	mclk,
	toggle,
	freeze,
	Rdreq,
	Wrreq,
	Wr_en,
	servo,
	pwm,
	Data_out,
	Fifo_empty,
	Fifo_full,
	Tx,
	Tx_busy);
input 	mclk;
input 	toggle;
input 	freeze;
input 	Rdreq;
input 	Wrreq;
input 	Wr_en;
output 	[0:0] servo;
output 	pwm;
output 	[15:0] Data_out;
output 	Fifo_empty;
output 	Fifo_full;
output 	Tx;
output 	Tx_busy;

// Design Ports Information
// servo[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pwm	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[6]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[7]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[8]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[9]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[10]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[11]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[12]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[13]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[14]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_out[15]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Fifo_empty	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Fifo_full	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tx	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tx_busy	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// toggle	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freeze	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdreq	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Wrreq	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mclk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Wr_en	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("servo_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \servo[0]~output_o ;
wire \pwm~output_o ;
wire \Data_out[0]~output_o ;
wire \Data_out[1]~output_o ;
wire \Data_out[2]~output_o ;
wire \Data_out[3]~output_o ;
wire \Data_out[4]~output_o ;
wire \Data_out[5]~output_o ;
wire \Data_out[6]~output_o ;
wire \Data_out[7]~output_o ;
wire \Data_out[8]~output_o ;
wire \Data_out[9]~output_o ;
wire \Data_out[10]~output_o ;
wire \Data_out[11]~output_o ;
wire \Data_out[12]~output_o ;
wire \Data_out[13]~output_o ;
wire \Data_out[14]~output_o ;
wire \Data_out[15]~output_o ;
wire \Fifo_empty~output_o ;
wire \Fifo_full~output_o ;
wire \Tx~output_o ;
wire \Tx_busy~output_o ;
wire \toggle~input_o ;
wire \mclk~input_o ;
wire \mclk~inputclkctrl_outclk ;
wire \clock_var|Add0~0_combout ;
wire \clock_var|counter~1_combout ;
wire \clock_var|Add0~1 ;
wire \clock_var|Add0~2_combout ;
wire \clock_var|Add0~3 ;
wire \clock_var|Add0~4_combout ;
wire \clock_var|Add0~5 ;
wire \clock_var|Add0~6_combout ;
wire \clock_var|counter~0_combout ;
wire \clock_var|Equal0~0_combout ;
wire \clock_var|Add0~7 ;
wire \clock_var|Add0~8_combout ;
wire \clock_var|counter~2_combout ;
wire \clock_var|Add0~9 ;
wire \clock_var|Add0~10_combout ;
wire \clock_var|clk_1mhz~0_combout ;
wire \clock_var|clk_1mhz~feeder_combout ;
wire \clock_var|clk_1mhz~q ;
wire \clock_var|clk_1mhz~clkctrl_outclk ;
wire \motor|Add0~0_combout ;
wire \motor|Add0~1 ;
wire \motor|Add0~2_combout ;
wire \motor|Add0~3 ;
wire \motor|Add0~4_combout ;
wire \motor|Add0~5 ;
wire \motor|Add0~6_combout ;
wire \motor|Add0~7 ;
wire \motor|Add0~8_combout ;
wire \motor|Add0~9 ;
wire \motor|Add0~10_combout ;
wire \motor|counter~3_combout ;
wire \motor|Add0~11 ;
wire \motor|Add0~12_combout ;
wire \motor|Add0~13 ;
wire \motor|Add0~14_combout ;
wire \motor|Add0~15 ;
wire \motor|Add0~16_combout ;
wire \motor|Equal0~0_combout ;
wire \motor|Equal0~1_combout ;
wire \motor|Add0~17 ;
wire \motor|Add0~18_combout ;
wire \motor|counter~2_combout ;
wire \motor|Add0~19 ;
wire \motor|Add0~20_combout ;
wire \motor|counter~1_combout ;
wire \motor|Equal0~3_combout ;
wire \motor|Equal0~2_combout ;
wire \motor|Add0~27 ;
wire \motor|Add0~28_combout ;
wire \motor|counter~4_combout ;
wire \motor|Equal0~4_combout ;
wire \motor|Add0~21 ;
wire \motor|Add0~22_combout ;
wire \motor|counter~0_combout ;
wire \motor|Add0~23 ;
wire \motor|Add0~24_combout ;
wire \motor|Add0~25 ;
wire \motor|Add0~26_combout ;
wire \freeze~input_o ;
wire \motor|Add2~0_combout ;
wire \motor|control~15_combout ;
wire \motor|control[1]~22_combout ;
wire \motor|control~55_combout ;
wire \motor|Equal1~0_combout ;
wire \motor|Equal1~1_combout ;
wire \motor|Equal1~2_combout ;
wire \motor|control[1]~23 ;
wire \motor|control[2]~25 ;
wire \motor|control[3]~26_combout ;
wire \motor|Add2~3 ;
wire \motor|Add2~4_combout ;
wire \motor|control~53_combout ;
wire \motor|control~12_combout ;
wire \motor|control[3]~27 ;
wire \motor|control[4]~28_combout ;
wire \motor|Add2~5 ;
wire \motor|Add2~6_combout ;
wire \motor|control~52_combout ;
wire \motor|control~17_combout ;
wire \motor|control[4]~29 ;
wire \motor|control[5]~30_combout ;
wire \motor|control~51_combout ;
wire \motor|Add2~7 ;
wire \motor|Add2~8_combout ;
wire \motor|control~13_combout ;
wire \motor|control[5]~31 ;
wire \motor|control[6]~32_combout ;
wire \motor|Add2~9 ;
wire \motor|Add2~10_combout ;
wire \motor|control~50_combout ;
wire \motor|control~18_combout ;
wire \motor|control[6]~33 ;
wire \motor|control[7]~34_combout ;
wire \motor|Add2~11 ;
wire \motor|Add2~12_combout ;
wire \motor|control~49_combout ;
wire \motor|control~14_combout ;
wire \motor|control[7]~35 ;
wire \motor|control[8]~36_combout ;
wire \motor|Add2~13 ;
wire \motor|Add2~14_combout ;
wire \motor|control~48_combout ;
wire \motor|control~19_combout ;
wire \motor|control[8]~37 ;
wire \motor|control[9]~38_combout ;
wire \motor|Add2~15 ;
wire \motor|Add2~16_combout ;
wire \motor|control~47_combout ;
wire \motor|control~20_combout ;
wire \motor|control[9]~39 ;
wire \motor|control[10]~40_combout ;
wire \motor|Add2~17 ;
wire \motor|Add2~18_combout ;
wire \motor|control~46_combout ;
wire \motor|control~21_combout ;
wire \motor|always0~3_combout ;
wire \motor|always0~1_combout ;
wire \motor|always0~2_combout ;
wire \motor|always0~4_combout ;
wire \motor|control[1]~45_combout ;
wire \motor|Add2~1 ;
wire \motor|Add2~2_combout ;
wire \motor|control~16_combout ;
wire \motor|control[2]~24_combout ;
wire \motor|control~54_combout ;
wire \motor|Equal2~0_combout ;
wire \motor|Equal2~1_combout ;
wire \motor|Equal2~2_combout ;
wire \motor|always0~0_combout ;
wire \motor|Add2~19 ;
wire \motor|Add2~20_combout ;
wire \motor|control~11_combout ;
wire \motor|control[10]~41 ;
wire \motor|control[11]~42_combout ;
wire \motor|control~44_combout ;
wire \motor|Add1~1 ;
wire \motor|Add1~3 ;
wire \motor|Add1~5 ;
wire \motor|Add1~7 ;
wire \motor|Add1~9 ;
wire \motor|Add1~11 ;
wire \motor|Add1~13 ;
wire \motor|Add1~14_combout ;
wire \motor|Add1~12_combout ;
wire \motor|Add1~10_combout ;
wire \motor|Add1~8_combout ;
wire \motor|Add1~6_combout ;
wire \motor|Add1~4_combout ;
wire \motor|Add1~2_combout ;
wire \motor|Add1~0_combout ;
wire \motor|LessThan0~1_cout ;
wire \motor|LessThan0~3_cout ;
wire \motor|LessThan0~5_cout ;
wire \motor|LessThan0~7_cout ;
wire \motor|LessThan0~9_cout ;
wire \motor|LessThan0~11_cout ;
wire \motor|LessThan0~13_cout ;
wire \motor|LessThan0~15_cout ;
wire \motor|LessThan0~17_cout ;
wire \motor|LessThan0~19_cout ;
wire \motor|LessThan0~21_cout ;
wire \motor|LessThan0~22_combout ;
wire \motor|LessThan0~24_combout ;
wire \motor|servo_reg~q ;
wire \motor|data_out[1]~feeder_combout ;
wire \motor|Add3~0_combout ;
wire \motor|data_reg[0]~0_combout ;
wire \motor|data_reg~8_combout ;
wire \motor|Add5~0_combout ;
wire \motor|data_out[2]~0_combout ;
wire \motor|Add3~1 ;
wire \motor|Add3~2_combout ;
wire \motor|data_reg[1]~1_combout ;
wire \motor|data_reg~9_combout ;
wire \motor|Add5~1 ;
wire \motor|Add5~2_combout ;
wire \motor|data_out[3]~1_combout ;
wire \motor|data_reg[2]~2_combout ;
wire \motor|Add5~3 ;
wire \motor|Add5~4_combout ;
wire \motor|Add3~3 ;
wire \motor|Add3~4_combout ;
wire \motor|data_reg~10_combout ;
wire \motor|data_out[4]~2_combout ;
wire \motor|Add3~5 ;
wire \motor|Add3~6_combout ;
wire \motor|data_reg[3]~3_combout ;
wire \motor|Add5~5 ;
wire \motor|Add5~6_combout ;
wire \motor|data_reg~11_combout ;
wire \motor|data_out[5]~3_combout ;
wire \motor|Add3~7 ;
wire \motor|Add3~8_combout ;
wire \motor|data_reg[4]~4_combout ;
wire \motor|Add5~7 ;
wire \motor|Add5~8_combout ;
wire \motor|data_reg~12_combout ;
wire \motor|data_out[8]~4_combout ;
wire \motor|data_reg[5]~5_combout ;
wire \motor|Add5~9 ;
wire \motor|Add5~10_combout ;
wire \motor|Add3~9 ;
wire \motor|Add3~10_combout ;
wire \motor|data_reg~13_combout ;
wire \motor|data_out[9]~5_combout ;
wire \motor|Add3~11 ;
wire \motor|Add3~12_combout ;
wire \motor|data_reg[6]~6_combout ;
wire \motor|data_reg~14_combout ;
wire \motor|Add5~11 ;
wire \motor|Add5~12_combout ;
wire \motor|data_out[10]~6_combout ;
wire \motor|Add3~13 ;
wire \motor|Add3~14_combout ;
wire \motor|data_reg[7]~7_combout ;
wire \motor|Add5~13 ;
wire \motor|Add5~14_combout ;
wire \motor|data_reg~15_combout ;
wire \motor|data_out[11]~7_combout ;
wire \clk_200hz|Add0~0_combout ;
wire \clk_200hz|Add0~1 ;
wire \clk_200hz|Add0~2_combout ;
wire \clk_200hz|Add0~3 ;
wire \clk_200hz|Add0~4_combout ;
wire \clk_200hz|Add0~5 ;
wire \clk_200hz|Add0~6_combout ;
wire \clk_200hz|counter~1_combout ;
wire \clk_200hz|Add0~7 ;
wire \clk_200hz|Add0~8_combout ;
wire \clk_200hz|Add0~9 ;
wire \clk_200hz|Add0~10_combout ;
wire \clk_200hz|Add0~11 ;
wire \clk_200hz|Add0~12_combout ;
wire \clk_200hz|counter~0_combout ;
wire \clk_200hz|Add0~13 ;
wire \clk_200hz|Add0~14_combout ;
wire \clk_200hz|Add0~15 ;
wire \clk_200hz|Add0~16_combout ;
wire \clk_200hz|Add0~17 ;
wire \clk_200hz|Add0~18_combout ;
wire \clk_200hz|Add0~19 ;
wire \clk_200hz|Add0~20_combout ;
wire \clk_200hz|Add0~21 ;
wire \clk_200hz|Add0~22_combout ;
wire \clk_200hz|counter~2_combout ;
wire \clk_200hz|Equal0~3_combout ;
wire \clk_200hz|Add0~23 ;
wire \clk_200hz|Add0~24_combout ;
wire \clk_200hz|Add0~25 ;
wire \clk_200hz|Add0~26_combout ;
wire \clk_200hz|counter~3_combout ;
wire \clk_200hz|Add0~27 ;
wire \clk_200hz|Add0~28_combout ;
wire \clk_200hz|counter~4_combout ;
wire \clk_200hz|Add0~29 ;
wire \clk_200hz|Add0~30_combout ;
wire \clk_200hz|counter~5_combout ;
wire \clk_200hz|Equal0~4_combout ;
wire \clk_200hz|Add0~31 ;
wire \clk_200hz|Add0~32_combout ;
wire \clk_200hz|counter~6_combout ;
wire \clk_200hz|Add0~33 ;
wire \clk_200hz|Add0~34_combout ;
wire \clk_200hz|Add0~35 ;
wire \clk_200hz|Add0~36_combout ;
wire \clk_200hz|Add0~37 ;
wire \clk_200hz|Add0~38_combout ;
wire \clk_200hz|Add0~39 ;
wire \clk_200hz|Add0~40_combout ;
wire \clk_200hz|Add0~41 ;
wire \clk_200hz|Add0~42_combout ;
wire \clk_200hz|Add0~43 ;
wire \clk_200hz|Add0~44_combout ;
wire \clk_200hz|Add0~45 ;
wire \clk_200hz|Add0~46_combout ;
wire \clk_200hz|Add0~47 ;
wire \clk_200hz|Add0~48_combout ;
wire \clk_200hz|Add0~49 ;
wire \clk_200hz|Add0~50_combout ;
wire \clk_200hz|Equal0~5_combout ;
wire \clk_200hz|Equal0~6_combout ;
wire \clk_200hz|Equal0~7_combout ;
wire \clk_200hz|Equal0~1_combout ;
wire \clk_200hz|Equal0~0_combout ;
wire \clk_200hz|Equal0~2_combout ;
wire \clk_200hz|Equal0~8_combout ;
wire \clk_200hz|clk_200hz~0_combout ;
wire \clk_200hz|clk_200hz~feeder_combout ;
wire \clk_200hz|clk_200hz~q ;
wire \clk_200hz|clk_200hz~clkctrl_outclk ;
wire \clock_100hz|Add0~1_cout ;
wire \clock_100hz|Add0~2_combout ;
wire \clock_100hz|Add0~3 ;
wire \clock_100hz|Add0~4_combout ;
wire \clock_100hz|Add0~5 ;
wire \clock_100hz|Add0~6_combout ;
wire \clock_100hz|Add0~7 ;
wire \clock_100hz|Add0~8_combout ;
wire \clock_100hz|counter~0_combout ;
wire \clock_100hz|Add0~9 ;
wire \clock_100hz|Add0~10_combout ;
wire \clock_100hz|Add0~11 ;
wire \clock_100hz|Add0~12_combout ;
wire \clock_100hz|Add0~13 ;
wire \clock_100hz|Add0~14_combout ;
wire \clock_100hz|counter~1_combout ;
wire \clock_100hz|Add0~15 ;
wire \clock_100hz|Add0~16_combout ;
wire \clock_100hz|Add0~17 ;
wire \clock_100hz|Add0~18_combout ;
wire \clock_100hz|Add0~19 ;
wire \clock_100hz|Add0~20_combout ;
wire \clock_100hz|Add0~21 ;
wire \clock_100hz|Add0~22_combout ;
wire \clock_100hz|Add0~23 ;
wire \clock_100hz|Add0~24_combout ;
wire \clock_100hz|counter~2_combout ;
wire \clock_100hz|Add0~25 ;
wire \clock_100hz|Add0~26_combout ;
wire \clock_100hz|Add0~27 ;
wire \clock_100hz|Add0~28_combout ;
wire \clock_100hz|counter~3_combout ;
wire \clock_100hz|Add0~29 ;
wire \clock_100hz|Add0~30_combout ;
wire \clock_100hz|counter~4_combout ;
wire \clock_100hz|Add0~31 ;
wire \clock_100hz|Add0~32_combout ;
wire \clock_100hz|counter~5_combout ;
wire \clock_100hz|Add0~33 ;
wire \clock_100hz|Add0~34_combout ;
wire \clock_100hz|counter~6_combout ;
wire \clock_100hz|Add0~35 ;
wire \clock_100hz|Add0~36_combout ;
wire \clock_100hz|Add0~37 ;
wire \clock_100hz|Add0~38_combout ;
wire \clock_100hz|Add0~39 ;
wire \clock_100hz|Add0~40_combout ;
wire \clock_100hz|Add0~41 ;
wire \clock_100hz|Add0~42_combout ;
wire \clock_100hz|Add0~43 ;
wire \clock_100hz|Add0~44_combout ;
wire \clock_100hz|Add0~45 ;
wire \clock_100hz|Add0~46_combout ;
wire \clock_100hz|Add0~47 ;
wire \clock_100hz|Add0~48_combout ;
wire \clock_100hz|Equal0~4_combout ;
wire \clock_100hz|Equal0~5_combout ;
wire \clock_100hz|Equal0~6_combout ;
wire \clock_100hz|Equal0~3_combout ;
wire \clock_100hz|Equal0~2_combout ;
wire \clock_100hz|Equal0~0_combout ;
wire \clock_100hz|Equal0~1_combout ;
wire \clock_100hz|Equal0~7_combout ;
wire \clock_100hz|clk_100hz~0_combout ;
wire \clock_100hz|clk_100hz~q ;
wire \clock_100hz|clk_100hz~clkctrl_outclk ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \Rdreq~input_o ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~COUT ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~8_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~4_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~6_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~2_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[7]~3_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a2~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ;
wire \Wrreq~input_o ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ;
wire \uart_baud|Add0~0_combout ;
wire \uart_baud|Add0~1 ;
wire \uart_baud|Add0~2_combout ;
wire \uart_baud|tx_acc~2_combout ;
wire \uart_baud|Add0~3 ;
wire \uart_baud|Add0~4_combout ;
wire \uart_baud|Add0~5 ;
wire \uart_baud|Add0~6_combout ;
wire \uart_baud|Add0~7 ;
wire \uart_baud|Add0~8_combout ;
wire \uart_baud|tx_acc~1_combout ;
wire \uart_baud|Add0~9 ;
wire \uart_baud|Add0~10_combout ;
wire \uart_baud|tx_acc~3_combout ;
wire \uart_baud|Add0~11 ;
wire \uart_baud|Add0~12_combout ;
wire \uart_baud|Add0~13 ;
wire \uart_baud|Add0~14_combout ;
wire \uart_baud|tx_acc~4_combout ;
wire \uart_baud|Equal1~0_combout ;
wire \uart_baud|tx_acc~0_combout ;
wire \uart_baud|Equal0~0_combout ;
wire \uart_baud|Add0~15 ;
wire \uart_baud|Add0~16_combout ;
wire \uart_baud|tx_acc~5_combout ;
wire \uart_baud|Equal0~1_combout ;
wire \uart_baud|Equal0~2_combout ;
wire \Wr_en~input_o ;
wire \uart_Tx|Selector0~0_combout ;
wire \uart_Tx|state.TX_STATE_IDLE~q ;
wire \uart_Tx|data[7]~0_combout ;
wire \uart_Tx|bit_pos[1]~0_combout ;
wire \uart_Tx|bit_pos[0]~2_combout ;
wire \uart_Tx|bit_pos[1]~1_combout ;
wire \uart_Tx|Add0~0_combout ;
wire \uart_Tx|bit_pos[2]~3_combout ;
wire \uart_Tx|Selector3~1_combout ;
wire \uart_Tx|Selector3~2_combout ;
wire \uart_Tx|Selector1~0_combout ;
wire \uart_Tx|state.TX_STATE_START~q ;
wire \uart_Tx|Selector2~1_combout ;
wire \uart_Tx|Selector2~2_combout ;
wire \uart_Tx|state.TX_STATE_DATA~q ;
wire \uart_Tx|Selector3~3_combout ;
wire \uart_Tx|state.TX_STATE_STOP~q ;
wire \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell_combout ;
wire \~GND~combout ;
wire \uart_Tx|data[6]~feeder_combout ;
wire \uart_Tx|data[5]~feeder_combout ;
wire \uart_Tx|Mux0~0_combout ;
wire \uart_Tx|Mux0~1_combout ;
wire \uart_Tx|data[2]~feeder_combout ;
wire \uart_Tx|data[1]~feeder_combout ;
wire \uart_Tx|Mux0~2_combout ;
wire \uart_Tx|Mux0~3_combout ;
wire \uart_Tx|Selector7~2_combout ;
wire \uart_Tx|Selector7~0_combout ;
wire \uart_Tx|Selector7~1_combout ;
wire \uart_Tx|Selector7~3_combout ;
wire \uart_Tx|Tx~q ;
wire [7:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b ;
wire [15:0] \motor|data_out ;
wire [8:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g ;
wire [11:0] \motor|control ;
wire [8:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [7:0] \motor|data_reg ;
wire [0:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [8:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [8:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g ;
wire [14:0] \motor|counter ;
wire [8:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a ;
wire [8:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [8:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [8:0] \uart_baud|tx_acc ;
wire [7:0] \uart_Tx|data ;
wire [5:0] \clock_var|counter ;
wire [2:0] \uart_Tx|bit_pos ;
wire [25:0] \clk_200hz|counter ;
wire [8:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g ;
wire [25:0] \clock_100hz|counter ;
wire [2:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [7:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_a ;
wire [8:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_b ;
wire [0:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;

wire [17:0] \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;

assign \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [0] = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [1] = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [2] = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [3] = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [4] = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [5] = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [6] = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [7] = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \servo[0]~output (
	.i(\toggle~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\servo[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \servo[0]~output .bus_hold = "false";
defparam \servo[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \pwm~output (
	.i(\motor|servo_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pwm~output_o ),
	.obar());
// synopsys translate_off
defparam \pwm~output .bus_hold = "false";
defparam \pwm~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Data_out[0]~output (
	.i(\motor|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[0]~output .bus_hold = "false";
defparam \Data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Data_out[1]~output (
	.i(\motor|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[1]~output .bus_hold = "false";
defparam \Data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Data_out[2]~output (
	.i(\motor|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[2]~output .bus_hold = "false";
defparam \Data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \Data_out[3]~output (
	.i(\motor|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[3]~output .bus_hold = "false";
defparam \Data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Data_out[4]~output (
	.i(\motor|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[4]~output .bus_hold = "false";
defparam \Data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \Data_out[5]~output (
	.i(\motor|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[5]~output .bus_hold = "false";
defparam \Data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \Data_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[6]~output .bus_hold = "false";
defparam \Data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \Data_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[7]~output .bus_hold = "false";
defparam \Data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Data_out[8]~output (
	.i(\motor|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[8]~output .bus_hold = "false";
defparam \Data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Data_out[9]~output (
	.i(\motor|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[9]~output .bus_hold = "false";
defparam \Data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \Data_out[10]~output (
	.i(\motor|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[10]~output .bus_hold = "false";
defparam \Data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Data_out[11]~output (
	.i(\motor|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[11]~output .bus_hold = "false";
defparam \Data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Data_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[12]~output .bus_hold = "false";
defparam \Data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Data_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[13]~output .bus_hold = "false";
defparam \Data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data_out[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[14]~output .bus_hold = "false";
defparam \Data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \Data_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_out[15]~output .bus_hold = "false";
defparam \Data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \Fifo_empty~output (
	.i(!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Fifo_empty~output_o ),
	.obar());
// synopsys translate_off
defparam \Fifo_empty~output .bus_hold = "false";
defparam \Fifo_empty~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \Fifo_full~output (
	.i(!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Fifo_full~output_o ),
	.obar());
// synopsys translate_off
defparam \Fifo_full~output .bus_hold = "false";
defparam \Fifo_full~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \Tx~output (
	.i(!\uart_Tx|Tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tx~output_o ),
	.obar());
// synopsys translate_off
defparam \Tx~output .bus_hold = "false";
defparam \Tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Tx_busy~output (
	.i(\uart_Tx|state.TX_STATE_IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tx_busy~output_o ),
	.obar());
// synopsys translate_off
defparam \Tx_busy~output .bus_hold = "false";
defparam \Tx_busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \toggle~input (
	.i(toggle),
	.ibar(gnd),
	.o(\toggle~input_o ));
// synopsys translate_off
defparam \toggle~input .bus_hold = "false";
defparam \toggle~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \mclk~input (
	.i(mclk),
	.ibar(gnd),
	.o(\mclk~input_o ));
// synopsys translate_off
defparam \mclk~input .bus_hold = "false";
defparam \mclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \mclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \mclk~inputclkctrl .clock_type = "global clock";
defparam \mclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N0
cycloneive_lcell_comb \clock_var|Add0~0 (
// Equation(s):
// \clock_var|Add0~0_combout  = \clock_var|counter [0] $ (VCC)
// \clock_var|Add0~1  = CARRY(\clock_var|counter [0])

	.dataa(\clock_var|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_var|Add0~0_combout ),
	.cout(\clock_var|Add0~1 ));
// synopsys translate_off
defparam \clock_var|Add0~0 .lut_mask = 16'h55AA;
defparam \clock_var|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N26
cycloneive_lcell_comb \clock_var|counter~1 (
// Equation(s):
// \clock_var|counter~1_combout  = (\clock_var|Add0~0_combout  & ((\clock_var|counter [5]) # ((!\clock_var|Equal0~0_combout ) # (!\clock_var|counter [4]))))

	.dataa(\clock_var|counter [5]),
	.datab(\clock_var|counter [4]),
	.datac(\clock_var|Add0~0_combout ),
	.datad(\clock_var|Equal0~0_combout ),
	.cin(gnd),
	.combout(\clock_var|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_var|counter~1 .lut_mask = 16'hB0F0;
defparam \clock_var|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N27
dffeas \clock_var|counter[0] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_var|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_var|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_var|counter[0] .is_wysiwyg = "true";
defparam \clock_var|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N2
cycloneive_lcell_comb \clock_var|Add0~2 (
// Equation(s):
// \clock_var|Add0~2_combout  = (\clock_var|counter [1] & (!\clock_var|Add0~1 )) # (!\clock_var|counter [1] & ((\clock_var|Add0~1 ) # (GND)))
// \clock_var|Add0~3  = CARRY((!\clock_var|Add0~1 ) # (!\clock_var|counter [1]))

	.dataa(gnd),
	.datab(\clock_var|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_var|Add0~1 ),
	.combout(\clock_var|Add0~2_combout ),
	.cout(\clock_var|Add0~3 ));
// synopsys translate_off
defparam \clock_var|Add0~2 .lut_mask = 16'h3C3F;
defparam \clock_var|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N3
dffeas \clock_var|counter[1] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_var|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_var|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_var|counter[1] .is_wysiwyg = "true";
defparam \clock_var|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N4
cycloneive_lcell_comb \clock_var|Add0~4 (
// Equation(s):
// \clock_var|Add0~4_combout  = (\clock_var|counter [2] & (\clock_var|Add0~3  $ (GND))) # (!\clock_var|counter [2] & (!\clock_var|Add0~3  & VCC))
// \clock_var|Add0~5  = CARRY((\clock_var|counter [2] & !\clock_var|Add0~3 ))

	.dataa(gnd),
	.datab(\clock_var|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_var|Add0~3 ),
	.combout(\clock_var|Add0~4_combout ),
	.cout(\clock_var|Add0~5 ));
// synopsys translate_off
defparam \clock_var|Add0~4 .lut_mask = 16'hC30C;
defparam \clock_var|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N5
dffeas \clock_var|counter[2] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_var|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_var|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_var|counter[2] .is_wysiwyg = "true";
defparam \clock_var|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N6
cycloneive_lcell_comb \clock_var|Add0~6 (
// Equation(s):
// \clock_var|Add0~6_combout  = (\clock_var|counter [3] & (!\clock_var|Add0~5 )) # (!\clock_var|counter [3] & ((\clock_var|Add0~5 ) # (GND)))
// \clock_var|Add0~7  = CARRY((!\clock_var|Add0~5 ) # (!\clock_var|counter [3]))

	.dataa(gnd),
	.datab(\clock_var|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_var|Add0~5 ),
	.combout(\clock_var|Add0~6_combout ),
	.cout(\clock_var|Add0~7 ));
// synopsys translate_off
defparam \clock_var|Add0~6 .lut_mask = 16'h3C3F;
defparam \clock_var|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N20
cycloneive_lcell_comb \clock_var|counter~0 (
// Equation(s):
// \clock_var|counter~0_combout  = (\clock_var|Add0~6_combout  & ((\clock_var|counter [5]) # ((!\clock_var|Equal0~0_combout ) # (!\clock_var|counter [4]))))

	.dataa(\clock_var|counter [5]),
	.datab(\clock_var|counter [4]),
	.datac(\clock_var|Equal0~0_combout ),
	.datad(\clock_var|Add0~6_combout ),
	.cin(gnd),
	.combout(\clock_var|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_var|counter~0 .lut_mask = 16'hBF00;
defparam \clock_var|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N21
dffeas \clock_var|counter[3] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_var|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_var|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_var|counter[3] .is_wysiwyg = "true";
defparam \clock_var|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N18
cycloneive_lcell_comb \clock_var|Equal0~0 (
// Equation(s):
// \clock_var|Equal0~0_combout  = (!\clock_var|counter [0] & (!\clock_var|counter [2] & (!\clock_var|counter [1] & \clock_var|counter [3])))

	.dataa(\clock_var|counter [0]),
	.datab(\clock_var|counter [2]),
	.datac(\clock_var|counter [1]),
	.datad(\clock_var|counter [3]),
	.cin(gnd),
	.combout(\clock_var|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_var|Equal0~0 .lut_mask = 16'h0100;
defparam \clock_var|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N8
cycloneive_lcell_comb \clock_var|Add0~8 (
// Equation(s):
// \clock_var|Add0~8_combout  = (\clock_var|counter [4] & (\clock_var|Add0~7  $ (GND))) # (!\clock_var|counter [4] & (!\clock_var|Add0~7  & VCC))
// \clock_var|Add0~9  = CARRY((\clock_var|counter [4] & !\clock_var|Add0~7 ))

	.dataa(gnd),
	.datab(\clock_var|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_var|Add0~7 ),
	.combout(\clock_var|Add0~8_combout ),
	.cout(\clock_var|Add0~9 ));
// synopsys translate_off
defparam \clock_var|Add0~8 .lut_mask = 16'hC30C;
defparam \clock_var|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N24
cycloneive_lcell_comb \clock_var|counter~2 (
// Equation(s):
// \clock_var|counter~2_combout  = (\clock_var|Add0~8_combout  & ((\clock_var|counter [5]) # ((!\clock_var|counter [4]) # (!\clock_var|Equal0~0_combout ))))

	.dataa(\clock_var|counter [5]),
	.datab(\clock_var|Equal0~0_combout ),
	.datac(\clock_var|counter [4]),
	.datad(\clock_var|Add0~8_combout ),
	.cin(gnd),
	.combout(\clock_var|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_var|counter~2 .lut_mask = 16'hBF00;
defparam \clock_var|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N25
dffeas \clock_var|counter[4] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_var|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_var|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_var|counter[4] .is_wysiwyg = "true";
defparam \clock_var|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N10
cycloneive_lcell_comb \clock_var|Add0~10 (
// Equation(s):
// \clock_var|Add0~10_combout  = \clock_var|Add0~9  $ (\clock_var|counter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_var|counter [5]),
	.cin(\clock_var|Add0~9 ),
	.combout(\clock_var|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \clock_var|Add0~10 .lut_mask = 16'h0FF0;
defparam \clock_var|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y71_N11
dffeas \clock_var|counter[5] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_var|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_var|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_var|counter[5] .is_wysiwyg = "true";
defparam \clock_var|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N28
cycloneive_lcell_comb \clock_var|clk_1mhz~0 (
// Equation(s):
// \clock_var|clk_1mhz~0_combout  = \clock_var|clk_1mhz~q  $ (((!\clock_var|counter [5] & (\clock_var|counter [4] & \clock_var|Equal0~0_combout ))))

	.dataa(\clock_var|counter [5]),
	.datab(\clock_var|clk_1mhz~q ),
	.datac(\clock_var|counter [4]),
	.datad(\clock_var|Equal0~0_combout ),
	.cin(gnd),
	.combout(\clock_var|clk_1mhz~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_var|clk_1mhz~0 .lut_mask = 16'h9CCC;
defparam \clock_var|clk_1mhz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N22
cycloneive_lcell_comb \clock_var|clk_1mhz~feeder (
// Equation(s):
// \clock_var|clk_1mhz~feeder_combout  = \clock_var|clk_1mhz~0_combout 

	.dataa(\clock_var|clk_1mhz~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_var|clk_1mhz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_var|clk_1mhz~feeder .lut_mask = 16'hAAAA;
defparam \clock_var|clk_1mhz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N23
dffeas \clock_var|clk_1mhz (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_var|clk_1mhz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_var|clk_1mhz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_var|clk_1mhz .is_wysiwyg = "true";
defparam \clock_var|clk_1mhz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \clock_var|clk_1mhz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_var|clk_1mhz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_var|clk_1mhz~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_var|clk_1mhz~clkctrl .clock_type = "global clock";
defparam \clock_var|clk_1mhz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N2
cycloneive_lcell_comb \motor|Add0~0 (
// Equation(s):
// \motor|Add0~0_combout  = \motor|counter [0] $ (VCC)
// \motor|Add0~1  = CARRY(\motor|counter [0])

	.dataa(gnd),
	.datab(\motor|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\motor|Add0~0_combout ),
	.cout(\motor|Add0~1 ));
// synopsys translate_off
defparam \motor|Add0~0 .lut_mask = 16'h33CC;
defparam \motor|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y41_N3
dffeas \motor|counter[0] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[0] .is_wysiwyg = "true";
defparam \motor|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N4
cycloneive_lcell_comb \motor|Add0~2 (
// Equation(s):
// \motor|Add0~2_combout  = (\motor|counter [1] & (!\motor|Add0~1 )) # (!\motor|counter [1] & ((\motor|Add0~1 ) # (GND)))
// \motor|Add0~3  = CARRY((!\motor|Add0~1 ) # (!\motor|counter [1]))

	.dataa(gnd),
	.datab(\motor|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~1 ),
	.combout(\motor|Add0~2_combout ),
	.cout(\motor|Add0~3 ));
// synopsys translate_off
defparam \motor|Add0~2 .lut_mask = 16'h3C3F;
defparam \motor|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y41_N5
dffeas \motor|counter[1] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[1] .is_wysiwyg = "true";
defparam \motor|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N6
cycloneive_lcell_comb \motor|Add0~4 (
// Equation(s):
// \motor|Add0~4_combout  = (\motor|counter [2] & (\motor|Add0~3  $ (GND))) # (!\motor|counter [2] & (!\motor|Add0~3  & VCC))
// \motor|Add0~5  = CARRY((\motor|counter [2] & !\motor|Add0~3 ))

	.dataa(\motor|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~3 ),
	.combout(\motor|Add0~4_combout ),
	.cout(\motor|Add0~5 ));
// synopsys translate_off
defparam \motor|Add0~4 .lut_mask = 16'hA50A;
defparam \motor|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y41_N7
dffeas \motor|counter[2] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[2] .is_wysiwyg = "true";
defparam \motor|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N8
cycloneive_lcell_comb \motor|Add0~6 (
// Equation(s):
// \motor|Add0~6_combout  = (\motor|counter [3] & (!\motor|Add0~5 )) # (!\motor|counter [3] & ((\motor|Add0~5 ) # (GND)))
// \motor|Add0~7  = CARRY((!\motor|Add0~5 ) # (!\motor|counter [3]))

	.dataa(gnd),
	.datab(\motor|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~5 ),
	.combout(\motor|Add0~6_combout ),
	.cout(\motor|Add0~7 ));
// synopsys translate_off
defparam \motor|Add0~6 .lut_mask = 16'h3C3F;
defparam \motor|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y41_N9
dffeas \motor|counter[3] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[3] .is_wysiwyg = "true";
defparam \motor|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N10
cycloneive_lcell_comb \motor|Add0~8 (
// Equation(s):
// \motor|Add0~8_combout  = (\motor|counter [4] & (\motor|Add0~7  $ (GND))) # (!\motor|counter [4] & (!\motor|Add0~7  & VCC))
// \motor|Add0~9  = CARRY((\motor|counter [4] & !\motor|Add0~7 ))

	.dataa(\motor|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~7 ),
	.combout(\motor|Add0~8_combout ),
	.cout(\motor|Add0~9 ));
// synopsys translate_off
defparam \motor|Add0~8 .lut_mask = 16'hA50A;
defparam \motor|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y41_N11
dffeas \motor|counter[4] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[4] .is_wysiwyg = "true";
defparam \motor|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N12
cycloneive_lcell_comb \motor|Add0~10 (
// Equation(s):
// \motor|Add0~10_combout  = (\motor|counter [5] & (!\motor|Add0~9 )) # (!\motor|counter [5] & ((\motor|Add0~9 ) # (GND)))
// \motor|Add0~11  = CARRY((!\motor|Add0~9 ) # (!\motor|counter [5]))

	.dataa(\motor|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~9 ),
	.combout(\motor|Add0~10_combout ),
	.cout(\motor|Add0~11 ));
// synopsys translate_off
defparam \motor|Add0~10 .lut_mask = 16'h5A5F;
defparam \motor|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N30
cycloneive_lcell_comb \motor|counter~3 (
// Equation(s):
// \motor|counter~3_combout  = (!\motor|Equal0~4_combout  & \motor|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\motor|Equal0~4_combout ),
	.datad(\motor|Add0~10_combout ),
	.cin(gnd),
	.combout(\motor|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \motor|counter~3 .lut_mask = 16'h0F00;
defparam \motor|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y41_N31
dffeas \motor|counter[5] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[5] .is_wysiwyg = "true";
defparam \motor|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N14
cycloneive_lcell_comb \motor|Add0~12 (
// Equation(s):
// \motor|Add0~12_combout  = (\motor|counter [6] & (\motor|Add0~11  $ (GND))) # (!\motor|counter [6] & (!\motor|Add0~11  & VCC))
// \motor|Add0~13  = CARRY((\motor|counter [6] & !\motor|Add0~11 ))

	.dataa(gnd),
	.datab(\motor|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~11 ),
	.combout(\motor|Add0~12_combout ),
	.cout(\motor|Add0~13 ));
// synopsys translate_off
defparam \motor|Add0~12 .lut_mask = 16'hC30C;
defparam \motor|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y41_N15
dffeas \motor|counter[6] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[6] .is_wysiwyg = "true";
defparam \motor|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N16
cycloneive_lcell_comb \motor|Add0~14 (
// Equation(s):
// \motor|Add0~14_combout  = (\motor|counter [7] & (!\motor|Add0~13 )) # (!\motor|counter [7] & ((\motor|Add0~13 ) # (GND)))
// \motor|Add0~15  = CARRY((!\motor|Add0~13 ) # (!\motor|counter [7]))

	.dataa(gnd),
	.datab(\motor|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~13 ),
	.combout(\motor|Add0~14_combout ),
	.cout(\motor|Add0~15 ));
// synopsys translate_off
defparam \motor|Add0~14 .lut_mask = 16'h3C3F;
defparam \motor|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y41_N17
dffeas \motor|counter[7] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[7] .is_wysiwyg = "true";
defparam \motor|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N18
cycloneive_lcell_comb \motor|Add0~16 (
// Equation(s):
// \motor|Add0~16_combout  = (\motor|counter [8] & (\motor|Add0~15  $ (GND))) # (!\motor|counter [8] & (!\motor|Add0~15  & VCC))
// \motor|Add0~17  = CARRY((\motor|counter [8] & !\motor|Add0~15 ))

	.dataa(gnd),
	.datab(\motor|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~15 ),
	.combout(\motor|Add0~16_combout ),
	.cout(\motor|Add0~17 ));
// synopsys translate_off
defparam \motor|Add0~16 .lut_mask = 16'hC30C;
defparam \motor|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y41_N19
dffeas \motor|counter[8] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[8] .is_wysiwyg = "true";
defparam \motor|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N0
cycloneive_lcell_comb \motor|Equal0~0 (
// Equation(s):
// \motor|Equal0~0_combout  = (!\motor|counter [7] & (!\motor|counter [8] & (!\motor|counter [5] & !\motor|counter [6])))

	.dataa(\motor|counter [7]),
	.datab(\motor|counter [8]),
	.datac(\motor|counter [5]),
	.datad(\motor|counter [6]),
	.cin(gnd),
	.combout(\motor|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal0~0 .lut_mask = 16'h0001;
defparam \motor|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N2
cycloneive_lcell_comb \motor|Equal0~1 (
// Equation(s):
// \motor|Equal0~1_combout  = (!\motor|counter [13] & (!\motor|counter [12] & \motor|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\motor|counter [13]),
	.datac(\motor|counter [12]),
	.datad(\motor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\motor|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal0~1 .lut_mask = 16'h0300;
defparam \motor|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N20
cycloneive_lcell_comb \motor|Add0~18 (
// Equation(s):
// \motor|Add0~18_combout  = (\motor|counter [9] & (!\motor|Add0~17 )) # (!\motor|counter [9] & ((\motor|Add0~17 ) # (GND)))
// \motor|Add0~19  = CARRY((!\motor|Add0~17 ) # (!\motor|counter [9]))

	.dataa(gnd),
	.datab(\motor|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~17 ),
	.combout(\motor|Add0~18_combout ),
	.cout(\motor|Add0~19 ));
// synopsys translate_off
defparam \motor|Add0~18 .lut_mask = 16'h3C3F;
defparam \motor|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N0
cycloneive_lcell_comb \motor|counter~2 (
// Equation(s):
// \motor|counter~2_combout  = (!\motor|Equal0~4_combout  & \motor|Add0~18_combout )

	.dataa(\motor|Equal0~4_combout ),
	.datab(gnd),
	.datac(\motor|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\motor|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \motor|counter~2 .lut_mask = 16'h5050;
defparam \motor|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N1
dffeas \motor|counter[9] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[9] .is_wysiwyg = "true";
defparam \motor|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N22
cycloneive_lcell_comb \motor|Add0~20 (
// Equation(s):
// \motor|Add0~20_combout  = (\motor|counter [10] & (\motor|Add0~19  $ (GND))) # (!\motor|counter [10] & (!\motor|Add0~19  & VCC))
// \motor|Add0~21  = CARRY((\motor|counter [10] & !\motor|Add0~19 ))

	.dataa(\motor|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~19 ),
	.combout(\motor|Add0~20_combout ),
	.cout(\motor|Add0~21 ));
// synopsys translate_off
defparam \motor|Add0~20 .lut_mask = 16'hA50A;
defparam \motor|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N22
cycloneive_lcell_comb \motor|counter~1 (
// Equation(s):
// \motor|counter~1_combout  = (!\motor|Equal0~4_combout  & \motor|Add0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\motor|Equal0~4_combout ),
	.datad(\motor|Add0~20_combout ),
	.cin(gnd),
	.combout(\motor|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \motor|counter~1 .lut_mask = 16'h0F00;
defparam \motor|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N23
dffeas \motor|counter[10] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[10] .is_wysiwyg = "true";
defparam \motor|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N24
cycloneive_lcell_comb \motor|Equal0~3 (
// Equation(s):
// \motor|Equal0~3_combout  = (\motor|counter [4] & (\motor|counter [9] & (\motor|counter [10] & \motor|counter [11])))

	.dataa(\motor|counter [4]),
	.datab(\motor|counter [9]),
	.datac(\motor|counter [10]),
	.datad(\motor|counter [11]),
	.cin(gnd),
	.combout(\motor|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal0~3 .lut_mask = 16'h8000;
defparam \motor|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N8
cycloneive_lcell_comb \motor|Equal0~2 (
// Equation(s):
// \motor|Equal0~2_combout  = (\motor|counter [2] & (\motor|counter [1] & (\motor|counter [3] & \motor|counter [0])))

	.dataa(\motor|counter [2]),
	.datab(\motor|counter [1]),
	.datac(\motor|counter [3]),
	.datad(\motor|counter [0]),
	.cin(gnd),
	.combout(\motor|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal0~2 .lut_mask = 16'h8000;
defparam \motor|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N28
cycloneive_lcell_comb \motor|Add0~26 (
// Equation(s):
// \motor|Add0~26_combout  = (\motor|counter [13] & (!\motor|Add0~25 )) # (!\motor|counter [13] & ((\motor|Add0~25 ) # (GND)))
// \motor|Add0~27  = CARRY((!\motor|Add0~25 ) # (!\motor|counter [13]))

	.dataa(gnd),
	.datab(\motor|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~25 ),
	.combout(\motor|Add0~26_combout ),
	.cout(\motor|Add0~27 ));
// synopsys translate_off
defparam \motor|Add0~26 .lut_mask = 16'h3C3F;
defparam \motor|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N30
cycloneive_lcell_comb \motor|Add0~28 (
// Equation(s):
// \motor|Add0~28_combout  = \motor|counter [14] $ (!\motor|Add0~27 )

	.dataa(gnd),
	.datab(\motor|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(\motor|Add0~27 ),
	.combout(\motor|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Add0~28 .lut_mask = 16'hC3C3;
defparam \motor|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N2
cycloneive_lcell_comb \motor|counter~4 (
// Equation(s):
// \motor|counter~4_combout  = (!\motor|Equal0~4_combout  & \motor|Add0~28_combout )

	.dataa(\motor|Equal0~4_combout ),
	.datab(gnd),
	.datac(\motor|Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\motor|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \motor|counter~4 .lut_mask = 16'h5050;
defparam \motor|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N3
dffeas \motor|counter[14] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[14] .is_wysiwyg = "true";
defparam \motor|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N30
cycloneive_lcell_comb \motor|Equal0~4 (
// Equation(s):
// \motor|Equal0~4_combout  = (\motor|Equal0~1_combout  & (\motor|Equal0~3_combout  & (\motor|Equal0~2_combout  & \motor|counter [14])))

	.dataa(\motor|Equal0~1_combout ),
	.datab(\motor|Equal0~3_combout ),
	.datac(\motor|Equal0~2_combout ),
	.datad(\motor|counter [14]),
	.cin(gnd),
	.combout(\motor|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal0~4 .lut_mask = 16'h8000;
defparam \motor|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N24
cycloneive_lcell_comb \motor|Add0~22 (
// Equation(s):
// \motor|Add0~22_combout  = (\motor|counter [11] & (!\motor|Add0~21 )) # (!\motor|counter [11] & ((\motor|Add0~21 ) # (GND)))
// \motor|Add0~23  = CARRY((!\motor|Add0~21 ) # (!\motor|counter [11]))

	.dataa(\motor|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~21 ),
	.combout(\motor|Add0~22_combout ),
	.cout(\motor|Add0~23 ));
// synopsys translate_off
defparam \motor|Add0~22 .lut_mask = 16'h5A5F;
defparam \motor|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N20
cycloneive_lcell_comb \motor|counter~0 (
// Equation(s):
// \motor|counter~0_combout  = (!\motor|Equal0~4_combout  & \motor|Add0~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\motor|Equal0~4_combout ),
	.datad(\motor|Add0~22_combout ),
	.cin(gnd),
	.combout(\motor|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \motor|counter~0 .lut_mask = 16'h0F00;
defparam \motor|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N21
dffeas \motor|counter[11] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[11] .is_wysiwyg = "true";
defparam \motor|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N26
cycloneive_lcell_comb \motor|Add0~24 (
// Equation(s):
// \motor|Add0~24_combout  = (\motor|counter [12] & (\motor|Add0~23  $ (GND))) # (!\motor|counter [12] & (!\motor|Add0~23  & VCC))
// \motor|Add0~25  = CARRY((\motor|counter [12] & !\motor|Add0~23 ))

	.dataa(\motor|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add0~23 ),
	.combout(\motor|Add0~24_combout ),
	.cout(\motor|Add0~25 ));
// synopsys translate_off
defparam \motor|Add0~24 .lut_mask = 16'hA50A;
defparam \motor|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y41_N27
dffeas \motor|counter[12] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[12] .is_wysiwyg = "true";
defparam \motor|counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y41_N29
dffeas \motor|counter[13] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|counter[13] .is_wysiwyg = "true";
defparam \motor|counter[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \freeze~input (
	.i(freeze),
	.ibar(gnd),
	.o(\freeze~input_o ));
// synopsys translate_off
defparam \freeze~input .bus_hold = "false";
defparam \freeze~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N4
cycloneive_lcell_comb \motor|Add2~0 (
// Equation(s):
// \motor|Add2~0_combout  = \motor|control [1] $ (VCC)
// \motor|Add2~1  = CARRY(\motor|control [1])

	.dataa(gnd),
	.datab(\motor|control [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\motor|Add2~0_combout ),
	.cout(\motor|Add2~1 ));
// synopsys translate_off
defparam \motor|Add2~0 .lut_mask = 16'h33CC;
defparam \motor|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N4
cycloneive_lcell_comb \motor|control~15 (
// Equation(s):
// \motor|control~15_combout  = (\toggle~input_o  & (((\motor|control [1])))) # (!\toggle~input_o  & ((\motor|always0~0_combout  & ((\motor|control [1]))) # (!\motor|always0~0_combout  & (\motor|Add2~0_combout ))))

	.dataa(\toggle~input_o ),
	.datab(\motor|Add2~0_combout ),
	.datac(\motor|always0~0_combout ),
	.datad(\motor|control [1]),
	.cin(gnd),
	.combout(\motor|control~15_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~15 .lut_mask = 16'hFE04;
defparam \motor|control~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N10
cycloneive_lcell_comb \motor|control[1]~22 (
// Equation(s):
// \motor|control[1]~22_combout  = \motor|control~15_combout  $ (VCC)
// \motor|control[1]~23  = CARRY(\motor|control~15_combout )

	.dataa(\motor|control~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\motor|control[1]~22_combout ),
	.cout(\motor|control[1]~23 ));
// synopsys translate_off
defparam \motor|control[1]~22 .lut_mask = 16'h55AA;
defparam \motor|control[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N2
cycloneive_lcell_comb \motor|control~55 (
// Equation(s):
// \motor|control~55_combout  = (\motor|control [1] & ((\freeze~input_o ) # ((!\motor|always0~0_combout  & \motor|Add2~0_combout )))) # (!\motor|control [1] & (((!\motor|always0~0_combout  & \motor|Add2~0_combout ))))

	.dataa(\motor|control [1]),
	.datab(\freeze~input_o ),
	.datac(\motor|always0~0_combout ),
	.datad(\motor|Add2~0_combout ),
	.cin(gnd),
	.combout(\motor|control~55_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~55 .lut_mask = 16'h8F88;
defparam \motor|control~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N0
cycloneive_lcell_comb \motor|Equal1~0 (
// Equation(s):
// \motor|Equal1~0_combout  = (!\motor|counter [2] & (!\motor|counter [3] & (!\motor|counter [1] & !\motor|counter [0])))

	.dataa(\motor|counter [2]),
	.datab(\motor|counter [3]),
	.datac(\motor|counter [1]),
	.datad(\motor|counter [0]),
	.cin(gnd),
	.combout(\motor|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal1~0 .lut_mask = 16'h0001;
defparam \motor|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N28
cycloneive_lcell_comb \motor|Equal1~1 (
// Equation(s):
// \motor|Equal1~1_combout  = (!\motor|counter [4] & (!\motor|counter [9] & (!\motor|counter [10] & !\motor|counter [11])))

	.dataa(\motor|counter [4]),
	.datab(\motor|counter [9]),
	.datac(\motor|counter [10]),
	.datad(\motor|counter [11]),
	.cin(gnd),
	.combout(\motor|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal1~1 .lut_mask = 16'h0001;
defparam \motor|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N26
cycloneive_lcell_comb \motor|Equal1~2 (
// Equation(s):
// \motor|Equal1~2_combout  = (\motor|Equal0~1_combout  & (!\motor|counter [14] & (\motor|Equal1~0_combout  & \motor|Equal1~1_combout )))

	.dataa(\motor|Equal0~1_combout ),
	.datab(\motor|counter [14]),
	.datac(\motor|Equal1~0_combout ),
	.datad(\motor|Equal1~1_combout ),
	.cin(gnd),
	.combout(\motor|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal1~2 .lut_mask = 16'h2000;
defparam \motor|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N12
cycloneive_lcell_comb \motor|control[2]~24 (
// Equation(s):
// \motor|control[2]~24_combout  = (\motor|control~16_combout  & (!\motor|control[1]~23 )) # (!\motor|control~16_combout  & ((\motor|control[1]~23 ) # (GND)))
// \motor|control[2]~25  = CARRY((!\motor|control[1]~23 ) # (!\motor|control~16_combout ))

	.dataa(gnd),
	.datab(\motor|control~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|control[1]~23 ),
	.combout(\motor|control[2]~24_combout ),
	.cout(\motor|control[2]~25 ));
// synopsys translate_off
defparam \motor|control[2]~24 .lut_mask = 16'h3C3F;
defparam \motor|control[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N14
cycloneive_lcell_comb \motor|control[3]~26 (
// Equation(s):
// \motor|control[3]~26_combout  = (\motor|control~12_combout  & ((GND) # (!\motor|control[2]~25 ))) # (!\motor|control~12_combout  & (\motor|control[2]~25  $ (GND)))
// \motor|control[3]~27  = CARRY((\motor|control~12_combout ) # (!\motor|control[2]~25 ))

	.dataa(\motor|control~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|control[2]~25 ),
	.combout(\motor|control[3]~26_combout ),
	.cout(\motor|control[3]~27 ));
// synopsys translate_off
defparam \motor|control[3]~26 .lut_mask = 16'h5AAF;
defparam \motor|control[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N6
cycloneive_lcell_comb \motor|Add2~2 (
// Equation(s):
// \motor|Add2~2_combout  = (\motor|control [2] & (\motor|Add2~1  & VCC)) # (!\motor|control [2] & (!\motor|Add2~1 ))
// \motor|Add2~3  = CARRY((!\motor|control [2] & !\motor|Add2~1 ))

	.dataa(gnd),
	.datab(\motor|control [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add2~1 ),
	.combout(\motor|Add2~2_combout ),
	.cout(\motor|Add2~3 ));
// synopsys translate_off
defparam \motor|Add2~2 .lut_mask = 16'hC303;
defparam \motor|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N8
cycloneive_lcell_comb \motor|Add2~4 (
// Equation(s):
// \motor|Add2~4_combout  = (\motor|control [3] & (\motor|Add2~3  $ (GND))) # (!\motor|control [3] & (!\motor|Add2~3  & VCC))
// \motor|Add2~5  = CARRY((\motor|control [3] & !\motor|Add2~3 ))

	.dataa(gnd),
	.datab(\motor|control [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add2~3 ),
	.combout(\motor|Add2~4_combout ),
	.cout(\motor|Add2~5 ));
// synopsys translate_off
defparam \motor|Add2~4 .lut_mask = 16'hC30C;
defparam \motor|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N14
cycloneive_lcell_comb \motor|control~53 (
// Equation(s):
// \motor|control~53_combout  = (\motor|always0~0_combout  & (\freeze~input_o  & ((\motor|control [3])))) # (!\motor|always0~0_combout  & ((\motor|Add2~4_combout ) # ((\freeze~input_o  & \motor|control [3]))))

	.dataa(\motor|always0~0_combout ),
	.datab(\freeze~input_o ),
	.datac(\motor|Add2~4_combout ),
	.datad(\motor|control [3]),
	.cin(gnd),
	.combout(\motor|control~53_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~53 .lut_mask = 16'hDC50;
defparam \motor|control~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N15
dffeas \motor|control[3] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[3]~26_combout ),
	.asdata(\motor|control~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [3]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[3] .is_wysiwyg = "true";
defparam \motor|control[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
cycloneive_lcell_comb \motor|control~12 (
// Equation(s):
// \motor|control~12_combout  = (\toggle~input_o  & (\motor|control [3])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|control [3])) # (!\motor|always0~0_combout  & ((\motor|Add2~4_combout )))))

	.dataa(\toggle~input_o ),
	.datab(\motor|control [3]),
	.datac(\motor|Add2~4_combout ),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|control~12_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~12 .lut_mask = 16'hCCD8;
defparam \motor|control~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N16
cycloneive_lcell_comb \motor|control[4]~28 (
// Equation(s):
// \motor|control[4]~28_combout  = (\motor|control~17_combout  & (!\motor|control[3]~27 )) # (!\motor|control~17_combout  & ((\motor|control[3]~27 ) # (GND)))
// \motor|control[4]~29  = CARRY((!\motor|control[3]~27 ) # (!\motor|control~17_combout ))

	.dataa(gnd),
	.datab(\motor|control~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|control[3]~27 ),
	.combout(\motor|control[4]~28_combout ),
	.cout(\motor|control[4]~29 ));
// synopsys translate_off
defparam \motor|control[4]~28 .lut_mask = 16'h3C3F;
defparam \motor|control[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N10
cycloneive_lcell_comb \motor|Add2~6 (
// Equation(s):
// \motor|Add2~6_combout  = (\motor|control [4] & (\motor|Add2~5  & VCC)) # (!\motor|control [4] & (!\motor|Add2~5 ))
// \motor|Add2~7  = CARRY((!\motor|control [4] & !\motor|Add2~5 ))

	.dataa(gnd),
	.datab(\motor|control [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add2~5 ),
	.combout(\motor|Add2~6_combout ),
	.cout(\motor|Add2~7 ));
// synopsys translate_off
defparam \motor|Add2~6 .lut_mask = 16'hC303;
defparam \motor|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
cycloneive_lcell_comb \motor|control~52 (
// Equation(s):
// \motor|control~52_combout  = (\motor|control [4] & ((\freeze~input_o ) # ((!\motor|always0~0_combout  & \motor|Add2~6_combout )))) # (!\motor|control [4] & (((!\motor|always0~0_combout  & \motor|Add2~6_combout ))))

	.dataa(\motor|control [4]),
	.datab(\freeze~input_o ),
	.datac(\motor|always0~0_combout ),
	.datad(\motor|Add2~6_combout ),
	.cin(gnd),
	.combout(\motor|control~52_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~52 .lut_mask = 16'h8F88;
defparam \motor|control~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N17
dffeas \motor|control[4] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[4]~28_combout ),
	.asdata(\motor|control~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [4]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[4] .is_wysiwyg = "true";
defparam \motor|control[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N8
cycloneive_lcell_comb \motor|control~17 (
// Equation(s):
// \motor|control~17_combout  = (\toggle~input_o  & (\motor|control [4])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|control [4])) # (!\motor|always0~0_combout  & ((\motor|Add2~6_combout )))))

	.dataa(\motor|control [4]),
	.datab(\toggle~input_o ),
	.datac(\motor|always0~0_combout ),
	.datad(\motor|Add2~6_combout ),
	.cin(gnd),
	.combout(\motor|control~17_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~17 .lut_mask = 16'hABA8;
defparam \motor|control~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N18
cycloneive_lcell_comb \motor|control[5]~30 (
// Equation(s):
// \motor|control[5]~30_combout  = (\motor|control~13_combout  & (\motor|control[4]~29  $ (GND))) # (!\motor|control~13_combout  & (!\motor|control[4]~29  & VCC))
// \motor|control[5]~31  = CARRY((\motor|control~13_combout  & !\motor|control[4]~29 ))

	.dataa(\motor|control~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|control[4]~29 ),
	.combout(\motor|control[5]~30_combout ),
	.cout(\motor|control[5]~31 ));
// synopsys translate_off
defparam \motor|control[5]~30 .lut_mask = 16'hA50A;
defparam \motor|control[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N2
cycloneive_lcell_comb \motor|control~51 (
// Equation(s):
// \motor|control~51_combout  = (\motor|control [5] & ((\freeze~input_o ) # ((!\motor|always0~0_combout  & \motor|Add2~8_combout )))) # (!\motor|control [5] & (!\motor|always0~0_combout  & (\motor|Add2~8_combout )))

	.dataa(\motor|control [5]),
	.datab(\motor|always0~0_combout ),
	.datac(\motor|Add2~8_combout ),
	.datad(\freeze~input_o ),
	.cin(gnd),
	.combout(\motor|control~51_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~51 .lut_mask = 16'hBA30;
defparam \motor|control~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N19
dffeas \motor|control[5] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[5]~30_combout ),
	.asdata(\motor|control~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [5]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[5] .is_wysiwyg = "true";
defparam \motor|control[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N12
cycloneive_lcell_comb \motor|Add2~8 (
// Equation(s):
// \motor|Add2~8_combout  = (\motor|control [5] & ((GND) # (!\motor|Add2~7 ))) # (!\motor|control [5] & (\motor|Add2~7  $ (GND)))
// \motor|Add2~9  = CARRY((\motor|control [5]) # (!\motor|Add2~7 ))

	.dataa(gnd),
	.datab(\motor|control [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add2~7 ),
	.combout(\motor|Add2~8_combout ),
	.cout(\motor|Add2~9 ));
// synopsys translate_off
defparam \motor|Add2~8 .lut_mask = 16'h3CCF;
defparam \motor|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N2
cycloneive_lcell_comb \motor|control~13 (
// Equation(s):
// \motor|control~13_combout  = (\toggle~input_o  & (((\motor|control [5])))) # (!\toggle~input_o  & ((\motor|always0~0_combout  & ((\motor|control [5]))) # (!\motor|always0~0_combout  & (\motor|Add2~8_combout ))))

	.dataa(\motor|Add2~8_combout ),
	.datab(\motor|control [5]),
	.datac(\toggle~input_o ),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|control~13_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~13 .lut_mask = 16'hCCCA;
defparam \motor|control~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N20
cycloneive_lcell_comb \motor|control[6]~32 (
// Equation(s):
// \motor|control[6]~32_combout  = (\motor|control~18_combout  & (!\motor|control[5]~31 )) # (!\motor|control~18_combout  & ((\motor|control[5]~31 ) # (GND)))
// \motor|control[6]~33  = CARRY((!\motor|control[5]~31 ) # (!\motor|control~18_combout ))

	.dataa(gnd),
	.datab(\motor|control~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|control[5]~31 ),
	.combout(\motor|control[6]~32_combout ),
	.cout(\motor|control[6]~33 ));
// synopsys translate_off
defparam \motor|control[6]~32 .lut_mask = 16'h3C3F;
defparam \motor|control[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N14
cycloneive_lcell_comb \motor|Add2~10 (
// Equation(s):
// \motor|Add2~10_combout  = (\motor|control [6] & (\motor|Add2~9  & VCC)) # (!\motor|control [6] & (!\motor|Add2~9 ))
// \motor|Add2~11  = CARRY((!\motor|control [6] & !\motor|Add2~9 ))

	.dataa(\motor|control [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add2~9 ),
	.combout(\motor|Add2~10_combout ),
	.cout(\motor|Add2~11 ));
// synopsys translate_off
defparam \motor|Add2~10 .lut_mask = 16'hA505;
defparam \motor|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N10
cycloneive_lcell_comb \motor|control~50 (
// Equation(s):
// \motor|control~50_combout  = (\motor|always0~0_combout  & (\freeze~input_o  & ((\motor|control [6])))) # (!\motor|always0~0_combout  & ((\motor|Add2~10_combout ) # ((\freeze~input_o  & \motor|control [6]))))

	.dataa(\motor|always0~0_combout ),
	.datab(\freeze~input_o ),
	.datac(\motor|Add2~10_combout ),
	.datad(\motor|control [6]),
	.cin(gnd),
	.combout(\motor|control~50_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~50 .lut_mask = 16'hDC50;
defparam \motor|control~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N21
dffeas \motor|control[6] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[6]~32_combout ),
	.asdata(\motor|control~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [6]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[6] .is_wysiwyg = "true";
defparam \motor|control[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
cycloneive_lcell_comb \motor|control~18 (
// Equation(s):
// \motor|control~18_combout  = (\toggle~input_o  & (\motor|control [6])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|control [6])) # (!\motor|always0~0_combout  & ((\motor|Add2~10_combout )))))

	.dataa(\toggle~input_o ),
	.datab(\motor|control [6]),
	.datac(\motor|always0~0_combout ),
	.datad(\motor|Add2~10_combout ),
	.cin(gnd),
	.combout(\motor|control~18_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~18 .lut_mask = 16'hCDC8;
defparam \motor|control~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N22
cycloneive_lcell_comb \motor|control[7]~34 (
// Equation(s):
// \motor|control[7]~34_combout  = (\motor|control~14_combout  & (\motor|control[6]~33  $ (GND))) # (!\motor|control~14_combout  & (!\motor|control[6]~33  & VCC))
// \motor|control[7]~35  = CARRY((\motor|control~14_combout  & !\motor|control[6]~33 ))

	.dataa(gnd),
	.datab(\motor|control~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|control[6]~33 ),
	.combout(\motor|control[7]~34_combout ),
	.cout(\motor|control[7]~35 ));
// synopsys translate_off
defparam \motor|control[7]~34 .lut_mask = 16'hC30C;
defparam \motor|control[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N16
cycloneive_lcell_comb \motor|Add2~12 (
// Equation(s):
// \motor|Add2~12_combout  = (\motor|control [7] & ((GND) # (!\motor|Add2~11 ))) # (!\motor|control [7] & (\motor|Add2~11  $ (GND)))
// \motor|Add2~13  = CARRY((\motor|control [7]) # (!\motor|Add2~11 ))

	.dataa(gnd),
	.datab(\motor|control [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add2~11 ),
	.combout(\motor|Add2~12_combout ),
	.cout(\motor|Add2~13 ));
// synopsys translate_off
defparam \motor|Add2~12 .lut_mask = 16'h3CCF;
defparam \motor|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N4
cycloneive_lcell_comb \motor|control~49 (
// Equation(s):
// \motor|control~49_combout  = (\motor|control [7] & ((\freeze~input_o ) # ((\motor|Add2~12_combout  & !\motor|always0~0_combout )))) # (!\motor|control [7] & (((\motor|Add2~12_combout  & !\motor|always0~0_combout ))))

	.dataa(\motor|control [7]),
	.datab(\freeze~input_o ),
	.datac(\motor|Add2~12_combout ),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|control~49_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~49 .lut_mask = 16'h88F8;
defparam \motor|control~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N23
dffeas \motor|control[7] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[7]~34_combout ),
	.asdata(\motor|control~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [7]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[7] .is_wysiwyg = "true";
defparam \motor|control[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N30
cycloneive_lcell_comb \motor|control~14 (
// Equation(s):
// \motor|control~14_combout  = (\toggle~input_o  & (\motor|control [7])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|control [7])) # (!\motor|always0~0_combout  & ((\motor|Add2~12_combout )))))

	.dataa(\toggle~input_o ),
	.datab(\motor|control [7]),
	.datac(\motor|always0~0_combout ),
	.datad(\motor|Add2~12_combout ),
	.cin(gnd),
	.combout(\motor|control~14_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~14 .lut_mask = 16'hCDC8;
defparam \motor|control~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N24
cycloneive_lcell_comb \motor|control[8]~36 (
// Equation(s):
// \motor|control[8]~36_combout  = (\motor|control~19_combout  & (!\motor|control[7]~35 )) # (!\motor|control~19_combout  & ((\motor|control[7]~35 ) # (GND)))
// \motor|control[8]~37  = CARRY((!\motor|control[7]~35 ) # (!\motor|control~19_combout ))

	.dataa(gnd),
	.datab(\motor|control~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|control[7]~35 ),
	.combout(\motor|control[8]~36_combout ),
	.cout(\motor|control[8]~37 ));
// synopsys translate_off
defparam \motor|control[8]~36 .lut_mask = 16'h3C3F;
defparam \motor|control[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N18
cycloneive_lcell_comb \motor|Add2~14 (
// Equation(s):
// \motor|Add2~14_combout  = (\motor|control [8] & (\motor|Add2~13  & VCC)) # (!\motor|control [8] & (!\motor|Add2~13 ))
// \motor|Add2~15  = CARRY((!\motor|control [8] & !\motor|Add2~13 ))

	.dataa(\motor|control [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add2~13 ),
	.combout(\motor|Add2~14_combout ),
	.cout(\motor|Add2~15 ));
// synopsys translate_off
defparam \motor|Add2~14 .lut_mask = 16'hA505;
defparam \motor|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N22
cycloneive_lcell_comb \motor|control~48 (
// Equation(s):
// \motor|control~48_combout  = (\motor|Add2~14_combout  & (((\motor|control [8] & \freeze~input_o )) # (!\motor|always0~0_combout ))) # (!\motor|Add2~14_combout  & (\motor|control [8] & (\freeze~input_o )))

	.dataa(\motor|Add2~14_combout ),
	.datab(\motor|control [8]),
	.datac(\freeze~input_o ),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|control~48_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~48 .lut_mask = 16'hC0EA;
defparam \motor|control~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N25
dffeas \motor|control[8] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[8]~36_combout ),
	.asdata(\motor|control~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [8]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[8] .is_wysiwyg = "true";
defparam \motor|control[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N28
cycloneive_lcell_comb \motor|control~19 (
// Equation(s):
// \motor|control~19_combout  = (\motor|always0~0_combout  & (\motor|control [8])) # (!\motor|always0~0_combout  & ((\toggle~input_o  & (\motor|control [8])) # (!\toggle~input_o  & ((\motor|Add2~14_combout )))))

	.dataa(\motor|control [8]),
	.datab(\motor|always0~0_combout ),
	.datac(\toggle~input_o ),
	.datad(\motor|Add2~14_combout ),
	.cin(gnd),
	.combout(\motor|control~19_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~19 .lut_mask = 16'hABA8;
defparam \motor|control~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N26
cycloneive_lcell_comb \motor|control[9]~38 (
// Equation(s):
// \motor|control[9]~38_combout  = (\motor|control~20_combout  & (\motor|control[8]~37  $ (GND))) # (!\motor|control~20_combout  & (!\motor|control[8]~37  & VCC))
// \motor|control[9]~39  = CARRY((\motor|control~20_combout  & !\motor|control[8]~37 ))

	.dataa(\motor|control~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|control[8]~37 ),
	.combout(\motor|control[9]~38_combout ),
	.cout(\motor|control[9]~39 ));
// synopsys translate_off
defparam \motor|control[9]~38 .lut_mask = 16'hA50A;
defparam \motor|control[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N20
cycloneive_lcell_comb \motor|Add2~16 (
// Equation(s):
// \motor|Add2~16_combout  = (\motor|control [9] & ((GND) # (!\motor|Add2~15 ))) # (!\motor|control [9] & (\motor|Add2~15  $ (GND)))
// \motor|Add2~17  = CARRY((\motor|control [9]) # (!\motor|Add2~15 ))

	.dataa(gnd),
	.datab(\motor|control [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add2~15 ),
	.combout(\motor|Add2~16_combout ),
	.cout(\motor|Add2~17 ));
// synopsys translate_off
defparam \motor|Add2~16 .lut_mask = 16'h3CCF;
defparam \motor|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N20
cycloneive_lcell_comb \motor|control~47 (
// Equation(s):
// \motor|control~47_combout  = (\motor|Add2~16_combout  & (((\freeze~input_o  & \motor|control [9])) # (!\motor|always0~0_combout ))) # (!\motor|Add2~16_combout  & (((\freeze~input_o  & \motor|control [9]))))

	.dataa(\motor|Add2~16_combout ),
	.datab(\motor|always0~0_combout ),
	.datac(\freeze~input_o ),
	.datad(\motor|control [9]),
	.cin(gnd),
	.combout(\motor|control~47_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~47 .lut_mask = 16'hF222;
defparam \motor|control~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N27
dffeas \motor|control[9] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[9]~38_combout ),
	.asdata(\motor|control~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [9]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[9] .is_wysiwyg = "true";
defparam \motor|control[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N26
cycloneive_lcell_comb \motor|control~20 (
// Equation(s):
// \motor|control~20_combout  = (\motor|always0~0_combout  & (\motor|control [9])) # (!\motor|always0~0_combout  & ((\toggle~input_o  & (\motor|control [9])) # (!\toggle~input_o  & ((\motor|Add2~16_combout )))))

	.dataa(\motor|control [9]),
	.datab(\motor|always0~0_combout ),
	.datac(\toggle~input_o ),
	.datad(\motor|Add2~16_combout ),
	.cin(gnd),
	.combout(\motor|control~20_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~20 .lut_mask = 16'hABA8;
defparam \motor|control~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N28
cycloneive_lcell_comb \motor|control[10]~40 (
// Equation(s):
// \motor|control[10]~40_combout  = (\motor|control~21_combout  & (!\motor|control[9]~39 )) # (!\motor|control~21_combout  & ((\motor|control[9]~39 ) # (GND)))
// \motor|control[10]~41  = CARRY((!\motor|control[9]~39 ) # (!\motor|control~21_combout ))

	.dataa(\motor|control~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|control[9]~39 ),
	.combout(\motor|control[10]~40_combout ),
	.cout(\motor|control[10]~41 ));
// synopsys translate_off
defparam \motor|control[10]~40 .lut_mask = 16'h5A5F;
defparam \motor|control[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N22
cycloneive_lcell_comb \motor|Add2~18 (
// Equation(s):
// \motor|Add2~18_combout  = (\motor|control [10] & (\motor|Add2~17  & VCC)) # (!\motor|control [10] & (!\motor|Add2~17 ))
// \motor|Add2~19  = CARRY((!\motor|control [10] & !\motor|Add2~17 ))

	.dataa(gnd),
	.datab(\motor|control [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add2~17 ),
	.combout(\motor|Add2~18_combout ),
	.cout(\motor|Add2~19 ));
// synopsys translate_off
defparam \motor|Add2~18 .lut_mask = 16'hC303;
defparam \motor|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
cycloneive_lcell_comb \motor|control~46 (
// Equation(s):
// \motor|control~46_combout  = (\motor|control [10] & ((\freeze~input_o ) # ((!\motor|always0~0_combout  & \motor|Add2~18_combout )))) # (!\motor|control [10] & (((!\motor|always0~0_combout  & \motor|Add2~18_combout ))))

	.dataa(\motor|control [10]),
	.datab(\freeze~input_o ),
	.datac(\motor|always0~0_combout ),
	.datad(\motor|Add2~18_combout ),
	.cin(gnd),
	.combout(\motor|control~46_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~46 .lut_mask = 16'h8F88;
defparam \motor|control~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N29
dffeas \motor|control[10] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[10]~40_combout ),
	.asdata(\motor|control~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [10]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[10] .is_wysiwyg = "true";
defparam \motor|control[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N6
cycloneive_lcell_comb \motor|control~21 (
// Equation(s):
// \motor|control~21_combout  = (\toggle~input_o  & (\motor|control [10])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|control [10])) # (!\motor|always0~0_combout  & ((\motor|Add2~18_combout )))))

	.dataa(\toggle~input_o ),
	.datab(\motor|control [10]),
	.datac(\motor|always0~0_combout ),
	.datad(\motor|Add2~18_combout ),
	.cin(gnd),
	.combout(\motor|control~21_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~21 .lut_mask = 16'hCDC8;
defparam \motor|control~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N4
cycloneive_lcell_comb \motor|always0~3 (
// Equation(s):
// \motor|always0~3_combout  = (!\motor|control~19_combout  & (!\motor|control~20_combout  & !\motor|control~21_combout ))

	.dataa(gnd),
	.datab(\motor|control~19_combout ),
	.datac(\motor|control~20_combout ),
	.datad(\motor|control~21_combout ),
	.cin(gnd),
	.combout(\motor|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \motor|always0~3 .lut_mask = 16'h0003;
defparam \motor|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
cycloneive_lcell_comb \motor|always0~1 (
// Equation(s):
// \motor|always0~1_combout  = (!\motor|control~16_combout  & (!\motor|control~15_combout  & (\motor|control~17_combout  & !\motor|control~18_combout )))

	.dataa(\motor|control~16_combout ),
	.datab(\motor|control~15_combout ),
	.datac(\motor|control~17_combout ),
	.datad(\motor|control~18_combout ),
	.cin(gnd),
	.combout(\motor|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \motor|always0~1 .lut_mask = 16'h0010;
defparam \motor|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N2
cycloneive_lcell_comb \motor|always0~2 (
// Equation(s):
// \motor|always0~2_combout  = (!\motor|control~13_combout  & (\motor|control~14_combout  & (\motor|control~12_combout  & \motor|always0~1_combout )))

	.dataa(\motor|control~13_combout ),
	.datab(\motor|control~14_combout ),
	.datac(\motor|control~12_combout ),
	.datad(\motor|always0~1_combout ),
	.cin(gnd),
	.combout(\motor|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \motor|always0~2 .lut_mask = 16'h4000;
defparam \motor|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N6
cycloneive_lcell_comb \motor|always0~4 (
// Equation(s):
// \motor|always0~4_combout  = (\freeze~input_o ) # ((\motor|control~11_combout  & (\motor|always0~3_combout  & \motor|always0~2_combout )))

	.dataa(\motor|control~11_combout ),
	.datab(\freeze~input_o ),
	.datac(\motor|always0~3_combout ),
	.datad(\motor|always0~2_combout ),
	.cin(gnd),
	.combout(\motor|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \motor|always0~4 .lut_mask = 16'hECCC;
defparam \motor|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N8
cycloneive_lcell_comb \motor|control[1]~45 (
// Equation(s):
// \motor|control[1]~45_combout  = (\motor|Equal1~2_combout  & ((!\motor|always0~4_combout ) # (!\toggle~input_o )))

	.dataa(\toggle~input_o ),
	.datab(gnd),
	.datac(\motor|Equal1~2_combout ),
	.datad(\motor|always0~4_combout ),
	.cin(gnd),
	.combout(\motor|control[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control[1]~45 .lut_mask = 16'h50F0;
defparam \motor|control[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N11
dffeas \motor|control[1] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[1]~22_combout ),
	.asdata(\motor|control~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[1] .is_wysiwyg = "true";
defparam \motor|control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
cycloneive_lcell_comb \motor|control~16 (
// Equation(s):
// \motor|control~16_combout  = (\toggle~input_o  & (\motor|control [2])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|control [2])) # (!\motor|always0~0_combout  & ((\motor|Add2~2_combout )))))

	.dataa(\motor|control [2]),
	.datab(\toggle~input_o ),
	.datac(\motor|always0~0_combout ),
	.datad(\motor|Add2~2_combout ),
	.cin(gnd),
	.combout(\motor|control~16_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~16 .lut_mask = 16'hABA8;
defparam \motor|control~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N20
cycloneive_lcell_comb \motor|control~54 (
// Equation(s):
// \motor|control~54_combout  = (\motor|control [2] & ((\freeze~input_o ) # ((!\motor|always0~0_combout  & \motor|Add2~2_combout )))) # (!\motor|control [2] & (((!\motor|always0~0_combout  & \motor|Add2~2_combout ))))

	.dataa(\motor|control [2]),
	.datab(\freeze~input_o ),
	.datac(\motor|always0~0_combout ),
	.datad(\motor|Add2~2_combout ),
	.cin(gnd),
	.combout(\motor|control~54_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~54 .lut_mask = 16'h8F88;
defparam \motor|control~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N13
dffeas \motor|control[2] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[2]~24_combout ),
	.asdata(\motor|control~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [2]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[2] .is_wysiwyg = "true";
defparam \motor|control[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N0
cycloneive_lcell_comb \motor|Equal2~0 (
// Equation(s):
// \motor|Equal2~0_combout  = (!\motor|control [2] & (!\motor|control [3] & (!\motor|control [1] & !\motor|control [4])))

	.dataa(\motor|control [2]),
	.datab(\motor|control [3]),
	.datac(\motor|control [1]),
	.datad(\motor|control [4]),
	.cin(gnd),
	.combout(\motor|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal2~0 .lut_mask = 16'h0001;
defparam \motor|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N8
cycloneive_lcell_comb \motor|Equal2~1 (
// Equation(s):
// \motor|Equal2~1_combout  = (!\motor|control [5] & (!\motor|control [8] & (!\motor|control [6] & !\motor|control [7])))

	.dataa(\motor|control [5]),
	.datab(\motor|control [8]),
	.datac(\motor|control [6]),
	.datad(\motor|control [7]),
	.cin(gnd),
	.combout(\motor|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal2~1 .lut_mask = 16'h0001;
defparam \motor|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N6
cycloneive_lcell_comb \motor|Equal2~2 (
// Equation(s):
// \motor|Equal2~2_combout  = (!\motor|control [11] & (!\motor|control [10] & !\motor|control [9]))

	.dataa(gnd),
	.datab(\motor|control [11]),
	.datac(\motor|control [10]),
	.datad(\motor|control [9]),
	.cin(gnd),
	.combout(\motor|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Equal2~2 .lut_mask = 16'h0003;
defparam \motor|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N24
cycloneive_lcell_comb \motor|always0~0 (
// Equation(s):
// \motor|always0~0_combout  = (\freeze~input_o ) # ((\motor|Equal2~0_combout  & (\motor|Equal2~1_combout  & \motor|Equal2~2_combout )))

	.dataa(\freeze~input_o ),
	.datab(\motor|Equal2~0_combout ),
	.datac(\motor|Equal2~1_combout ),
	.datad(\motor|Equal2~2_combout ),
	.cin(gnd),
	.combout(\motor|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \motor|always0~0 .lut_mask = 16'hEAAA;
defparam \motor|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N24
cycloneive_lcell_comb \motor|Add2~20 (
// Equation(s):
// \motor|Add2~20_combout  = \motor|control [11] $ (\motor|Add2~19 )

	.dataa(\motor|control [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\motor|Add2~19 ),
	.combout(\motor|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Add2~20 .lut_mask = 16'h5A5A;
defparam \motor|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N0
cycloneive_lcell_comb \motor|control~11 (
// Equation(s):
// \motor|control~11_combout  = (\motor|always0~0_combout  & (\motor|control [11])) # (!\motor|always0~0_combout  & ((\toggle~input_o  & (\motor|control [11])) # (!\toggle~input_o  & ((\motor|Add2~20_combout )))))

	.dataa(\motor|control [11]),
	.datab(\motor|always0~0_combout ),
	.datac(\toggle~input_o ),
	.datad(\motor|Add2~20_combout ),
	.cin(gnd),
	.combout(\motor|control~11_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~11 .lut_mask = 16'hABA8;
defparam \motor|control~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N30
cycloneive_lcell_comb \motor|control[11]~42 (
// Equation(s):
// \motor|control[11]~42_combout  = \motor|control~11_combout  $ (!\motor|control[10]~41 )

	.dataa(\motor|control~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\motor|control[10]~41 ),
	.combout(\motor|control[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control[11]~42 .lut_mask = 16'hA5A5;
defparam \motor|control[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N10
cycloneive_lcell_comb \motor|control~44 (
// Equation(s):
// \motor|control~44_combout  = (\motor|always0~0_combout  & (\motor|control [11] & (\freeze~input_o ))) # (!\motor|always0~0_combout  & ((\motor|Add2~20_combout ) # ((\motor|control [11] & \freeze~input_o ))))

	.dataa(\motor|always0~0_combout ),
	.datab(\motor|control [11]),
	.datac(\freeze~input_o ),
	.datad(\motor|Add2~20_combout ),
	.cin(gnd),
	.combout(\motor|control~44_combout ),
	.cout());
// synopsys translate_off
defparam \motor|control~44 .lut_mask = 16'hD5C0;
defparam \motor|control~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N31
dffeas \motor|control[11] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|control[11]~42_combout ),
	.asdata(\motor|control~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|control [11]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|control[11] .is_wysiwyg = "true";
defparam \motor|control[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N4
cycloneive_lcell_comb \motor|Add1~0 (
// Equation(s):
// \motor|Add1~0_combout  = (\motor|control [4] & (\motor|control [5] $ (VCC))) # (!\motor|control [4] & (\motor|control [5] & VCC))
// \motor|Add1~1  = CARRY((\motor|control [4] & \motor|control [5]))

	.dataa(\motor|control [4]),
	.datab(\motor|control [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\motor|Add1~0_combout ),
	.cout(\motor|Add1~1 ));
// synopsys translate_off
defparam \motor|Add1~0 .lut_mask = 16'h6688;
defparam \motor|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N6
cycloneive_lcell_comb \motor|Add1~2 (
// Equation(s):
// \motor|Add1~2_combout  = (\motor|control [6] & (!\motor|Add1~1 )) # (!\motor|control [6] & ((\motor|Add1~1 ) # (GND)))
// \motor|Add1~3  = CARRY((!\motor|Add1~1 ) # (!\motor|control [6]))

	.dataa(\motor|control [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add1~1 ),
	.combout(\motor|Add1~2_combout ),
	.cout(\motor|Add1~3 ));
// synopsys translate_off
defparam \motor|Add1~2 .lut_mask = 16'h5A5F;
defparam \motor|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N8
cycloneive_lcell_comb \motor|Add1~4 (
// Equation(s):
// \motor|Add1~4_combout  = (\motor|control [7] & ((GND) # (!\motor|Add1~3 ))) # (!\motor|control [7] & (\motor|Add1~3  $ (GND)))
// \motor|Add1~5  = CARRY((\motor|control [7]) # (!\motor|Add1~3 ))

	.dataa(gnd),
	.datab(\motor|control [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add1~3 ),
	.combout(\motor|Add1~4_combout ),
	.cout(\motor|Add1~5 ));
// synopsys translate_off
defparam \motor|Add1~4 .lut_mask = 16'h3CCF;
defparam \motor|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N10
cycloneive_lcell_comb \motor|Add1~6 (
// Equation(s):
// \motor|Add1~6_combout  = (\motor|control [8] & (\motor|Add1~5  & VCC)) # (!\motor|control [8] & (!\motor|Add1~5 ))
// \motor|Add1~7  = CARRY((!\motor|control [8] & !\motor|Add1~5 ))

	.dataa(\motor|control [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add1~5 ),
	.combout(\motor|Add1~6_combout ),
	.cout(\motor|Add1~7 ));
// synopsys translate_off
defparam \motor|Add1~6 .lut_mask = 16'hA505;
defparam \motor|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N12
cycloneive_lcell_comb \motor|Add1~8 (
// Equation(s):
// \motor|Add1~8_combout  = (\motor|control [9] & (\motor|Add1~7  $ (GND))) # (!\motor|control [9] & (!\motor|Add1~7  & VCC))
// \motor|Add1~9  = CARRY((\motor|control [9] & !\motor|Add1~7 ))

	.dataa(\motor|control [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add1~7 ),
	.combout(\motor|Add1~8_combout ),
	.cout(\motor|Add1~9 ));
// synopsys translate_off
defparam \motor|Add1~8 .lut_mask = 16'hA50A;
defparam \motor|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N14
cycloneive_lcell_comb \motor|Add1~10 (
// Equation(s):
// \motor|Add1~10_combout  = (\motor|control [10] & (!\motor|Add1~9 )) # (!\motor|control [10] & ((\motor|Add1~9 ) # (GND)))
// \motor|Add1~11  = CARRY((!\motor|Add1~9 ) # (!\motor|control [10]))

	.dataa(gnd),
	.datab(\motor|control [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add1~9 ),
	.combout(\motor|Add1~10_combout ),
	.cout(\motor|Add1~11 ));
// synopsys translate_off
defparam \motor|Add1~10 .lut_mask = 16'h3C3F;
defparam \motor|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N16
cycloneive_lcell_comb \motor|Add1~12 (
// Equation(s):
// \motor|Add1~12_combout  = (\motor|control [11] & (\motor|Add1~11  $ (GND))) # (!\motor|control [11] & (!\motor|Add1~11  & VCC))
// \motor|Add1~13  = CARRY((\motor|control [11] & !\motor|Add1~11 ))

	.dataa(gnd),
	.datab(\motor|control [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add1~11 ),
	.combout(\motor|Add1~12_combout ),
	.cout(\motor|Add1~13 ));
// synopsys translate_off
defparam \motor|Add1~12 .lut_mask = 16'hC30C;
defparam \motor|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N18
cycloneive_lcell_comb \motor|Add1~14 (
// Equation(s):
// \motor|Add1~14_combout  = \motor|Add1~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\motor|Add1~13 ),
	.combout(\motor|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Add1~14 .lut_mask = 16'hF0F0;
defparam \motor|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N6
cycloneive_lcell_comb \motor|LessThan0~1 (
// Equation(s):
// \motor|LessThan0~1_cout  = CARRY((\motor|control [1] & !\motor|counter [1]))

	.dataa(\motor|control [1]),
	.datab(\motor|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\motor|LessThan0~1_cout ));
// synopsys translate_off
defparam \motor|LessThan0~1 .lut_mask = 16'h0022;
defparam \motor|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N8
cycloneive_lcell_comb \motor|LessThan0~3 (
// Equation(s):
// \motor|LessThan0~3_cout  = CARRY((\motor|control [2] & (\motor|counter [2] & !\motor|LessThan0~1_cout )) # (!\motor|control [2] & ((\motor|counter [2]) # (!\motor|LessThan0~1_cout ))))

	.dataa(\motor|control [2]),
	.datab(\motor|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|LessThan0~1_cout ),
	.combout(),
	.cout(\motor|LessThan0~3_cout ));
// synopsys translate_off
defparam \motor|LessThan0~3 .lut_mask = 16'h004D;
defparam \motor|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N10
cycloneive_lcell_comb \motor|LessThan0~5 (
// Equation(s):
// \motor|LessThan0~5_cout  = CARRY((\motor|counter [3] & (\motor|control [3] & !\motor|LessThan0~3_cout )) # (!\motor|counter [3] & ((\motor|control [3]) # (!\motor|LessThan0~3_cout ))))

	.dataa(\motor|counter [3]),
	.datab(\motor|control [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|LessThan0~3_cout ),
	.combout(),
	.cout(\motor|LessThan0~5_cout ));
// synopsys translate_off
defparam \motor|LessThan0~5 .lut_mask = 16'h004D;
defparam \motor|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N12
cycloneive_lcell_comb \motor|LessThan0~7 (
// Equation(s):
// \motor|LessThan0~7_cout  = CARRY((\motor|counter [4] & ((\motor|control [4]) # (!\motor|LessThan0~5_cout ))) # (!\motor|counter [4] & (\motor|control [4] & !\motor|LessThan0~5_cout )))

	.dataa(\motor|counter [4]),
	.datab(\motor|control [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|LessThan0~5_cout ),
	.combout(),
	.cout(\motor|LessThan0~7_cout ));
// synopsys translate_off
defparam \motor|LessThan0~7 .lut_mask = 16'h008E;
defparam \motor|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N14
cycloneive_lcell_comb \motor|LessThan0~9 (
// Equation(s):
// \motor|LessThan0~9_cout  = CARRY((\motor|Add1~0_combout  & ((!\motor|LessThan0~7_cout ) # (!\motor|counter [5]))) # (!\motor|Add1~0_combout  & (!\motor|counter [5] & !\motor|LessThan0~7_cout )))

	.dataa(\motor|Add1~0_combout ),
	.datab(\motor|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|LessThan0~7_cout ),
	.combout(),
	.cout(\motor|LessThan0~9_cout ));
// synopsys translate_off
defparam \motor|LessThan0~9 .lut_mask = 16'h002B;
defparam \motor|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N16
cycloneive_lcell_comb \motor|LessThan0~11 (
// Equation(s):
// \motor|LessThan0~11_cout  = CARRY((\motor|counter [6] & ((!\motor|LessThan0~9_cout ) # (!\motor|Add1~2_combout ))) # (!\motor|counter [6] & (!\motor|Add1~2_combout  & !\motor|LessThan0~9_cout )))

	.dataa(\motor|counter [6]),
	.datab(\motor|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|LessThan0~9_cout ),
	.combout(),
	.cout(\motor|LessThan0~11_cout ));
// synopsys translate_off
defparam \motor|LessThan0~11 .lut_mask = 16'h002B;
defparam \motor|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N18
cycloneive_lcell_comb \motor|LessThan0~13 (
// Equation(s):
// \motor|LessThan0~13_cout  = CARRY((\motor|counter [7] & (\motor|Add1~4_combout  & !\motor|LessThan0~11_cout )) # (!\motor|counter [7] & ((\motor|Add1~4_combout ) # (!\motor|LessThan0~11_cout ))))

	.dataa(\motor|counter [7]),
	.datab(\motor|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|LessThan0~11_cout ),
	.combout(),
	.cout(\motor|LessThan0~13_cout ));
// synopsys translate_off
defparam \motor|LessThan0~13 .lut_mask = 16'h004D;
defparam \motor|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N20
cycloneive_lcell_comb \motor|LessThan0~15 (
// Equation(s):
// \motor|LessThan0~15_cout  = CARRY((\motor|Add1~6_combout  & (\motor|counter [8] & !\motor|LessThan0~13_cout )) # (!\motor|Add1~6_combout  & ((\motor|counter [8]) # (!\motor|LessThan0~13_cout ))))

	.dataa(\motor|Add1~6_combout ),
	.datab(\motor|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|LessThan0~13_cout ),
	.combout(),
	.cout(\motor|LessThan0~15_cout ));
// synopsys translate_off
defparam \motor|LessThan0~15 .lut_mask = 16'h004D;
defparam \motor|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N22
cycloneive_lcell_comb \motor|LessThan0~17 (
// Equation(s):
// \motor|LessThan0~17_cout  = CARRY((\motor|counter [9] & (\motor|Add1~8_combout  & !\motor|LessThan0~15_cout )) # (!\motor|counter [9] & ((\motor|Add1~8_combout ) # (!\motor|LessThan0~15_cout ))))

	.dataa(\motor|counter [9]),
	.datab(\motor|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|LessThan0~15_cout ),
	.combout(),
	.cout(\motor|LessThan0~17_cout ));
// synopsys translate_off
defparam \motor|LessThan0~17 .lut_mask = 16'h004D;
defparam \motor|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N24
cycloneive_lcell_comb \motor|LessThan0~19 (
// Equation(s):
// \motor|LessThan0~19_cout  = CARRY((\motor|counter [10] & ((!\motor|LessThan0~17_cout ) # (!\motor|Add1~10_combout ))) # (!\motor|counter [10] & (!\motor|Add1~10_combout  & !\motor|LessThan0~17_cout )))

	.dataa(\motor|counter [10]),
	.datab(\motor|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|LessThan0~17_cout ),
	.combout(),
	.cout(\motor|LessThan0~19_cout ));
// synopsys translate_off
defparam \motor|LessThan0~19 .lut_mask = 16'h002B;
defparam \motor|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N26
cycloneive_lcell_comb \motor|LessThan0~21 (
// Equation(s):
// \motor|LessThan0~21_cout  = CARRY((\motor|counter [11] & (\motor|Add1~12_combout  & !\motor|LessThan0~19_cout )) # (!\motor|counter [11] & ((\motor|Add1~12_combout ) # (!\motor|LessThan0~19_cout ))))

	.dataa(\motor|counter [11]),
	.datab(\motor|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|LessThan0~19_cout ),
	.combout(),
	.cout(\motor|LessThan0~21_cout ));
// synopsys translate_off
defparam \motor|LessThan0~21 .lut_mask = 16'h004D;
defparam \motor|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N28
cycloneive_lcell_comb \motor|LessThan0~22 (
// Equation(s):
// \motor|LessThan0~22_combout  = (\motor|counter [12] & (\motor|LessThan0~21_cout  & \motor|Add1~14_combout )) # (!\motor|counter [12] & ((\motor|LessThan0~21_cout ) # (\motor|Add1~14_combout )))

	.dataa(\motor|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\motor|Add1~14_combout ),
	.cin(\motor|LessThan0~21_cout ),
	.combout(\motor|LessThan0~22_combout ),
	.cout());
// synopsys translate_off
defparam \motor|LessThan0~22 .lut_mask = 16'hF550;
defparam \motor|LessThan0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N4
cycloneive_lcell_comb \motor|LessThan0~24 (
// Equation(s):
// \motor|LessThan0~24_combout  = (!\motor|counter [13] & (!\motor|counter [14] & \motor|LessThan0~22_combout ))

	.dataa(gnd),
	.datab(\motor|counter [13]),
	.datac(\motor|counter [14]),
	.datad(\motor|LessThan0~22_combout ),
	.cin(gnd),
	.combout(\motor|LessThan0~24_combout ),
	.cout());
// synopsys translate_off
defparam \motor|LessThan0~24 .lut_mask = 16'h0300;
defparam \motor|LessThan0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y41_N5
dffeas \motor|servo_reg (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|LessThan0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|servo_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \motor|servo_reg .is_wysiwyg = "true";
defparam \motor|servo_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N1
dffeas \motor|data_out[0] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\freeze~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\motor|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_out[0] .is_wysiwyg = "true";
defparam \motor|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N18
cycloneive_lcell_comb \motor|data_out[1]~feeder (
// Equation(s):
// \motor|data_out[1]~feeder_combout  = \toggle~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\toggle~input_o ),
	.cin(gnd),
	.combout(\motor|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \motor|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N19
dffeas \motor|data_out[1] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\motor|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_out[1] .is_wysiwyg = "true";
defparam \motor|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N8
cycloneive_lcell_comb \motor|Add3~0 (
// Equation(s):
// \motor|Add3~0_combout  = \motor|data_reg [0] $ (VCC)
// \motor|Add3~1  = CARRY(\motor|data_reg [0])

	.dataa(gnd),
	.datab(\motor|data_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\motor|Add3~0_combout ),
	.cout(\motor|Add3~1 ));
// synopsys translate_off
defparam \motor|Add3~0 .lut_mask = 16'h33CC;
defparam \motor|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N28
cycloneive_lcell_comb \motor|data_reg[0]~0 (
// Equation(s):
// \motor|data_reg[0]~0_combout  = (\motor|always0~0_combout  & ((\motor|data_reg [0]))) # (!\motor|always0~0_combout  & (\motor|Add3~0_combout ))

	.dataa(gnd),
	.datab(\motor|Add3~0_combout ),
	.datac(\motor|data_reg [0]),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg[0]~0 .lut_mask = 16'hF0CC;
defparam \motor|data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N29
dffeas \motor|data_reg[0] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_reg[0]~0_combout ),
	.asdata(\motor|Add5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_reg[0] .is_wysiwyg = "true";
defparam \motor|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N20
cycloneive_lcell_comb \motor|data_reg~8 (
// Equation(s):
// \motor|data_reg~8_combout  = (\toggle~input_o  & (\motor|data_reg [0])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|data_reg [0])) # (!\motor|always0~0_combout  & ((\motor|Add3~0_combout )))))

	.dataa(\toggle~input_o ),
	.datab(\motor|data_reg [0]),
	.datac(\motor|Add3~0_combout ),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg~8 .lut_mask = 16'hCCD8;
defparam \motor|data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N10
cycloneive_lcell_comb \motor|Add5~0 (
// Equation(s):
// \motor|Add5~0_combout  = \motor|data_reg~8_combout  $ (VCC)
// \motor|Add5~1  = CARRY(\motor|data_reg~8_combout )

	.dataa(\motor|data_reg~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\motor|Add5~0_combout ),
	.cout(\motor|Add5~1 ));
// synopsys translate_off
defparam \motor|Add5~0 .lut_mask = 16'h55AA;
defparam \motor|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N0
cycloneive_lcell_comb \motor|data_out[2]~0 (
// Equation(s):
// \motor|data_out[2]~0_combout  = (\motor|always0~4_combout  & ((\motor|data_reg~8_combout ))) # (!\motor|always0~4_combout  & (\motor|Add5~0_combout ))

	.dataa(\motor|Add5~0_combout ),
	.datab(\motor|data_reg~8_combout ),
	.datac(gnd),
	.datad(\motor|always0~4_combout ),
	.cin(gnd),
	.combout(\motor|data_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_out[2]~0 .lut_mask = 16'hCCAA;
defparam \motor|data_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N1
dffeas \motor|data_out[2] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_out[2]~0_combout ),
	.asdata(\motor|data_reg[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_out[2] .is_wysiwyg = "true";
defparam \motor|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N10
cycloneive_lcell_comb \motor|Add3~2 (
// Equation(s):
// \motor|Add3~2_combout  = (\motor|data_reg [1] & (\motor|Add3~1  & VCC)) # (!\motor|data_reg [1] & (!\motor|Add3~1 ))
// \motor|Add3~3  = CARRY((!\motor|data_reg [1] & !\motor|Add3~1 ))

	.dataa(\motor|data_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add3~1 ),
	.combout(\motor|Add3~2_combout ),
	.cout(\motor|Add3~3 ));
// synopsys translate_off
defparam \motor|Add3~2 .lut_mask = 16'hA505;
defparam \motor|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N6
cycloneive_lcell_comb \motor|data_reg[1]~1 (
// Equation(s):
// \motor|data_reg[1]~1_combout  = (\motor|always0~0_combout  & (\motor|data_reg [1])) # (!\motor|always0~0_combout  & ((\motor|Add3~2_combout )))

	.dataa(gnd),
	.datab(\motor|always0~0_combout ),
	.datac(\motor|data_reg [1]),
	.datad(\motor|Add3~2_combout ),
	.cin(gnd),
	.combout(\motor|data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg[1]~1 .lut_mask = 16'hF3C0;
defparam \motor|data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N7
dffeas \motor|data_reg[1] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_reg[1]~1_combout ),
	.asdata(\motor|Add5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_reg[1] .is_wysiwyg = "true";
defparam \motor|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N30
cycloneive_lcell_comb \motor|data_reg~9 (
// Equation(s):
// \motor|data_reg~9_combout  = (\toggle~input_o  & (\motor|data_reg [1])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|data_reg [1])) # (!\motor|always0~0_combout  & ((\motor|Add3~2_combout )))))

	.dataa(\motor|data_reg [1]),
	.datab(\toggle~input_o ),
	.datac(\motor|Add3~2_combout ),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg~9 .lut_mask = 16'hAAB8;
defparam \motor|data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N12
cycloneive_lcell_comb \motor|Add5~2 (
// Equation(s):
// \motor|Add5~2_combout  = (\motor|data_reg~9_combout  & (!\motor|Add5~1 )) # (!\motor|data_reg~9_combout  & ((\motor|Add5~1 ) # (GND)))
// \motor|Add5~3  = CARRY((!\motor|Add5~1 ) # (!\motor|data_reg~9_combout ))

	.dataa(gnd),
	.datab(\motor|data_reg~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add5~1 ),
	.combout(\motor|Add5~2_combout ),
	.cout(\motor|Add5~3 ));
// synopsys translate_off
defparam \motor|Add5~2 .lut_mask = 16'h3C3F;
defparam \motor|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N0
cycloneive_lcell_comb \motor|data_out[3]~1 (
// Equation(s):
// \motor|data_out[3]~1_combout  = (\motor|always0~4_combout  & ((\motor|data_reg~9_combout ))) # (!\motor|always0~4_combout  & (\motor|Add5~2_combout ))

	.dataa(\motor|Add5~2_combout ),
	.datab(\motor|data_reg~9_combout ),
	.datac(gnd),
	.datad(\motor|always0~4_combout ),
	.cin(gnd),
	.combout(\motor|data_out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_out[3]~1 .lut_mask = 16'hCCAA;
defparam \motor|data_out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N1
dffeas \motor|data_out[3] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_out[3]~1_combout ),
	.asdata(\motor|data_reg[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_out[3] .is_wysiwyg = "true";
defparam \motor|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N0
cycloneive_lcell_comb \motor|data_reg[2]~2 (
// Equation(s):
// \motor|data_reg[2]~2_combout  = (\motor|always0~0_combout  & (\motor|data_reg [2])) # (!\motor|always0~0_combout  & ((\motor|Add3~4_combout )))

	.dataa(gnd),
	.datab(\motor|always0~0_combout ),
	.datac(\motor|data_reg [2]),
	.datad(\motor|Add3~4_combout ),
	.cin(gnd),
	.combout(\motor|data_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg[2]~2 .lut_mask = 16'hF3C0;
defparam \motor|data_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N14
cycloneive_lcell_comb \motor|Add5~4 (
// Equation(s):
// \motor|Add5~4_combout  = (\motor|data_reg~10_combout  & (\motor|Add5~3  $ (GND))) # (!\motor|data_reg~10_combout  & (!\motor|Add5~3  & VCC))
// \motor|Add5~5  = CARRY((\motor|data_reg~10_combout  & !\motor|Add5~3 ))

	.dataa(\motor|data_reg~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add5~3 ),
	.combout(\motor|Add5~4_combout ),
	.cout(\motor|Add5~5 ));
// synopsys translate_off
defparam \motor|Add5~4 .lut_mask = 16'hA50A;
defparam \motor|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y42_N1
dffeas \motor|data_reg[2] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_reg[2]~2_combout ),
	.asdata(\motor|Add5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_reg[2] .is_wysiwyg = "true";
defparam \motor|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N12
cycloneive_lcell_comb \motor|Add3~4 (
// Equation(s):
// \motor|Add3~4_combout  = (\motor|data_reg [2] & ((GND) # (!\motor|Add3~3 ))) # (!\motor|data_reg [2] & (\motor|Add3~3  $ (GND)))
// \motor|Add3~5  = CARRY((\motor|data_reg [2]) # (!\motor|Add3~3 ))

	.dataa(gnd),
	.datab(\motor|data_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add3~3 ),
	.combout(\motor|Add3~4_combout ),
	.cout(\motor|Add3~5 ));
// synopsys translate_off
defparam \motor|Add3~4 .lut_mask = 16'h3CCF;
defparam \motor|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N6
cycloneive_lcell_comb \motor|data_reg~10 (
// Equation(s):
// \motor|data_reg~10_combout  = (\toggle~input_o  & (((\motor|data_reg [2])))) # (!\toggle~input_o  & ((\motor|always0~0_combout  & ((\motor|data_reg [2]))) # (!\motor|always0~0_combout  & (\motor|Add3~4_combout ))))

	.dataa(\motor|Add3~4_combout ),
	.datab(\motor|data_reg [2]),
	.datac(\toggle~input_o ),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg~10 .lut_mask = 16'hCCCA;
defparam \motor|data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N2
cycloneive_lcell_comb \motor|data_out[4]~2 (
// Equation(s):
// \motor|data_out[4]~2_combout  = (\motor|always0~4_combout  & (\motor|data_reg~10_combout )) # (!\motor|always0~4_combout  & ((\motor|Add5~4_combout )))

	.dataa(\motor|data_reg~10_combout ),
	.datab(\motor|Add5~4_combout ),
	.datac(gnd),
	.datad(\motor|always0~4_combout ),
	.cin(gnd),
	.combout(\motor|data_out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_out[4]~2 .lut_mask = 16'hAACC;
defparam \motor|data_out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N3
dffeas \motor|data_out[4] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_out[4]~2_combout ),
	.asdata(\motor|data_reg[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_out[4] .is_wysiwyg = "true";
defparam \motor|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N14
cycloneive_lcell_comb \motor|Add3~6 (
// Equation(s):
// \motor|Add3~6_combout  = (\motor|data_reg [3] & (\motor|Add3~5  & VCC)) # (!\motor|data_reg [3] & (!\motor|Add3~5 ))
// \motor|Add3~7  = CARRY((!\motor|data_reg [3] & !\motor|Add3~5 ))

	.dataa(\motor|data_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add3~5 ),
	.combout(\motor|Add3~6_combout ),
	.cout(\motor|Add3~7 ));
// synopsys translate_off
defparam \motor|Add3~6 .lut_mask = 16'hA505;
defparam \motor|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N26
cycloneive_lcell_comb \motor|data_reg[3]~3 (
// Equation(s):
// \motor|data_reg[3]~3_combout  = (\motor|always0~0_combout  & ((\motor|data_reg [3]))) # (!\motor|always0~0_combout  & (\motor|Add3~6_combout ))

	.dataa(gnd),
	.datab(\motor|Add3~6_combout ),
	.datac(\motor|data_reg [3]),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|data_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg[3]~3 .lut_mask = 16'hF0CC;
defparam \motor|data_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N16
cycloneive_lcell_comb \motor|Add5~6 (
// Equation(s):
// \motor|Add5~6_combout  = (\motor|data_reg~11_combout  & (!\motor|Add5~5 )) # (!\motor|data_reg~11_combout  & ((\motor|Add5~5 ) # (GND)))
// \motor|Add5~7  = CARRY((!\motor|Add5~5 ) # (!\motor|data_reg~11_combout ))

	.dataa(gnd),
	.datab(\motor|data_reg~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add5~5 ),
	.combout(\motor|Add5~6_combout ),
	.cout(\motor|Add5~7 ));
// synopsys translate_off
defparam \motor|Add5~6 .lut_mask = 16'h3C3F;
defparam \motor|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y42_N27
dffeas \motor|data_reg[3] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_reg[3]~3_combout ),
	.asdata(\motor|Add5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_reg[3] .is_wysiwyg = "true";
defparam \motor|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N24
cycloneive_lcell_comb \motor|data_reg~11 (
// Equation(s):
// \motor|data_reg~11_combout  = (\toggle~input_o  & (\motor|data_reg [3])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|data_reg [3])) # (!\motor|always0~0_combout  & ((\motor|Add3~6_combout )))))

	.dataa(\motor|data_reg [3]),
	.datab(\toggle~input_o ),
	.datac(\motor|Add3~6_combout ),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg~11 .lut_mask = 16'hAAB8;
defparam \motor|data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N28
cycloneive_lcell_comb \motor|data_out[5]~3 (
// Equation(s):
// \motor|data_out[5]~3_combout  = (\motor|always0~4_combout  & (\motor|data_reg~11_combout )) # (!\motor|always0~4_combout  & ((\motor|Add5~6_combout )))

	.dataa(\motor|always0~4_combout ),
	.datab(\motor|data_reg~11_combout ),
	.datac(gnd),
	.datad(\motor|Add5~6_combout ),
	.cin(gnd),
	.combout(\motor|data_out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_out[5]~3 .lut_mask = 16'hDD88;
defparam \motor|data_out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N29
dffeas \motor|data_out[5] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_out[5]~3_combout ),
	.asdata(\motor|data_reg[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_out[5] .is_wysiwyg = "true";
defparam \motor|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N16
cycloneive_lcell_comb \motor|Add3~8 (
// Equation(s):
// \motor|Add3~8_combout  = (\motor|data_reg [4] & ((GND) # (!\motor|Add3~7 ))) # (!\motor|data_reg [4] & (\motor|Add3~7  $ (GND)))
// \motor|Add3~9  = CARRY((\motor|data_reg [4]) # (!\motor|Add3~7 ))

	.dataa(\motor|data_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add3~7 ),
	.combout(\motor|Add3~8_combout ),
	.cout(\motor|Add3~9 ));
// synopsys translate_off
defparam \motor|Add3~8 .lut_mask = 16'h5AAF;
defparam \motor|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
cycloneive_lcell_comb \motor|data_reg[4]~4 (
// Equation(s):
// \motor|data_reg[4]~4_combout  = (\motor|always0~0_combout  & ((\motor|data_reg [4]))) # (!\motor|always0~0_combout  & (\motor|Add3~8_combout ))

	.dataa(gnd),
	.datab(\motor|Add3~8_combout ),
	.datac(\motor|data_reg [4]),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|data_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg[4]~4 .lut_mask = 16'hF0CC;
defparam \motor|data_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N18
cycloneive_lcell_comb \motor|Add5~8 (
// Equation(s):
// \motor|Add5~8_combout  = (\motor|data_reg~12_combout  & (\motor|Add5~7  $ (GND))) # (!\motor|data_reg~12_combout  & (!\motor|Add5~7  & VCC))
// \motor|Add5~9  = CARRY((\motor|data_reg~12_combout  & !\motor|Add5~7 ))

	.dataa(\motor|data_reg~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add5~7 ),
	.combout(\motor|Add5~8_combout ),
	.cout(\motor|Add5~9 ));
// synopsys translate_off
defparam \motor|Add5~8 .lut_mask = 16'hA50A;
defparam \motor|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N29
dffeas \motor|data_reg[4] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_reg[4]~4_combout ),
	.asdata(\motor|Add5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_reg[4] .is_wysiwyg = "true";
defparam \motor|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N30
cycloneive_lcell_comb \motor|data_reg~12 (
// Equation(s):
// \motor|data_reg~12_combout  = (\toggle~input_o  & (\motor|data_reg [4])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|data_reg [4])) # (!\motor|always0~0_combout  & ((\motor|Add3~8_combout )))))

	.dataa(\toggle~input_o ),
	.datab(\motor|data_reg [4]),
	.datac(\motor|Add3~8_combout ),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg~12 .lut_mask = 16'hCCD8;
defparam \motor|data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N30
cycloneive_lcell_comb \motor|data_out[8]~4 (
// Equation(s):
// \motor|data_out[8]~4_combout  = (\motor|always0~4_combout  & (\motor|data_reg~12_combout )) # (!\motor|always0~4_combout  & ((\motor|Add5~8_combout )))

	.dataa(\motor|data_reg~12_combout ),
	.datab(\motor|Add5~8_combout ),
	.datac(gnd),
	.datad(\motor|always0~4_combout ),
	.cin(gnd),
	.combout(\motor|data_out[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_out[8]~4 .lut_mask = 16'hAACC;
defparam \motor|data_out[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N31
dffeas \motor|data_out[8] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_out[8]~4_combout ),
	.asdata(\motor|data_reg[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_out[8] .is_wysiwyg = "true";
defparam \motor|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N4
cycloneive_lcell_comb \motor|data_reg[5]~5 (
// Equation(s):
// \motor|data_reg[5]~5_combout  = (\motor|always0~0_combout  & (\motor|data_reg [5])) # (!\motor|always0~0_combout  & ((\motor|Add3~10_combout )))

	.dataa(gnd),
	.datab(\motor|always0~0_combout ),
	.datac(\motor|data_reg [5]),
	.datad(\motor|Add3~10_combout ),
	.cin(gnd),
	.combout(\motor|data_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg[5]~5 .lut_mask = 16'hF3C0;
defparam \motor|data_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N20
cycloneive_lcell_comb \motor|Add5~10 (
// Equation(s):
// \motor|Add5~10_combout  = (\motor|data_reg~13_combout  & (!\motor|Add5~9 )) # (!\motor|data_reg~13_combout  & ((\motor|Add5~9 ) # (GND)))
// \motor|Add5~11  = CARRY((!\motor|Add5~9 ) # (!\motor|data_reg~13_combout ))

	.dataa(\motor|data_reg~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add5~9 ),
	.combout(\motor|Add5~10_combout ),
	.cout(\motor|Add5~11 ));
// synopsys translate_off
defparam \motor|Add5~10 .lut_mask = 16'h5A5F;
defparam \motor|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y42_N5
dffeas \motor|data_reg[5] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_reg[5]~5_combout ),
	.asdata(\motor|Add5~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_reg[5] .is_wysiwyg = "true";
defparam \motor|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N18
cycloneive_lcell_comb \motor|Add3~10 (
// Equation(s):
// \motor|Add3~10_combout  = (\motor|data_reg [5] & (\motor|Add3~9  & VCC)) # (!\motor|data_reg [5] & (!\motor|Add3~9 ))
// \motor|Add3~11  = CARRY((!\motor|data_reg [5] & !\motor|Add3~9 ))

	.dataa(gnd),
	.datab(\motor|data_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add3~9 ),
	.combout(\motor|Add3~10_combout ),
	.cout(\motor|Add3~11 ));
// synopsys translate_off
defparam \motor|Add3~10 .lut_mask = 16'hC303;
defparam \motor|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N2
cycloneive_lcell_comb \motor|data_reg~13 (
// Equation(s):
// \motor|data_reg~13_combout  = (\toggle~input_o  & (((\motor|data_reg [5])))) # (!\toggle~input_o  & ((\motor|always0~0_combout  & ((\motor|data_reg [5]))) # (!\motor|always0~0_combout  & (\motor|Add3~10_combout ))))

	.dataa(\toggle~input_o ),
	.datab(\motor|Add3~10_combout ),
	.datac(\motor|data_reg [5]),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg~13 .lut_mask = 16'hF0E4;
defparam \motor|data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N4
cycloneive_lcell_comb \motor|data_out[9]~5 (
// Equation(s):
// \motor|data_out[9]~5_combout  = (\motor|always0~4_combout  & (\motor|data_reg~13_combout )) # (!\motor|always0~4_combout  & ((\motor|Add5~10_combout )))

	.dataa(\motor|data_reg~13_combout ),
	.datab(\motor|Add5~10_combout ),
	.datac(gnd),
	.datad(\motor|always0~4_combout ),
	.cin(gnd),
	.combout(\motor|data_out[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_out[9]~5 .lut_mask = 16'hAACC;
defparam \motor|data_out[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N5
dffeas \motor|data_out[9] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_out[9]~5_combout ),
	.asdata(\motor|data_reg[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_out[9] .is_wysiwyg = "true";
defparam \motor|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N20
cycloneive_lcell_comb \motor|Add3~12 (
// Equation(s):
// \motor|Add3~12_combout  = (\motor|data_reg [6] & ((GND) # (!\motor|Add3~11 ))) # (!\motor|data_reg [6] & (\motor|Add3~11  $ (GND)))
// \motor|Add3~13  = CARRY((\motor|data_reg [6]) # (!\motor|Add3~11 ))

	.dataa(\motor|data_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add3~11 ),
	.combout(\motor|Add3~12_combout ),
	.cout(\motor|Add3~13 ));
// synopsys translate_off
defparam \motor|Add3~12 .lut_mask = 16'h5AAF;
defparam \motor|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N26
cycloneive_lcell_comb \motor|data_reg[6]~6 (
// Equation(s):
// \motor|data_reg[6]~6_combout  = (\motor|always0~0_combout  & (\motor|data_reg [6])) # (!\motor|always0~0_combout  & ((\motor|Add3~12_combout )))

	.dataa(\motor|always0~0_combout ),
	.datab(gnd),
	.datac(\motor|data_reg [6]),
	.datad(\motor|Add3~12_combout ),
	.cin(gnd),
	.combout(\motor|data_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg[6]~6 .lut_mask = 16'hF5A0;
defparam \motor|data_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N27
dffeas \motor|data_reg[6] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_reg[6]~6_combout ),
	.asdata(\motor|Add5~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_reg[6] .is_wysiwyg = "true";
defparam \motor|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N28
cycloneive_lcell_comb \motor|data_reg~14 (
// Equation(s):
// \motor|data_reg~14_combout  = (\toggle~input_o  & (\motor|data_reg [6])) # (!\toggle~input_o  & ((\motor|always0~0_combout  & (\motor|data_reg [6])) # (!\motor|always0~0_combout  & ((\motor|Add3~12_combout )))))

	.dataa(\motor|data_reg [6]),
	.datab(\toggle~input_o ),
	.datac(\motor|Add3~12_combout ),
	.datad(\motor|always0~0_combout ),
	.cin(gnd),
	.combout(\motor|data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg~14 .lut_mask = 16'hAAB8;
defparam \motor|data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N22
cycloneive_lcell_comb \motor|Add5~12 (
// Equation(s):
// \motor|Add5~12_combout  = (\motor|data_reg~14_combout  & (\motor|Add5~11  $ (GND))) # (!\motor|data_reg~14_combout  & (!\motor|Add5~11  & VCC))
// \motor|Add5~13  = CARRY((\motor|data_reg~14_combout  & !\motor|Add5~11 ))

	.dataa(gnd),
	.datab(\motor|data_reg~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\motor|Add5~11 ),
	.combout(\motor|Add5~12_combout ),
	.cout(\motor|Add5~13 ));
// synopsys translate_off
defparam \motor|Add5~12 .lut_mask = 16'hC30C;
defparam \motor|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N26
cycloneive_lcell_comb \motor|data_out[10]~6 (
// Equation(s):
// \motor|data_out[10]~6_combout  = (\motor|always0~4_combout  & ((\motor|data_reg~14_combout ))) # (!\motor|always0~4_combout  & (\motor|Add5~12_combout ))

	.dataa(\motor|Add5~12_combout ),
	.datab(\motor|data_reg~14_combout ),
	.datac(gnd),
	.datad(\motor|always0~4_combout ),
	.cin(gnd),
	.combout(\motor|data_out[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_out[10]~6 .lut_mask = 16'hCCAA;
defparam \motor|data_out[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N27
dffeas \motor|data_out[10] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_out[10]~6_combout ),
	.asdata(\motor|data_reg[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_out[10] .is_wysiwyg = "true";
defparam \motor|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N22
cycloneive_lcell_comb \motor|Add3~14 (
// Equation(s):
// \motor|Add3~14_combout  = \motor|Add3~13  $ (!\motor|data_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\motor|data_reg [7]),
	.cin(\motor|Add3~13 ),
	.combout(\motor|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Add3~14 .lut_mask = 16'hF00F;
defparam \motor|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N0
cycloneive_lcell_comb \motor|data_reg[7]~7 (
// Equation(s):
// \motor|data_reg[7]~7_combout  = (\motor|always0~0_combout  & (\motor|data_reg [7])) # (!\motor|always0~0_combout  & ((\motor|Add3~14_combout )))

	.dataa(\motor|always0~0_combout ),
	.datab(gnd),
	.datac(\motor|data_reg [7]),
	.datad(\motor|Add3~14_combout ),
	.cin(gnd),
	.combout(\motor|data_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg[7]~7 .lut_mask = 16'hF5A0;
defparam \motor|data_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N24
cycloneive_lcell_comb \motor|Add5~14 (
// Equation(s):
// \motor|Add5~14_combout  = \motor|Add5~13  $ (\motor|data_reg~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\motor|data_reg~15_combout ),
	.cin(\motor|Add5~13 ),
	.combout(\motor|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \motor|Add5~14 .lut_mask = 16'h0FF0;
defparam \motor|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y42_N1
dffeas \motor|data_reg[7] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_reg[7]~7_combout ),
	.asdata(\motor|Add5~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\toggle~input_o ),
	.ena(\motor|control[1]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_reg[7] .is_wysiwyg = "true";
defparam \motor|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N26
cycloneive_lcell_comb \motor|data_reg~15 (
// Equation(s):
// \motor|data_reg~15_combout  = (\motor|always0~0_combout  & (\motor|data_reg [7])) # (!\motor|always0~0_combout  & ((\toggle~input_o  & (\motor|data_reg [7])) # (!\toggle~input_o  & ((\motor|Add3~14_combout )))))

	.dataa(\motor|data_reg [7]),
	.datab(\motor|always0~0_combout ),
	.datac(\toggle~input_o ),
	.datad(\motor|Add3~14_combout ),
	.cin(gnd),
	.combout(\motor|data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_reg~15 .lut_mask = 16'hABA8;
defparam \motor|data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N8
cycloneive_lcell_comb \motor|data_out[11]~7 (
// Equation(s):
// \motor|data_out[11]~7_combout  = (\motor|always0~4_combout  & (\motor|data_reg~15_combout )) # (!\motor|always0~4_combout  & ((\motor|Add5~14_combout )))

	.dataa(\motor|always0~4_combout ),
	.datab(\motor|data_reg~15_combout ),
	.datac(gnd),
	.datad(\motor|Add5~14_combout ),
	.cin(gnd),
	.combout(\motor|data_out[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \motor|data_out[11]~7 .lut_mask = 16'hDD88;
defparam \motor|data_out[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N9
dffeas \motor|data_out[11] (
	.clk(\clock_var|clk_1mhz~clkctrl_outclk ),
	.d(\motor|data_out[11]~7_combout ),
	.asdata(\motor|data_reg[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\toggle~input_o ),
	.ena(\motor|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\motor|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \motor|data_out[11] .is_wysiwyg = "true";
defparam \motor|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N6
cycloneive_lcell_comb \clk_200hz|Add0~0 (
// Equation(s):
// \clk_200hz|Add0~0_combout  = \clk_200hz|counter [0] $ (VCC)
// \clk_200hz|Add0~1  = CARRY(\clk_200hz|counter [0])

	.dataa(\clk_200hz|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk_200hz|Add0~0_combout ),
	.cout(\clk_200hz|Add0~1 ));
// synopsys translate_off
defparam \clk_200hz|Add0~0 .lut_mask = 16'h55AA;
defparam \clk_200hz|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N7
dffeas \clk_200hz|counter[0] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[0] .is_wysiwyg = "true";
defparam \clk_200hz|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N8
cycloneive_lcell_comb \clk_200hz|Add0~2 (
// Equation(s):
// \clk_200hz|Add0~2_combout  = (\clk_200hz|counter [1] & (!\clk_200hz|Add0~1 )) # (!\clk_200hz|counter [1] & ((\clk_200hz|Add0~1 ) # (GND)))
// \clk_200hz|Add0~3  = CARRY((!\clk_200hz|Add0~1 ) # (!\clk_200hz|counter [1]))

	.dataa(gnd),
	.datab(\clk_200hz|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~1 ),
	.combout(\clk_200hz|Add0~2_combout ),
	.cout(\clk_200hz|Add0~3 ));
// synopsys translate_off
defparam \clk_200hz|Add0~2 .lut_mask = 16'h3C3F;
defparam \clk_200hz|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y71_N9
dffeas \clk_200hz|counter[1] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[1] .is_wysiwyg = "true";
defparam \clk_200hz|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N10
cycloneive_lcell_comb \clk_200hz|Add0~4 (
// Equation(s):
// \clk_200hz|Add0~4_combout  = (\clk_200hz|counter [2] & (\clk_200hz|Add0~3  $ (GND))) # (!\clk_200hz|counter [2] & (!\clk_200hz|Add0~3  & VCC))
// \clk_200hz|Add0~5  = CARRY((\clk_200hz|counter [2] & !\clk_200hz|Add0~3 ))

	.dataa(\clk_200hz|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~3 ),
	.combout(\clk_200hz|Add0~4_combout ),
	.cout(\clk_200hz|Add0~5 ));
// synopsys translate_off
defparam \clk_200hz|Add0~4 .lut_mask = 16'hA50A;
defparam \clk_200hz|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y71_N11
dffeas \clk_200hz|counter[2] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[2] .is_wysiwyg = "true";
defparam \clk_200hz|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N12
cycloneive_lcell_comb \clk_200hz|Add0~6 (
// Equation(s):
// \clk_200hz|Add0~6_combout  = (\clk_200hz|counter [3] & (!\clk_200hz|Add0~5 )) # (!\clk_200hz|counter [3] & ((\clk_200hz|Add0~5 ) # (GND)))
// \clk_200hz|Add0~7  = CARRY((!\clk_200hz|Add0~5 ) # (!\clk_200hz|counter [3]))

	.dataa(gnd),
	.datab(\clk_200hz|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~5 ),
	.combout(\clk_200hz|Add0~6_combout ),
	.cout(\clk_200hz|Add0~7 ));
// synopsys translate_off
defparam \clk_200hz|Add0~6 .lut_mask = 16'h3C3F;
defparam \clk_200hz|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N0
cycloneive_lcell_comb \clk_200hz|counter~1 (
// Equation(s):
// \clk_200hz|counter~1_combout  = (!\clk_200hz|Equal0~8_combout  & \clk_200hz|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_200hz|Equal0~8_combout ),
	.datad(\clk_200hz|Add0~6_combout ),
	.cin(gnd),
	.combout(\clk_200hz|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|counter~1 .lut_mask = 16'h0F00;
defparam \clk_200hz|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N1
dffeas \clk_200hz|counter[3] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[3] .is_wysiwyg = "true";
defparam \clk_200hz|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N14
cycloneive_lcell_comb \clk_200hz|Add0~8 (
// Equation(s):
// \clk_200hz|Add0~8_combout  = (\clk_200hz|counter [4] & (\clk_200hz|Add0~7  $ (GND))) # (!\clk_200hz|counter [4] & (!\clk_200hz|Add0~7  & VCC))
// \clk_200hz|Add0~9  = CARRY((\clk_200hz|counter [4] & !\clk_200hz|Add0~7 ))

	.dataa(gnd),
	.datab(\clk_200hz|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~7 ),
	.combout(\clk_200hz|Add0~8_combout ),
	.cout(\clk_200hz|Add0~9 ));
// synopsys translate_off
defparam \clk_200hz|Add0~8 .lut_mask = 16'hC30C;
defparam \clk_200hz|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y71_N15
dffeas \clk_200hz|counter[4] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[4] .is_wysiwyg = "true";
defparam \clk_200hz|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N16
cycloneive_lcell_comb \clk_200hz|Add0~10 (
// Equation(s):
// \clk_200hz|Add0~10_combout  = (\clk_200hz|counter [5] & (!\clk_200hz|Add0~9 )) # (!\clk_200hz|counter [5] & ((\clk_200hz|Add0~9 ) # (GND)))
// \clk_200hz|Add0~11  = CARRY((!\clk_200hz|Add0~9 ) # (!\clk_200hz|counter [5]))

	.dataa(gnd),
	.datab(\clk_200hz|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~9 ),
	.combout(\clk_200hz|Add0~10_combout ),
	.cout(\clk_200hz|Add0~11 ));
// synopsys translate_off
defparam \clk_200hz|Add0~10 .lut_mask = 16'h3C3F;
defparam \clk_200hz|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y71_N17
dffeas \clk_200hz|counter[5] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[5] .is_wysiwyg = "true";
defparam \clk_200hz|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N18
cycloneive_lcell_comb \clk_200hz|Add0~12 (
// Equation(s):
// \clk_200hz|Add0~12_combout  = (\clk_200hz|counter [6] & (\clk_200hz|Add0~11  $ (GND))) # (!\clk_200hz|counter [6] & (!\clk_200hz|Add0~11  & VCC))
// \clk_200hz|Add0~13  = CARRY((\clk_200hz|counter [6] & !\clk_200hz|Add0~11 ))

	.dataa(gnd),
	.datab(\clk_200hz|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~11 ),
	.combout(\clk_200hz|Add0~12_combout ),
	.cout(\clk_200hz|Add0~13 ));
// synopsys translate_off
defparam \clk_200hz|Add0~12 .lut_mask = 16'hC30C;
defparam \clk_200hz|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N4
cycloneive_lcell_comb \clk_200hz|counter~0 (
// Equation(s):
// \clk_200hz|counter~0_combout  = (!\clk_200hz|Equal0~8_combout  & \clk_200hz|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_200hz|Equal0~8_combout ),
	.datad(\clk_200hz|Add0~12_combout ),
	.cin(gnd),
	.combout(\clk_200hz|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|counter~0 .lut_mask = 16'h0F00;
defparam \clk_200hz|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N5
dffeas \clk_200hz|counter[6] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[6] .is_wysiwyg = "true";
defparam \clk_200hz|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N20
cycloneive_lcell_comb \clk_200hz|Add0~14 (
// Equation(s):
// \clk_200hz|Add0~14_combout  = (\clk_200hz|counter [7] & (!\clk_200hz|Add0~13 )) # (!\clk_200hz|counter [7] & ((\clk_200hz|Add0~13 ) # (GND)))
// \clk_200hz|Add0~15  = CARRY((!\clk_200hz|Add0~13 ) # (!\clk_200hz|counter [7]))

	.dataa(gnd),
	.datab(\clk_200hz|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~13 ),
	.combout(\clk_200hz|Add0~14_combout ),
	.cout(\clk_200hz|Add0~15 ));
// synopsys translate_off
defparam \clk_200hz|Add0~14 .lut_mask = 16'h3C3F;
defparam \clk_200hz|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y71_N21
dffeas \clk_200hz|counter[7] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[7] .is_wysiwyg = "true";
defparam \clk_200hz|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N22
cycloneive_lcell_comb \clk_200hz|Add0~16 (
// Equation(s):
// \clk_200hz|Add0~16_combout  = (\clk_200hz|counter [8] & (\clk_200hz|Add0~15  $ (GND))) # (!\clk_200hz|counter [8] & (!\clk_200hz|Add0~15  & VCC))
// \clk_200hz|Add0~17  = CARRY((\clk_200hz|counter [8] & !\clk_200hz|Add0~15 ))

	.dataa(\clk_200hz|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~15 ),
	.combout(\clk_200hz|Add0~16_combout ),
	.cout(\clk_200hz|Add0~17 ));
// synopsys translate_off
defparam \clk_200hz|Add0~16 .lut_mask = 16'hA50A;
defparam \clk_200hz|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y71_N23
dffeas \clk_200hz|counter[8] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[8] .is_wysiwyg = "true";
defparam \clk_200hz|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N24
cycloneive_lcell_comb \clk_200hz|Add0~18 (
// Equation(s):
// \clk_200hz|Add0~18_combout  = (\clk_200hz|counter [9] & (!\clk_200hz|Add0~17 )) # (!\clk_200hz|counter [9] & ((\clk_200hz|Add0~17 ) # (GND)))
// \clk_200hz|Add0~19  = CARRY((!\clk_200hz|Add0~17 ) # (!\clk_200hz|counter [9]))

	.dataa(gnd),
	.datab(\clk_200hz|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~17 ),
	.combout(\clk_200hz|Add0~18_combout ),
	.cout(\clk_200hz|Add0~19 ));
// synopsys translate_off
defparam \clk_200hz|Add0~18 .lut_mask = 16'h3C3F;
defparam \clk_200hz|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y71_N25
dffeas \clk_200hz|counter[9] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[9] .is_wysiwyg = "true";
defparam \clk_200hz|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N26
cycloneive_lcell_comb \clk_200hz|Add0~20 (
// Equation(s):
// \clk_200hz|Add0~20_combout  = (\clk_200hz|counter [10] & (\clk_200hz|Add0~19  $ (GND))) # (!\clk_200hz|counter [10] & (!\clk_200hz|Add0~19  & VCC))
// \clk_200hz|Add0~21  = CARRY((\clk_200hz|counter [10] & !\clk_200hz|Add0~19 ))

	.dataa(\clk_200hz|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~19 ),
	.combout(\clk_200hz|Add0~20_combout ),
	.cout(\clk_200hz|Add0~21 ));
// synopsys translate_off
defparam \clk_200hz|Add0~20 .lut_mask = 16'hA50A;
defparam \clk_200hz|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y71_N27
dffeas \clk_200hz|counter[10] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[10] .is_wysiwyg = "true";
defparam \clk_200hz|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N28
cycloneive_lcell_comb \clk_200hz|Add0~22 (
// Equation(s):
// \clk_200hz|Add0~22_combout  = (\clk_200hz|counter [11] & (!\clk_200hz|Add0~21 )) # (!\clk_200hz|counter [11] & ((\clk_200hz|Add0~21 ) # (GND)))
// \clk_200hz|Add0~23  = CARRY((!\clk_200hz|Add0~21 ) # (!\clk_200hz|counter [11]))

	.dataa(\clk_200hz|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~21 ),
	.combout(\clk_200hz|Add0~22_combout ),
	.cout(\clk_200hz|Add0~23 ));
// synopsys translate_off
defparam \clk_200hz|Add0~22 .lut_mask = 16'h5A5F;
defparam \clk_200hz|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N4
cycloneive_lcell_comb \clk_200hz|counter~2 (
// Equation(s):
// \clk_200hz|counter~2_combout  = (!\clk_200hz|Equal0~8_combout  & \clk_200hz|Add0~22_combout )

	.dataa(\clk_200hz|Equal0~8_combout ),
	.datab(gnd),
	.datac(\clk_200hz|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_200hz|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|counter~2 .lut_mask = 16'h5050;
defparam \clk_200hz|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N5
dffeas \clk_200hz|counter[11] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[11] .is_wysiwyg = "true";
defparam \clk_200hz|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N22
cycloneive_lcell_comb \clk_200hz|Equal0~3 (
// Equation(s):
// \clk_200hz|Equal0~3_combout  = (!\clk_200hz|counter [9] & (\clk_200hz|counter [11] & (!\clk_200hz|counter [10] & !\clk_200hz|counter [8])))

	.dataa(\clk_200hz|counter [9]),
	.datab(\clk_200hz|counter [11]),
	.datac(\clk_200hz|counter [10]),
	.datad(\clk_200hz|counter [8]),
	.cin(gnd),
	.combout(\clk_200hz|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|Equal0~3 .lut_mask = 16'h0004;
defparam \clk_200hz|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N30
cycloneive_lcell_comb \clk_200hz|Add0~24 (
// Equation(s):
// \clk_200hz|Add0~24_combout  = (\clk_200hz|counter [12] & (\clk_200hz|Add0~23  $ (GND))) # (!\clk_200hz|counter [12] & (!\clk_200hz|Add0~23  & VCC))
// \clk_200hz|Add0~25  = CARRY((\clk_200hz|counter [12] & !\clk_200hz|Add0~23 ))

	.dataa(\clk_200hz|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~23 ),
	.combout(\clk_200hz|Add0~24_combout ),
	.cout(\clk_200hz|Add0~25 ));
// synopsys translate_off
defparam \clk_200hz|Add0~24 .lut_mask = 16'hA50A;
defparam \clk_200hz|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y71_N31
dffeas \clk_200hz|counter[12] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[12] .is_wysiwyg = "true";
defparam \clk_200hz|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N0
cycloneive_lcell_comb \clk_200hz|Add0~26 (
// Equation(s):
// \clk_200hz|Add0~26_combout  = (\clk_200hz|counter [13] & (!\clk_200hz|Add0~25 )) # (!\clk_200hz|counter [13] & ((\clk_200hz|Add0~25 ) # (GND)))
// \clk_200hz|Add0~27  = CARRY((!\clk_200hz|Add0~25 ) # (!\clk_200hz|counter [13]))

	.dataa(\clk_200hz|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~25 ),
	.combout(\clk_200hz|Add0~26_combout ),
	.cout(\clk_200hz|Add0~27 ));
// synopsys translate_off
defparam \clk_200hz|Add0~26 .lut_mask = 16'h5A5F;
defparam \clk_200hz|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N26
cycloneive_lcell_comb \clk_200hz|counter~3 (
// Equation(s):
// \clk_200hz|counter~3_combout  = (!\clk_200hz|Equal0~8_combout  & \clk_200hz|Add0~26_combout )

	.dataa(\clk_200hz|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_200hz|Add0~26_combout ),
	.cin(gnd),
	.combout(\clk_200hz|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|counter~3 .lut_mask = 16'h5500;
defparam \clk_200hz|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N27
dffeas \clk_200hz|counter[13] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[13] .is_wysiwyg = "true";
defparam \clk_200hz|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N2
cycloneive_lcell_comb \clk_200hz|Add0~28 (
// Equation(s):
// \clk_200hz|Add0~28_combout  = (\clk_200hz|counter [14] & (\clk_200hz|Add0~27  $ (GND))) # (!\clk_200hz|counter [14] & (!\clk_200hz|Add0~27  & VCC))
// \clk_200hz|Add0~29  = CARRY((\clk_200hz|counter [14] & !\clk_200hz|Add0~27 ))

	.dataa(gnd),
	.datab(\clk_200hz|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~27 ),
	.combout(\clk_200hz|Add0~28_combout ),
	.cout(\clk_200hz|Add0~29 ));
// synopsys translate_off
defparam \clk_200hz|Add0~28 .lut_mask = 16'hC30C;
defparam \clk_200hz|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N28
cycloneive_lcell_comb \clk_200hz|counter~4 (
// Equation(s):
// \clk_200hz|counter~4_combout  = (!\clk_200hz|Equal0~8_combout  & \clk_200hz|Add0~28_combout )

	.dataa(\clk_200hz|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_200hz|Add0~28_combout ),
	.cin(gnd),
	.combout(\clk_200hz|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|counter~4 .lut_mask = 16'h5500;
defparam \clk_200hz|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N29
dffeas \clk_200hz|counter[14] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[14] .is_wysiwyg = "true";
defparam \clk_200hz|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N4
cycloneive_lcell_comb \clk_200hz|Add0~30 (
// Equation(s):
// \clk_200hz|Add0~30_combout  = (\clk_200hz|counter [15] & (!\clk_200hz|Add0~29 )) # (!\clk_200hz|counter [15] & ((\clk_200hz|Add0~29 ) # (GND)))
// \clk_200hz|Add0~31  = CARRY((!\clk_200hz|Add0~29 ) # (!\clk_200hz|counter [15]))

	.dataa(gnd),
	.datab(\clk_200hz|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~29 ),
	.combout(\clk_200hz|Add0~30_combout ),
	.cout(\clk_200hz|Add0~31 ));
// synopsys translate_off
defparam \clk_200hz|Add0~30 .lut_mask = 16'h3C3F;
defparam \clk_200hz|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N6
cycloneive_lcell_comb \clk_200hz|counter~5 (
// Equation(s):
// \clk_200hz|counter~5_combout  = (!\clk_200hz|Equal0~8_combout  & \clk_200hz|Add0~30_combout )

	.dataa(\clk_200hz|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_200hz|Add0~30_combout ),
	.cin(gnd),
	.combout(\clk_200hz|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|counter~5 .lut_mask = 16'h5500;
defparam \clk_200hz|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N7
dffeas \clk_200hz|counter[15] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[15] .is_wysiwyg = "true";
defparam \clk_200hz|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N28
cycloneive_lcell_comb \clk_200hz|Equal0~4 (
// Equation(s):
// \clk_200hz|Equal0~4_combout  = (\clk_200hz|counter [15] & (!\clk_200hz|counter [12] & (\clk_200hz|counter [14] & \clk_200hz|counter [13])))

	.dataa(\clk_200hz|counter [15]),
	.datab(\clk_200hz|counter [12]),
	.datac(\clk_200hz|counter [14]),
	.datad(\clk_200hz|counter [13]),
	.cin(gnd),
	.combout(\clk_200hz|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|Equal0~4 .lut_mask = 16'h2000;
defparam \clk_200hz|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N6
cycloneive_lcell_comb \clk_200hz|Add0~32 (
// Equation(s):
// \clk_200hz|Add0~32_combout  = (\clk_200hz|counter [16] & (\clk_200hz|Add0~31  $ (GND))) # (!\clk_200hz|counter [16] & (!\clk_200hz|Add0~31  & VCC))
// \clk_200hz|Add0~33  = CARRY((\clk_200hz|counter [16] & !\clk_200hz|Add0~31 ))

	.dataa(\clk_200hz|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~31 ),
	.combout(\clk_200hz|Add0~32_combout ),
	.cout(\clk_200hz|Add0~33 ));
// synopsys translate_off
defparam \clk_200hz|Add0~32 .lut_mask = 16'hA50A;
defparam \clk_200hz|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N30
cycloneive_lcell_comb \clk_200hz|counter~6 (
// Equation(s):
// \clk_200hz|counter~6_combout  = (!\clk_200hz|Equal0~8_combout  & \clk_200hz|Add0~32_combout )

	.dataa(\clk_200hz|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_200hz|Add0~32_combout ),
	.cin(gnd),
	.combout(\clk_200hz|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|counter~6 .lut_mask = 16'h5500;
defparam \clk_200hz|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N31
dffeas \clk_200hz|counter[16] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[16] .is_wysiwyg = "true";
defparam \clk_200hz|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N8
cycloneive_lcell_comb \clk_200hz|Add0~34 (
// Equation(s):
// \clk_200hz|Add0~34_combout  = (\clk_200hz|counter [17] & (!\clk_200hz|Add0~33 )) # (!\clk_200hz|counter [17] & ((\clk_200hz|Add0~33 ) # (GND)))
// \clk_200hz|Add0~35  = CARRY((!\clk_200hz|Add0~33 ) # (!\clk_200hz|counter [17]))

	.dataa(gnd),
	.datab(\clk_200hz|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~33 ),
	.combout(\clk_200hz|Add0~34_combout ),
	.cout(\clk_200hz|Add0~35 ));
// synopsys translate_off
defparam \clk_200hz|Add0~34 .lut_mask = 16'h3C3F;
defparam \clk_200hz|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y70_N9
dffeas \clk_200hz|counter[17] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[17] .is_wysiwyg = "true";
defparam \clk_200hz|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N10
cycloneive_lcell_comb \clk_200hz|Add0~36 (
// Equation(s):
// \clk_200hz|Add0~36_combout  = (\clk_200hz|counter [18] & (\clk_200hz|Add0~35  $ (GND))) # (!\clk_200hz|counter [18] & (!\clk_200hz|Add0~35  & VCC))
// \clk_200hz|Add0~37  = CARRY((\clk_200hz|counter [18] & !\clk_200hz|Add0~35 ))

	.dataa(\clk_200hz|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~35 ),
	.combout(\clk_200hz|Add0~36_combout ),
	.cout(\clk_200hz|Add0~37 ));
// synopsys translate_off
defparam \clk_200hz|Add0~36 .lut_mask = 16'hA50A;
defparam \clk_200hz|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y70_N11
dffeas \clk_200hz|counter[18] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[18] .is_wysiwyg = "true";
defparam \clk_200hz|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N12
cycloneive_lcell_comb \clk_200hz|Add0~38 (
// Equation(s):
// \clk_200hz|Add0~38_combout  = (\clk_200hz|counter [19] & (!\clk_200hz|Add0~37 )) # (!\clk_200hz|counter [19] & ((\clk_200hz|Add0~37 ) # (GND)))
// \clk_200hz|Add0~39  = CARRY((!\clk_200hz|Add0~37 ) # (!\clk_200hz|counter [19]))

	.dataa(\clk_200hz|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~37 ),
	.combout(\clk_200hz|Add0~38_combout ),
	.cout(\clk_200hz|Add0~39 ));
// synopsys translate_off
defparam \clk_200hz|Add0~38 .lut_mask = 16'h5A5F;
defparam \clk_200hz|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y70_N13
dffeas \clk_200hz|counter[19] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[19] .is_wysiwyg = "true";
defparam \clk_200hz|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N14
cycloneive_lcell_comb \clk_200hz|Add0~40 (
// Equation(s):
// \clk_200hz|Add0~40_combout  = (\clk_200hz|counter [20] & (\clk_200hz|Add0~39  $ (GND))) # (!\clk_200hz|counter [20] & (!\clk_200hz|Add0~39  & VCC))
// \clk_200hz|Add0~41  = CARRY((\clk_200hz|counter [20] & !\clk_200hz|Add0~39 ))

	.dataa(gnd),
	.datab(\clk_200hz|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~39 ),
	.combout(\clk_200hz|Add0~40_combout ),
	.cout(\clk_200hz|Add0~41 ));
// synopsys translate_off
defparam \clk_200hz|Add0~40 .lut_mask = 16'hC30C;
defparam \clk_200hz|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y70_N15
dffeas \clk_200hz|counter[20] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[20] .is_wysiwyg = "true";
defparam \clk_200hz|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N16
cycloneive_lcell_comb \clk_200hz|Add0~42 (
// Equation(s):
// \clk_200hz|Add0~42_combout  = (\clk_200hz|counter [21] & (!\clk_200hz|Add0~41 )) # (!\clk_200hz|counter [21] & ((\clk_200hz|Add0~41 ) # (GND)))
// \clk_200hz|Add0~43  = CARRY((!\clk_200hz|Add0~41 ) # (!\clk_200hz|counter [21]))

	.dataa(gnd),
	.datab(\clk_200hz|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~41 ),
	.combout(\clk_200hz|Add0~42_combout ),
	.cout(\clk_200hz|Add0~43 ));
// synopsys translate_off
defparam \clk_200hz|Add0~42 .lut_mask = 16'h3C3F;
defparam \clk_200hz|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y70_N17
dffeas \clk_200hz|counter[21] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[21] .is_wysiwyg = "true";
defparam \clk_200hz|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N18
cycloneive_lcell_comb \clk_200hz|Add0~44 (
// Equation(s):
// \clk_200hz|Add0~44_combout  = (\clk_200hz|counter [22] & (\clk_200hz|Add0~43  $ (GND))) # (!\clk_200hz|counter [22] & (!\clk_200hz|Add0~43  & VCC))
// \clk_200hz|Add0~45  = CARRY((\clk_200hz|counter [22] & !\clk_200hz|Add0~43 ))

	.dataa(gnd),
	.datab(\clk_200hz|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~43 ),
	.combout(\clk_200hz|Add0~44_combout ),
	.cout(\clk_200hz|Add0~45 ));
// synopsys translate_off
defparam \clk_200hz|Add0~44 .lut_mask = 16'hC30C;
defparam \clk_200hz|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y70_N19
dffeas \clk_200hz|counter[22] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[22] .is_wysiwyg = "true";
defparam \clk_200hz|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N20
cycloneive_lcell_comb \clk_200hz|Add0~46 (
// Equation(s):
// \clk_200hz|Add0~46_combout  = (\clk_200hz|counter [23] & (!\clk_200hz|Add0~45 )) # (!\clk_200hz|counter [23] & ((\clk_200hz|Add0~45 ) # (GND)))
// \clk_200hz|Add0~47  = CARRY((!\clk_200hz|Add0~45 ) # (!\clk_200hz|counter [23]))

	.dataa(gnd),
	.datab(\clk_200hz|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~45 ),
	.combout(\clk_200hz|Add0~46_combout ),
	.cout(\clk_200hz|Add0~47 ));
// synopsys translate_off
defparam \clk_200hz|Add0~46 .lut_mask = 16'h3C3F;
defparam \clk_200hz|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y70_N21
dffeas \clk_200hz|counter[23] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[23] .is_wysiwyg = "true";
defparam \clk_200hz|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N22
cycloneive_lcell_comb \clk_200hz|Add0~48 (
// Equation(s):
// \clk_200hz|Add0~48_combout  = (\clk_200hz|counter [24] & (\clk_200hz|Add0~47  $ (GND))) # (!\clk_200hz|counter [24] & (!\clk_200hz|Add0~47  & VCC))
// \clk_200hz|Add0~49  = CARRY((\clk_200hz|counter [24] & !\clk_200hz|Add0~47 ))

	.dataa(\clk_200hz|counter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_200hz|Add0~47 ),
	.combout(\clk_200hz|Add0~48_combout ),
	.cout(\clk_200hz|Add0~49 ));
// synopsys translate_off
defparam \clk_200hz|Add0~48 .lut_mask = 16'hA50A;
defparam \clk_200hz|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y70_N23
dffeas \clk_200hz|counter[24] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[24] .is_wysiwyg = "true";
defparam \clk_200hz|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N24
cycloneive_lcell_comb \clk_200hz|Add0~50 (
// Equation(s):
// \clk_200hz|Add0~50_combout  = \clk_200hz|Add0~49  $ (\clk_200hz|counter [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_200hz|counter [25]),
	.cin(\clk_200hz|Add0~49 ),
	.combout(\clk_200hz|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|Add0~50 .lut_mask = 16'h0FF0;
defparam \clk_200hz|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y70_N25
dffeas \clk_200hz|counter[25] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|counter[25] .is_wysiwyg = "true";
defparam \clk_200hz|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N8
cycloneive_lcell_comb \clk_200hz|Equal0~5 (
// Equation(s):
// \clk_200hz|Equal0~5_combout  = (\clk_200hz|counter [16] & (!\clk_200hz|counter [17] & (!\clk_200hz|counter [19] & !\clk_200hz|counter [18])))

	.dataa(\clk_200hz|counter [16]),
	.datab(\clk_200hz|counter [17]),
	.datac(\clk_200hz|counter [19]),
	.datad(\clk_200hz|counter [18]),
	.cin(gnd),
	.combout(\clk_200hz|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|Equal0~5 .lut_mask = 16'h0002;
defparam \clk_200hz|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N20
cycloneive_lcell_comb \clk_200hz|Equal0~6 (
// Equation(s):
// \clk_200hz|Equal0~6_combout  = (!\clk_200hz|counter [23] & (!\clk_200hz|counter [22] & (!\clk_200hz|counter [20] & !\clk_200hz|counter [21])))

	.dataa(\clk_200hz|counter [23]),
	.datab(\clk_200hz|counter [22]),
	.datac(\clk_200hz|counter [20]),
	.datad(\clk_200hz|counter [21]),
	.cin(gnd),
	.combout(\clk_200hz|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|Equal0~6 .lut_mask = 16'h0001;
defparam \clk_200hz|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N30
cycloneive_lcell_comb \clk_200hz|Equal0~7 (
// Equation(s):
// \clk_200hz|Equal0~7_combout  = (!\clk_200hz|counter [25] & (!\clk_200hz|counter [24] & (\clk_200hz|Equal0~5_combout  & \clk_200hz|Equal0~6_combout )))

	.dataa(\clk_200hz|counter [25]),
	.datab(\clk_200hz|counter [24]),
	.datac(\clk_200hz|Equal0~5_combout ),
	.datad(\clk_200hz|Equal0~6_combout ),
	.cin(gnd),
	.combout(\clk_200hz|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|Equal0~7 .lut_mask = 16'h1000;
defparam \clk_200hz|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N2
cycloneive_lcell_comb \clk_200hz|Equal0~1 (
// Equation(s):
// \clk_200hz|Equal0~1_combout  = (\clk_200hz|counter [2] & (!\clk_200hz|counter [5] & (\clk_200hz|counter [6] & !\clk_200hz|counter [7])))

	.dataa(\clk_200hz|counter [2]),
	.datab(\clk_200hz|counter [5]),
	.datac(\clk_200hz|counter [6]),
	.datad(\clk_200hz|counter [7]),
	.cin(gnd),
	.combout(\clk_200hz|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|Equal0~1 .lut_mask = 16'h0020;
defparam \clk_200hz|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N10
cycloneive_lcell_comb \clk_200hz|Equal0~0 (
// Equation(s):
// \clk_200hz|Equal0~0_combout  = (\clk_200hz|counter [0] & \clk_200hz|counter [1])

	.dataa(gnd),
	.datab(\clk_200hz|counter [0]),
	.datac(gnd),
	.datad(\clk_200hz|counter [1]),
	.cin(gnd),
	.combout(\clk_200hz|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|Equal0~0 .lut_mask = 16'hCC00;
defparam \clk_200hz|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N24
cycloneive_lcell_comb \clk_200hz|Equal0~2 (
// Equation(s):
// \clk_200hz|Equal0~2_combout  = (!\clk_200hz|counter [3] & (!\clk_200hz|counter [4] & (\clk_200hz|Equal0~1_combout  & \clk_200hz|Equal0~0_combout )))

	.dataa(\clk_200hz|counter [3]),
	.datab(\clk_200hz|counter [4]),
	.datac(\clk_200hz|Equal0~1_combout ),
	.datad(\clk_200hz|Equal0~0_combout ),
	.cin(gnd),
	.combout(\clk_200hz|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|Equal0~2 .lut_mask = 16'h1000;
defparam \clk_200hz|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N12
cycloneive_lcell_comb \clk_200hz|Equal0~8 (
// Equation(s):
// \clk_200hz|Equal0~8_combout  = (\clk_200hz|Equal0~3_combout  & (\clk_200hz|Equal0~4_combout  & (\clk_200hz|Equal0~7_combout  & \clk_200hz|Equal0~2_combout )))

	.dataa(\clk_200hz|Equal0~3_combout ),
	.datab(\clk_200hz|Equal0~4_combout ),
	.datac(\clk_200hz|Equal0~7_combout ),
	.datad(\clk_200hz|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clk_200hz|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|Equal0~8 .lut_mask = 16'h8000;
defparam \clk_200hz|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N26
cycloneive_lcell_comb \clk_200hz|clk_200hz~0 (
// Equation(s):
// \clk_200hz|clk_200hz~0_combout  = \clk_200hz|clk_200hz~q  $ (\clk_200hz|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_200hz|clk_200hz~q ),
	.datad(\clk_200hz|Equal0~8_combout ),
	.cin(gnd),
	.combout(\clk_200hz|clk_200hz~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|clk_200hz~0 .lut_mask = 16'h0FF0;
defparam \clk_200hz|clk_200hz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N0
cycloneive_lcell_comb \clk_200hz|clk_200hz~feeder (
// Equation(s):
// \clk_200hz|clk_200hz~feeder_combout  = \clk_200hz|clk_200hz~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_200hz|clk_200hz~0_combout ),
	.cin(gnd),
	.combout(\clk_200hz|clk_200hz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_200hz|clk_200hz~feeder .lut_mask = 16'hFF00;
defparam \clk_200hz|clk_200hz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N1
dffeas \clk_200hz|clk_200hz (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clk_200hz|clk_200hz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_200hz|clk_200hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_200hz|clk_200hz .is_wysiwyg = "true";
defparam \clk_200hz|clk_200hz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \clk_200hz|clk_200hz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_200hz|clk_200hz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_200hz|clk_200hz~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_200hz|clk_200hz~clkctrl .clock_type = "global clock";
defparam \clk_200hz|clk_200hz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N8
cycloneive_lcell_comb \clock_100hz|Add0~1 (
// Equation(s):
// \clock_100hz|Add0~1_cout  = CARRY((\clk_200hz|counter [1] & \clk_200hz|counter [0]))

	.dataa(\clk_200hz|counter [1]),
	.datab(\clk_200hz|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\clock_100hz|Add0~1_cout ));
// synopsys translate_off
defparam \clock_100hz|Add0~1 .lut_mask = 16'h0088;
defparam \clock_100hz|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N10
cycloneive_lcell_comb \clock_100hz|Add0~2 (
// Equation(s):
// \clock_100hz|Add0~2_combout  = (\clock_100hz|counter [2] & (!\clock_100hz|Add0~1_cout )) # (!\clock_100hz|counter [2] & ((\clock_100hz|Add0~1_cout ) # (GND)))
// \clock_100hz|Add0~3  = CARRY((!\clock_100hz|Add0~1_cout ) # (!\clock_100hz|counter [2]))

	.dataa(\clock_100hz|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~1_cout ),
	.combout(\clock_100hz|Add0~2_combout ),
	.cout(\clock_100hz|Add0~3 ));
// synopsys translate_off
defparam \clock_100hz|Add0~2 .lut_mask = 16'h5A5F;
defparam \clock_100hz|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N11
dffeas \clock_100hz|counter[2] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[2] .is_wysiwyg = "true";
defparam \clock_100hz|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N12
cycloneive_lcell_comb \clock_100hz|Add0~4 (
// Equation(s):
// \clock_100hz|Add0~4_combout  = (\clock_100hz|counter [3] & (\clock_100hz|Add0~3  $ (GND))) # (!\clock_100hz|counter [3] & (!\clock_100hz|Add0~3  & VCC))
// \clock_100hz|Add0~5  = CARRY((\clock_100hz|counter [3] & !\clock_100hz|Add0~3 ))

	.dataa(\clock_100hz|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~3 ),
	.combout(\clock_100hz|Add0~4_combout ),
	.cout(\clock_100hz|Add0~5 ));
// synopsys translate_off
defparam \clock_100hz|Add0~4 .lut_mask = 16'hA50A;
defparam \clock_100hz|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N13
dffeas \clock_100hz|counter[3] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[3] .is_wysiwyg = "true";
defparam \clock_100hz|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N14
cycloneive_lcell_comb \clock_100hz|Add0~6 (
// Equation(s):
// \clock_100hz|Add0~6_combout  = (\clock_100hz|counter [4] & (!\clock_100hz|Add0~5 )) # (!\clock_100hz|counter [4] & ((\clock_100hz|Add0~5 ) # (GND)))
// \clock_100hz|Add0~7  = CARRY((!\clock_100hz|Add0~5 ) # (!\clock_100hz|counter [4]))

	.dataa(gnd),
	.datab(\clock_100hz|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~5 ),
	.combout(\clock_100hz|Add0~6_combout ),
	.cout(\clock_100hz|Add0~7 ));
// synopsys translate_off
defparam \clock_100hz|Add0~6 .lut_mask = 16'h3C3F;
defparam \clock_100hz|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N15
dffeas \clock_100hz|counter[4] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[4] .is_wysiwyg = "true";
defparam \clock_100hz|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N16
cycloneive_lcell_comb \clock_100hz|Add0~8 (
// Equation(s):
// \clock_100hz|Add0~8_combout  = (\clock_100hz|counter [5] & (\clock_100hz|Add0~7  $ (GND))) # (!\clock_100hz|counter [5] & (!\clock_100hz|Add0~7  & VCC))
// \clock_100hz|Add0~9  = CARRY((\clock_100hz|counter [5] & !\clock_100hz|Add0~7 ))

	.dataa(\clock_100hz|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~7 ),
	.combout(\clock_100hz|Add0~8_combout ),
	.cout(\clock_100hz|Add0~9 ));
// synopsys translate_off
defparam \clock_100hz|Add0~8 .lut_mask = 16'hA50A;
defparam \clock_100hz|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N6
cycloneive_lcell_comb \clock_100hz|counter~0 (
// Equation(s):
// \clock_100hz|counter~0_combout  = (\clock_100hz|Add0~8_combout  & !\clock_100hz|Equal0~7_combout )

	.dataa(gnd),
	.datab(\clock_100hz|Add0~8_combout ),
	.datac(gnd),
	.datad(\clock_100hz|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clock_100hz|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|counter~0 .lut_mask = 16'h00CC;
defparam \clock_100hz|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N7
dffeas \clock_100hz|counter[5] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[5] .is_wysiwyg = "true";
defparam \clock_100hz|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N18
cycloneive_lcell_comb \clock_100hz|Add0~10 (
// Equation(s):
// \clock_100hz|Add0~10_combout  = (\clock_100hz|counter [6] & (!\clock_100hz|Add0~9 )) # (!\clock_100hz|counter [6] & ((\clock_100hz|Add0~9 ) # (GND)))
// \clock_100hz|Add0~11  = CARRY((!\clock_100hz|Add0~9 ) # (!\clock_100hz|counter [6]))

	.dataa(gnd),
	.datab(\clock_100hz|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~9 ),
	.combout(\clock_100hz|Add0~10_combout ),
	.cout(\clock_100hz|Add0~11 ));
// synopsys translate_off
defparam \clock_100hz|Add0~10 .lut_mask = 16'h3C3F;
defparam \clock_100hz|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N19
dffeas \clock_100hz|counter[6] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[6] .is_wysiwyg = "true";
defparam \clock_100hz|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N20
cycloneive_lcell_comb \clock_100hz|Add0~12 (
// Equation(s):
// \clock_100hz|Add0~12_combout  = (\clock_100hz|counter [7] & (\clock_100hz|Add0~11  $ (GND))) # (!\clock_100hz|counter [7] & (!\clock_100hz|Add0~11  & VCC))
// \clock_100hz|Add0~13  = CARRY((\clock_100hz|counter [7] & !\clock_100hz|Add0~11 ))

	.dataa(gnd),
	.datab(\clock_100hz|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~11 ),
	.combout(\clock_100hz|Add0~12_combout ),
	.cout(\clock_100hz|Add0~13 ));
// synopsys translate_off
defparam \clock_100hz|Add0~12 .lut_mask = 16'hC30C;
defparam \clock_100hz|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N21
dffeas \clock_100hz|counter[7] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[7] .is_wysiwyg = "true";
defparam \clock_100hz|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N22
cycloneive_lcell_comb \clock_100hz|Add0~14 (
// Equation(s):
// \clock_100hz|Add0~14_combout  = (\clock_100hz|counter [8] & (!\clock_100hz|Add0~13 )) # (!\clock_100hz|counter [8] & ((\clock_100hz|Add0~13 ) # (GND)))
// \clock_100hz|Add0~15  = CARRY((!\clock_100hz|Add0~13 ) # (!\clock_100hz|counter [8]))

	.dataa(gnd),
	.datab(\clock_100hz|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~13 ),
	.combout(\clock_100hz|Add0~14_combout ),
	.cout(\clock_100hz|Add0~15 ));
// synopsys translate_off
defparam \clock_100hz|Add0~14 .lut_mask = 16'h3C3F;
defparam \clock_100hz|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N4
cycloneive_lcell_comb \clock_100hz|counter~1 (
// Equation(s):
// \clock_100hz|counter~1_combout  = (\clock_100hz|Add0~14_combout  & !\clock_100hz|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_100hz|Add0~14_combout ),
	.datad(\clock_100hz|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clock_100hz|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|counter~1 .lut_mask = 16'h00F0;
defparam \clock_100hz|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N5
dffeas \clock_100hz|counter[8] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[8] .is_wysiwyg = "true";
defparam \clock_100hz|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N24
cycloneive_lcell_comb \clock_100hz|Add0~16 (
// Equation(s):
// \clock_100hz|Add0~16_combout  = (\clock_100hz|counter [9] & (\clock_100hz|Add0~15  $ (GND))) # (!\clock_100hz|counter [9] & (!\clock_100hz|Add0~15  & VCC))
// \clock_100hz|Add0~17  = CARRY((\clock_100hz|counter [9] & !\clock_100hz|Add0~15 ))

	.dataa(gnd),
	.datab(\clock_100hz|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~15 ),
	.combout(\clock_100hz|Add0~16_combout ),
	.cout(\clock_100hz|Add0~17 ));
// synopsys translate_off
defparam \clock_100hz|Add0~16 .lut_mask = 16'hC30C;
defparam \clock_100hz|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N25
dffeas \clock_100hz|counter[9] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[9] .is_wysiwyg = "true";
defparam \clock_100hz|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N26
cycloneive_lcell_comb \clock_100hz|Add0~18 (
// Equation(s):
// \clock_100hz|Add0~18_combout  = (\clock_100hz|counter [10] & (!\clock_100hz|Add0~17 )) # (!\clock_100hz|counter [10] & ((\clock_100hz|Add0~17 ) # (GND)))
// \clock_100hz|Add0~19  = CARRY((!\clock_100hz|Add0~17 ) # (!\clock_100hz|counter [10]))

	.dataa(\clock_100hz|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~17 ),
	.combout(\clock_100hz|Add0~18_combout ),
	.cout(\clock_100hz|Add0~19 ));
// synopsys translate_off
defparam \clock_100hz|Add0~18 .lut_mask = 16'h5A5F;
defparam \clock_100hz|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N27
dffeas \clock_100hz|counter[10] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[10] .is_wysiwyg = "true";
defparam \clock_100hz|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N28
cycloneive_lcell_comb \clock_100hz|Add0~20 (
// Equation(s):
// \clock_100hz|Add0~20_combout  = (\clock_100hz|counter [11] & (\clock_100hz|Add0~19  $ (GND))) # (!\clock_100hz|counter [11] & (!\clock_100hz|Add0~19  & VCC))
// \clock_100hz|Add0~21  = CARRY((\clock_100hz|counter [11] & !\clock_100hz|Add0~19 ))

	.dataa(gnd),
	.datab(\clock_100hz|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~19 ),
	.combout(\clock_100hz|Add0~20_combout ),
	.cout(\clock_100hz|Add0~21 ));
// synopsys translate_off
defparam \clock_100hz|Add0~20 .lut_mask = 16'hC30C;
defparam \clock_100hz|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N29
dffeas \clock_100hz|counter[11] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[11] .is_wysiwyg = "true";
defparam \clock_100hz|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N30
cycloneive_lcell_comb \clock_100hz|Add0~22 (
// Equation(s):
// \clock_100hz|Add0~22_combout  = (\clock_100hz|counter [12] & (!\clock_100hz|Add0~21 )) # (!\clock_100hz|counter [12] & ((\clock_100hz|Add0~21 ) # (GND)))
// \clock_100hz|Add0~23  = CARRY((!\clock_100hz|Add0~21 ) # (!\clock_100hz|counter [12]))

	.dataa(\clock_100hz|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~21 ),
	.combout(\clock_100hz|Add0~22_combout ),
	.cout(\clock_100hz|Add0~23 ));
// synopsys translate_off
defparam \clock_100hz|Add0~22 .lut_mask = 16'h5A5F;
defparam \clock_100hz|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N31
dffeas \clock_100hz|counter[12] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[12] .is_wysiwyg = "true";
defparam \clock_100hz|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N0
cycloneive_lcell_comb \clock_100hz|Add0~24 (
// Equation(s):
// \clock_100hz|Add0~24_combout  = (\clock_100hz|counter [13] & (\clock_100hz|Add0~23  $ (GND))) # (!\clock_100hz|counter [13] & (!\clock_100hz|Add0~23  & VCC))
// \clock_100hz|Add0~25  = CARRY((\clock_100hz|counter [13] & !\clock_100hz|Add0~23 ))

	.dataa(\clock_100hz|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~23 ),
	.combout(\clock_100hz|Add0~24_combout ),
	.cout(\clock_100hz|Add0~25 ));
// synopsys translate_off
defparam \clock_100hz|Add0~24 .lut_mask = 16'hA50A;
defparam \clock_100hz|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N30
cycloneive_lcell_comb \clock_100hz|counter~2 (
// Equation(s):
// \clock_100hz|counter~2_combout  = (\clock_100hz|Add0~24_combout  & !\clock_100hz|Equal0~7_combout )

	.dataa(gnd),
	.datab(\clock_100hz|Add0~24_combout ),
	.datac(\clock_100hz|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_100hz|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|counter~2 .lut_mask = 16'h0C0C;
defparam \clock_100hz|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N31
dffeas \clock_100hz|counter[13] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[13] .is_wysiwyg = "true";
defparam \clock_100hz|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N2
cycloneive_lcell_comb \clock_100hz|Add0~26 (
// Equation(s):
// \clock_100hz|Add0~26_combout  = (\clock_100hz|counter [14] & (!\clock_100hz|Add0~25 )) # (!\clock_100hz|counter [14] & ((\clock_100hz|Add0~25 ) # (GND)))
// \clock_100hz|Add0~27  = CARRY((!\clock_100hz|Add0~25 ) # (!\clock_100hz|counter [14]))

	.dataa(gnd),
	.datab(\clock_100hz|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~25 ),
	.combout(\clock_100hz|Add0~26_combout ),
	.cout(\clock_100hz|Add0~27 ));
// synopsys translate_off
defparam \clock_100hz|Add0~26 .lut_mask = 16'h3C3F;
defparam \clock_100hz|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N3
dffeas \clock_100hz|counter[14] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[14] .is_wysiwyg = "true";
defparam \clock_100hz|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N4
cycloneive_lcell_comb \clock_100hz|Add0~28 (
// Equation(s):
// \clock_100hz|Add0~28_combout  = (\clock_100hz|counter [15] & (\clock_100hz|Add0~27  $ (GND))) # (!\clock_100hz|counter [15] & (!\clock_100hz|Add0~27  & VCC))
// \clock_100hz|Add0~29  = CARRY((\clock_100hz|counter [15] & !\clock_100hz|Add0~27 ))

	.dataa(\clock_100hz|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~27 ),
	.combout(\clock_100hz|Add0~28_combout ),
	.cout(\clock_100hz|Add0~29 ));
// synopsys translate_off
defparam \clock_100hz|Add0~28 .lut_mask = 16'hA50A;
defparam \clock_100hz|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N30
cycloneive_lcell_comb \clock_100hz|counter~3 (
// Equation(s):
// \clock_100hz|counter~3_combout  = (\clock_100hz|Add0~28_combout  & !\clock_100hz|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_100hz|Add0~28_combout ),
	.datad(\clock_100hz|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clock_100hz|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|counter~3 .lut_mask = 16'h00F0;
defparam \clock_100hz|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N31
dffeas \clock_100hz|counter[15] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[15] .is_wysiwyg = "true";
defparam \clock_100hz|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N6
cycloneive_lcell_comb \clock_100hz|Add0~30 (
// Equation(s):
// \clock_100hz|Add0~30_combout  = (\clock_100hz|counter [16] & (!\clock_100hz|Add0~29 )) # (!\clock_100hz|counter [16] & ((\clock_100hz|Add0~29 ) # (GND)))
// \clock_100hz|Add0~31  = CARRY((!\clock_100hz|Add0~29 ) # (!\clock_100hz|counter [16]))

	.dataa(gnd),
	.datab(\clock_100hz|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~29 ),
	.combout(\clock_100hz|Add0~30_combout ),
	.cout(\clock_100hz|Add0~31 ));
// synopsys translate_off
defparam \clock_100hz|Add0~30 .lut_mask = 16'h3C3F;
defparam \clock_100hz|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N28
cycloneive_lcell_comb \clock_100hz|counter~4 (
// Equation(s):
// \clock_100hz|counter~4_combout  = (!\clock_100hz|Equal0~7_combout  & \clock_100hz|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_100hz|Equal0~7_combout ),
	.datad(\clock_100hz|Add0~30_combout ),
	.cin(gnd),
	.combout(\clock_100hz|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|counter~4 .lut_mask = 16'h0F00;
defparam \clock_100hz|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N29
dffeas \clock_100hz|counter[16] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[16] .is_wysiwyg = "true";
defparam \clock_100hz|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N8
cycloneive_lcell_comb \clock_100hz|Add0~32 (
// Equation(s):
// \clock_100hz|Add0~32_combout  = (\clock_100hz|counter [17] & (\clock_100hz|Add0~31  $ (GND))) # (!\clock_100hz|counter [17] & (!\clock_100hz|Add0~31  & VCC))
// \clock_100hz|Add0~33  = CARRY((\clock_100hz|counter [17] & !\clock_100hz|Add0~31 ))

	.dataa(\clock_100hz|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~31 ),
	.combout(\clock_100hz|Add0~32_combout ),
	.cout(\clock_100hz|Add0~33 ));
// synopsys translate_off
defparam \clock_100hz|Add0~32 .lut_mask = 16'hA50A;
defparam \clock_100hz|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N26
cycloneive_lcell_comb \clock_100hz|counter~5 (
// Equation(s):
// \clock_100hz|counter~5_combout  = (!\clock_100hz|Equal0~7_combout  & \clock_100hz|Add0~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_100hz|Equal0~7_combout ),
	.datad(\clock_100hz|Add0~32_combout ),
	.cin(gnd),
	.combout(\clock_100hz|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|counter~5 .lut_mask = 16'h0F00;
defparam \clock_100hz|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N27
dffeas \clock_100hz|counter[17] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[17] .is_wysiwyg = "true";
defparam \clock_100hz|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N10
cycloneive_lcell_comb \clock_100hz|Add0~34 (
// Equation(s):
// \clock_100hz|Add0~34_combout  = (\clock_100hz|counter [18] & (!\clock_100hz|Add0~33 )) # (!\clock_100hz|counter [18] & ((\clock_100hz|Add0~33 ) # (GND)))
// \clock_100hz|Add0~35  = CARRY((!\clock_100hz|Add0~33 ) # (!\clock_100hz|counter [18]))

	.dataa(\clock_100hz|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~33 ),
	.combout(\clock_100hz|Add0~34_combout ),
	.cout(\clock_100hz|Add0~35 ));
// synopsys translate_off
defparam \clock_100hz|Add0~34 .lut_mask = 16'h5A5F;
defparam \clock_100hz|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N20
cycloneive_lcell_comb \clock_100hz|counter~6 (
// Equation(s):
// \clock_100hz|counter~6_combout  = (!\clock_100hz|Equal0~7_combout  & \clock_100hz|Add0~34_combout )

	.dataa(\clock_100hz|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_100hz|Add0~34_combout ),
	.cin(gnd),
	.combout(\clock_100hz|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|counter~6 .lut_mask = 16'h5500;
defparam \clock_100hz|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N21
dffeas \clock_100hz|counter[18] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[18] .is_wysiwyg = "true";
defparam \clock_100hz|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N12
cycloneive_lcell_comb \clock_100hz|Add0~36 (
// Equation(s):
// \clock_100hz|Add0~36_combout  = (\clock_100hz|counter [19] & (\clock_100hz|Add0~35  $ (GND))) # (!\clock_100hz|counter [19] & (!\clock_100hz|Add0~35  & VCC))
// \clock_100hz|Add0~37  = CARRY((\clock_100hz|counter [19] & !\clock_100hz|Add0~35 ))

	.dataa(\clock_100hz|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~35 ),
	.combout(\clock_100hz|Add0~36_combout ),
	.cout(\clock_100hz|Add0~37 ));
// synopsys translate_off
defparam \clock_100hz|Add0~36 .lut_mask = 16'hA50A;
defparam \clock_100hz|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N13
dffeas \clock_100hz|counter[19] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[19] .is_wysiwyg = "true";
defparam \clock_100hz|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N14
cycloneive_lcell_comb \clock_100hz|Add0~38 (
// Equation(s):
// \clock_100hz|Add0~38_combout  = (\clock_100hz|counter [20] & (!\clock_100hz|Add0~37 )) # (!\clock_100hz|counter [20] & ((\clock_100hz|Add0~37 ) # (GND)))
// \clock_100hz|Add0~39  = CARRY((!\clock_100hz|Add0~37 ) # (!\clock_100hz|counter [20]))

	.dataa(gnd),
	.datab(\clock_100hz|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~37 ),
	.combout(\clock_100hz|Add0~38_combout ),
	.cout(\clock_100hz|Add0~39 ));
// synopsys translate_off
defparam \clock_100hz|Add0~38 .lut_mask = 16'h3C3F;
defparam \clock_100hz|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N15
dffeas \clock_100hz|counter[20] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[20] .is_wysiwyg = "true";
defparam \clock_100hz|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N16
cycloneive_lcell_comb \clock_100hz|Add0~40 (
// Equation(s):
// \clock_100hz|Add0~40_combout  = (\clock_100hz|counter [21] & (\clock_100hz|Add0~39  $ (GND))) # (!\clock_100hz|counter [21] & (!\clock_100hz|Add0~39  & VCC))
// \clock_100hz|Add0~41  = CARRY((\clock_100hz|counter [21] & !\clock_100hz|Add0~39 ))

	.dataa(gnd),
	.datab(\clock_100hz|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~39 ),
	.combout(\clock_100hz|Add0~40_combout ),
	.cout(\clock_100hz|Add0~41 ));
// synopsys translate_off
defparam \clock_100hz|Add0~40 .lut_mask = 16'hC30C;
defparam \clock_100hz|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N17
dffeas \clock_100hz|counter[21] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[21] .is_wysiwyg = "true";
defparam \clock_100hz|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N18
cycloneive_lcell_comb \clock_100hz|Add0~42 (
// Equation(s):
// \clock_100hz|Add0~42_combout  = (\clock_100hz|counter [22] & (!\clock_100hz|Add0~41 )) # (!\clock_100hz|counter [22] & ((\clock_100hz|Add0~41 ) # (GND)))
// \clock_100hz|Add0~43  = CARRY((!\clock_100hz|Add0~41 ) # (!\clock_100hz|counter [22]))

	.dataa(gnd),
	.datab(\clock_100hz|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~41 ),
	.combout(\clock_100hz|Add0~42_combout ),
	.cout(\clock_100hz|Add0~43 ));
// synopsys translate_off
defparam \clock_100hz|Add0~42 .lut_mask = 16'h3C3F;
defparam \clock_100hz|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N19
dffeas \clock_100hz|counter[22] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[22] .is_wysiwyg = "true";
defparam \clock_100hz|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N20
cycloneive_lcell_comb \clock_100hz|Add0~44 (
// Equation(s):
// \clock_100hz|Add0~44_combout  = (\clock_100hz|counter [23] & (\clock_100hz|Add0~43  $ (GND))) # (!\clock_100hz|counter [23] & (!\clock_100hz|Add0~43  & VCC))
// \clock_100hz|Add0~45  = CARRY((\clock_100hz|counter [23] & !\clock_100hz|Add0~43 ))

	.dataa(gnd),
	.datab(\clock_100hz|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~43 ),
	.combout(\clock_100hz|Add0~44_combout ),
	.cout(\clock_100hz|Add0~45 ));
// synopsys translate_off
defparam \clock_100hz|Add0~44 .lut_mask = 16'hC30C;
defparam \clock_100hz|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N21
dffeas \clock_100hz|counter[23] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[23] .is_wysiwyg = "true";
defparam \clock_100hz|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N22
cycloneive_lcell_comb \clock_100hz|Add0~46 (
// Equation(s):
// \clock_100hz|Add0~46_combout  = (\clock_100hz|counter [24] & (!\clock_100hz|Add0~45 )) # (!\clock_100hz|counter [24] & ((\clock_100hz|Add0~45 ) # (GND)))
// \clock_100hz|Add0~47  = CARRY((!\clock_100hz|Add0~45 ) # (!\clock_100hz|counter [24]))

	.dataa(\clock_100hz|counter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_100hz|Add0~45 ),
	.combout(\clock_100hz|Add0~46_combout ),
	.cout(\clock_100hz|Add0~47 ));
// synopsys translate_off
defparam \clock_100hz|Add0~46 .lut_mask = 16'h5A5F;
defparam \clock_100hz|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N23
dffeas \clock_100hz|counter[24] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[24] .is_wysiwyg = "true";
defparam \clock_100hz|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N24
cycloneive_lcell_comb \clock_100hz|Add0~48 (
// Equation(s):
// \clock_100hz|Add0~48_combout  = \clock_100hz|Add0~47  $ (!\clock_100hz|counter [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_100hz|counter [25]),
	.cin(\clock_100hz|Add0~47 ),
	.combout(\clock_100hz|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|Add0~48 .lut_mask = 16'hF00F;
defparam \clock_100hz|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N25
dffeas \clock_100hz|counter[25] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\clock_100hz|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|counter[25] .is_wysiwyg = "true";
defparam \clock_100hz|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N26
cycloneive_lcell_comb \clock_100hz|Equal0~4 (
// Equation(s):
// \clock_100hz|Equal0~4_combout  = (\clock_100hz|counter [17] & (\clock_100hz|counter [18] & (\clock_100hz|counter [16] & !\clock_100hz|counter [19])))

	.dataa(\clock_100hz|counter [17]),
	.datab(\clock_100hz|counter [18]),
	.datac(\clock_100hz|counter [16]),
	.datad(\clock_100hz|counter [19]),
	.cin(gnd),
	.combout(\clock_100hz|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|Equal0~4 .lut_mask = 16'h0080;
defparam \clock_100hz|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N24
cycloneive_lcell_comb \clock_100hz|Equal0~5 (
// Equation(s):
// \clock_100hz|Equal0~5_combout  = (!\clock_100hz|counter [20] & (!\clock_100hz|counter [22] & (!\clock_100hz|counter [21] & !\clock_100hz|counter [23])))

	.dataa(\clock_100hz|counter [20]),
	.datab(\clock_100hz|counter [22]),
	.datac(\clock_100hz|counter [21]),
	.datad(\clock_100hz|counter [23]),
	.cin(gnd),
	.combout(\clock_100hz|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|Equal0~5 .lut_mask = 16'h0001;
defparam \clock_100hz|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N12
cycloneive_lcell_comb \clock_100hz|Equal0~6 (
// Equation(s):
// \clock_100hz|Equal0~6_combout  = (!\clock_100hz|counter [25] & (!\clock_100hz|counter [24] & (\clock_100hz|Equal0~4_combout  & \clock_100hz|Equal0~5_combout )))

	.dataa(\clock_100hz|counter [25]),
	.datab(\clock_100hz|counter [24]),
	.datac(\clock_100hz|Equal0~4_combout ),
	.datad(\clock_100hz|Equal0~5_combout ),
	.cin(gnd),
	.combout(\clock_100hz|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|Equal0~6 .lut_mask = 16'h1000;
defparam \clock_100hz|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N8
cycloneive_lcell_comb \clock_100hz|Equal0~3 (
// Equation(s):
// \clock_100hz|Equal0~3_combout  = (!\clock_100hz|counter [14] & (!\clock_100hz|counter [12] & (\clock_100hz|counter [15] & \clock_100hz|counter [13])))

	.dataa(\clock_100hz|counter [14]),
	.datab(\clock_100hz|counter [12]),
	.datac(\clock_100hz|counter [15]),
	.datad(\clock_100hz|counter [13]),
	.cin(gnd),
	.combout(\clock_100hz|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|Equal0~3 .lut_mask = 16'h1000;
defparam \clock_100hz|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N2
cycloneive_lcell_comb \clock_100hz|Equal0~2 (
// Equation(s):
// \clock_100hz|Equal0~2_combout  = (!\clock_100hz|counter [10] & (!\clock_100hz|counter [11] & (\clock_100hz|counter [8] & !\clock_100hz|counter [9])))

	.dataa(\clock_100hz|counter [10]),
	.datab(\clock_100hz|counter [11]),
	.datac(\clock_100hz|counter [8]),
	.datad(\clock_100hz|counter [9]),
	.cin(gnd),
	.combout(\clock_100hz|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|Equal0~2 .lut_mask = 16'h0010;
defparam \clock_100hz|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N0
cycloneive_lcell_comb \clock_100hz|Equal0~0 (
// Equation(s):
// \clock_100hz|Equal0~0_combout  = (\clock_100hz|counter [3] & (!\clock_100hz|counter [7] & (\clock_100hz|counter [4] & \clock_100hz|counter [2])))

	.dataa(\clock_100hz|counter [3]),
	.datab(\clock_100hz|counter [7]),
	.datac(\clock_100hz|counter [4]),
	.datad(\clock_100hz|counter [2]),
	.cin(gnd),
	.combout(\clock_100hz|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|Equal0~0 .lut_mask = 16'h2000;
defparam \clock_100hz|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N16
cycloneive_lcell_comb \clock_100hz|Equal0~1 (
// Equation(s):
// \clock_100hz|Equal0~1_combout  = (!\clock_100hz|counter [6] & (!\clock_100hz|counter [5] & (\clk_200hz|Equal0~0_combout  & \clock_100hz|Equal0~0_combout )))

	.dataa(\clock_100hz|counter [6]),
	.datab(\clock_100hz|counter [5]),
	.datac(\clk_200hz|Equal0~0_combout ),
	.datad(\clock_100hz|Equal0~0_combout ),
	.cin(gnd),
	.combout(\clock_100hz|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|Equal0~1 .lut_mask = 16'h1000;
defparam \clock_100hz|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N10
cycloneive_lcell_comb \clock_100hz|Equal0~7 (
// Equation(s):
// \clock_100hz|Equal0~7_combout  = (\clock_100hz|Equal0~6_combout  & (\clock_100hz|Equal0~3_combout  & (\clock_100hz|Equal0~2_combout  & \clock_100hz|Equal0~1_combout )))

	.dataa(\clock_100hz|Equal0~6_combout ),
	.datab(\clock_100hz|Equal0~3_combout ),
	.datac(\clock_100hz|Equal0~2_combout ),
	.datad(\clock_100hz|Equal0~1_combout ),
	.cin(gnd),
	.combout(\clock_100hz|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|Equal0~7 .lut_mask = 16'h8000;
defparam \clock_100hz|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N18
cycloneive_lcell_comb \clock_100hz|clk_100hz~0 (
// Equation(s):
// \clock_100hz|clk_100hz~0_combout  = \clock_100hz|clk_100hz~q  $ (\clock_100hz|Equal0~7_combout )

	.dataa(gnd),
	.datab(\clock_100hz|clk_100hz~q ),
	.datac(gnd),
	.datad(\clock_100hz|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clock_100hz|clk_100hz~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_100hz|clk_100hz~0 .lut_mask = 16'h33CC;
defparam \clock_100hz|clk_100hz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N15
dffeas \clock_100hz|clk_100hz (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_100hz|clk_100hz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_100hz|clk_100hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_100hz|clk_100hz .is_wysiwyg = "true";
defparam \clock_100hz|clk_100hz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \clock_100hz|clk_100hz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_100hz|clk_100hz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_100hz|clk_100hz~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_100hz|clk_100hz~clkctrl .clock_type = "global clock";
defparam \clock_100hz|clk_100hz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0FF0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \Rdreq~input (
	.i(Rdreq),
	.ibar(gnd),
	.o(\Rdreq~input_o ));
// synopsys translate_off
defparam \Rdreq~input .bus_hold = "false";
defparam \Rdreq~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout  & 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q  & !\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hF0D2;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N31
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N7
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N1
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N13
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N25
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [1])

	.dataa(gnd),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 16'h33CC;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q  $ (GND)
// \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~COUT  = CARRY(!\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q )

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~combout ),
	.cout(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0 .lut_mask = 16'hAA55;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0_combout  = !\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0 .lut_mask = 16'h00FF;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout  = (\Rdreq~input_o  & ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ) # 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [1]))))

	.dataa(\Rdreq~input_o ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [1]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2 .lut_mask = 16'hAA28;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N13
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0 (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~COUT ),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|_~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout  = (\Rdreq~input_o  & (\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout  & 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ) # (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ))))

	.dataa(\Rdreq~input_o ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0_combout ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|_~0 .lut_mask = 16'hA080;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q  $ (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0])

	.dataa(gnd),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hC3C3;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N5
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[0] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[0] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q  & (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1] & 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0] & \FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0800;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~7 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~7 .lut_mask = 16'h0FF0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N17
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout  = (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0] & (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1] & 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q  & \FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h1000;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~8 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~8_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3] $ (((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2] & 
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~8 .lut_mask = 16'h5AF0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N27
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3] $ 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2] $ (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1])))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h9669;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N21
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0 (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~4 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~4_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4] $ (((!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3] & \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~4 .lut_mask = 16'hB4F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N11
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~5 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2]) # ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3]) # 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4]))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~5 .lut_mask = 16'hFFBB;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~6 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~6_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5] $ (((!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout  & 
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~6 .lut_mask = 16'hC3F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N25
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout  = (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2] & (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3] & 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4] & \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0100;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~2 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~2_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6] $ (((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5] & 
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~2 .lut_mask = 16'h3CF0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N23
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[7]~3 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[7]~3_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [7] $ (((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6] & 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5] & \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[7]~3 .lut_mask = 16'hD2F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N29
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[7] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[7] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5] $ 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [7] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6])))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N1
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1 (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[8]~1 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [8] $ (((!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6] & 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5] & \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[8]~1 .lut_mask = 16'hE1F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N31
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[8] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[8] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N9
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a2 (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a2 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0~q  $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1~q  $ 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a2~q ))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0~q ),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a2~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h5AA5;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N15
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5 (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1] $ (((\FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout  & 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q  & \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0]))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|_~0_combout ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~0 .lut_mask = 16'h78F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N17
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N5
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N23
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \Wrreq~input (
	.i(Wrreq),
	.ibar(gnd),
	.o(\Wrreq~input_o ));
// synopsys translate_off
defparam \Wrreq~input .bus_hold = "false";
defparam \Wrreq~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N15
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N9
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N3
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N18
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q  & (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q  & \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N16
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout  = (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q  & (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q  & \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 .lut_mask = 16'h0400;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N14
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h5AF0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N15
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N24
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~q  $ (((!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q  & \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'hE1F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N25
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N9
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N3
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N3
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X63_Y43_N23
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N1
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & ((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [8]) # 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [6])))) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [6])) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [8])))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [8]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h9FF9;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N17
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N19
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N27
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0_combout  = !\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N29
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N31
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N13
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X63_Y43_N15
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N25
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & ((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [0] $ 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [3]))) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [3]) # (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [0] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [0]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N1
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N5
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N11
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N29
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N31
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X63_Y43_N5
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N15
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [5] $ 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [2]))) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [2]) # (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [5] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [5]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N31
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q  & \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N9
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N17
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N21
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y43_N7
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X63_Y43_N21
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N7
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N21
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [4] & ((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [7] $ 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7])) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]))) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [4] & 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]) # (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [7] $ (!\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [4]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [7]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hDE7B;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # ((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout  = (\Wrreq~input_o  & ((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [1]))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datab(\Wrreq~input_o ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [1]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hCC48;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N29
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N10
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout  = (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q  & (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q  & \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0400;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N20
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h5AF0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N21
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~7_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q  $ (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N27
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N25
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N11
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a [2]))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h6699;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N5
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N28
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3_combout  = (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q  & (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q  & \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h4000;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N22
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N23
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N26
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q  & \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N27
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N4
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout  = (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q  & (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q  & !\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0004;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N6
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout  & \FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h2000;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N13
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N19
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N13
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N7
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X63_Y44_N27
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N23
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N0
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N1
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X63_Y44_N23
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [2] $ 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2])) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [5]))) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [5]) # (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [2] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [2]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N21
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N27
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N13
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N19
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N17
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X63_Y44_N25
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [6])) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [8]))) # 
// (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [8]) # (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [6]))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [8]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N25
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N14
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N15
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X63_Y44_N9
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N3
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N27
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder .lut_mask = 16'hF0F0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N15
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [0] & ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [3] $ 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]))) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [0] & 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]) # (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [3] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [0]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [3]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N3
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N1
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X63_Y44_N11
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N11
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N29
dffeas \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.d(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [7] & ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [4] $ 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]))) # (!\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [7] & 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]) # (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [4] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]))))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [7]),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [4]),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout  = (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # ((\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'hFFFE;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ) # (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [1] 
// $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]))

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g [1]),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 16'hBBEE;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [1]))

	.dataa(gnd),
	.datab(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 16'hCFFC;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneive_lcell_comb \uart_baud|Add0~0 (
// Equation(s):
// \uart_baud|Add0~0_combout  = \uart_baud|tx_acc [0] $ (VCC)
// \uart_baud|Add0~1  = CARRY(\uart_baud|tx_acc [0])

	.dataa(\uart_baud|tx_acc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_baud|Add0~0_combout ),
	.cout(\uart_baud|Add0~1 ));
// synopsys translate_off
defparam \uart_baud|Add0~0 .lut_mask = 16'h55AA;
defparam \uart_baud|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N16
cycloneive_lcell_comb \uart_baud|Add0~2 (
// Equation(s):
// \uart_baud|Add0~2_combout  = (\uart_baud|tx_acc [1] & (!\uart_baud|Add0~1 )) # (!\uart_baud|tx_acc [1] & ((\uart_baud|Add0~1 ) # (GND)))
// \uart_baud|Add0~3  = CARRY((!\uart_baud|Add0~1 ) # (!\uart_baud|tx_acc [1]))

	.dataa(\uart_baud|tx_acc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_baud|Add0~1 ),
	.combout(\uart_baud|Add0~2_combout ),
	.cout(\uart_baud|Add0~3 ));
// synopsys translate_off
defparam \uart_baud|Add0~2 .lut_mask = 16'h5A5F;
defparam \uart_baud|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N10
cycloneive_lcell_comb \uart_baud|tx_acc~2 (
// Equation(s):
// \uart_baud|tx_acc~2_combout  = (\uart_baud|Add0~2_combout  & (((!\uart_baud|Equal1~0_combout ) # (!\uart_baud|tx_acc [8])) # (!\uart_baud|Equal0~0_combout )))

	.dataa(\uart_baud|Equal0~0_combout ),
	.datab(\uart_baud|tx_acc [8]),
	.datac(\uart_baud|Equal1~0_combout ),
	.datad(\uart_baud|Add0~2_combout ),
	.cin(gnd),
	.combout(\uart_baud|tx_acc~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|tx_acc~2 .lut_mask = 16'h7F00;
defparam \uart_baud|tx_acc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N11
dffeas \uart_baud|tx_acc[1] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_baud|tx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_baud|tx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_baud|tx_acc[1] .is_wysiwyg = "true";
defparam \uart_baud|tx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N18
cycloneive_lcell_comb \uart_baud|Add0~4 (
// Equation(s):
// \uart_baud|Add0~4_combout  = (\uart_baud|tx_acc [2] & (\uart_baud|Add0~3  $ (GND))) # (!\uart_baud|tx_acc [2] & (!\uart_baud|Add0~3  & VCC))
// \uart_baud|Add0~5  = CARRY((\uart_baud|tx_acc [2] & !\uart_baud|Add0~3 ))

	.dataa(gnd),
	.datab(\uart_baud|tx_acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_baud|Add0~3 ),
	.combout(\uart_baud|Add0~4_combout ),
	.cout(\uart_baud|Add0~5 ));
// synopsys translate_off
defparam \uart_baud|Add0~4 .lut_mask = 16'hC30C;
defparam \uart_baud|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N19
dffeas \uart_baud|tx_acc[2] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_baud|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_baud|tx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_baud|tx_acc[2] .is_wysiwyg = "true";
defparam \uart_baud|tx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N20
cycloneive_lcell_comb \uart_baud|Add0~6 (
// Equation(s):
// \uart_baud|Add0~6_combout  = (\uart_baud|tx_acc [3] & (!\uart_baud|Add0~5 )) # (!\uart_baud|tx_acc [3] & ((\uart_baud|Add0~5 ) # (GND)))
// \uart_baud|Add0~7  = CARRY((!\uart_baud|Add0~5 ) # (!\uart_baud|tx_acc [3]))

	.dataa(gnd),
	.datab(\uart_baud|tx_acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_baud|Add0~5 ),
	.combout(\uart_baud|Add0~6_combout ),
	.cout(\uart_baud|Add0~7 ));
// synopsys translate_off
defparam \uart_baud|Add0~6 .lut_mask = 16'h3C3F;
defparam \uart_baud|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N21
dffeas \uart_baud|tx_acc[3] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_baud|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_baud|tx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_baud|tx_acc[3] .is_wysiwyg = "true";
defparam \uart_baud|tx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N22
cycloneive_lcell_comb \uart_baud|Add0~8 (
// Equation(s):
// \uart_baud|Add0~8_combout  = (\uart_baud|tx_acc [4] & (\uart_baud|Add0~7  $ (GND))) # (!\uart_baud|tx_acc [4] & (!\uart_baud|Add0~7  & VCC))
// \uart_baud|Add0~9  = CARRY((\uart_baud|tx_acc [4] & !\uart_baud|Add0~7 ))

	.dataa(gnd),
	.datab(\uart_baud|tx_acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_baud|Add0~7 ),
	.combout(\uart_baud|Add0~8_combout ),
	.cout(\uart_baud|Add0~9 ));
// synopsys translate_off
defparam \uart_baud|Add0~8 .lut_mask = 16'hC30C;
defparam \uart_baud|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N4
cycloneive_lcell_comb \uart_baud|tx_acc~1 (
// Equation(s):
// \uart_baud|tx_acc~1_combout  = (\uart_baud|Add0~8_combout  & (((!\uart_baud|Equal1~0_combout ) # (!\uart_baud|tx_acc [8])) # (!\uart_baud|Equal0~0_combout )))

	.dataa(\uart_baud|Equal0~0_combout ),
	.datab(\uart_baud|tx_acc [8]),
	.datac(\uart_baud|Add0~8_combout ),
	.datad(\uart_baud|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_baud|tx_acc~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|tx_acc~1 .lut_mask = 16'h70F0;
defparam \uart_baud|tx_acc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N5
dffeas \uart_baud|tx_acc[4] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_baud|tx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_baud|tx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_baud|tx_acc[4] .is_wysiwyg = "true";
defparam \uart_baud|tx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N24
cycloneive_lcell_comb \uart_baud|Add0~10 (
// Equation(s):
// \uart_baud|Add0~10_combout  = (\uart_baud|tx_acc [5] & (!\uart_baud|Add0~9 )) # (!\uart_baud|tx_acc [5] & ((\uart_baud|Add0~9 ) # (GND)))
// \uart_baud|Add0~11  = CARRY((!\uart_baud|Add0~9 ) # (!\uart_baud|tx_acc [5]))

	.dataa(gnd),
	.datab(\uart_baud|tx_acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_baud|Add0~9 ),
	.combout(\uart_baud|Add0~10_combout ),
	.cout(\uart_baud|Add0~11 ));
// synopsys translate_off
defparam \uart_baud|Add0~10 .lut_mask = 16'h3C3F;
defparam \uart_baud|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N0
cycloneive_lcell_comb \uart_baud|tx_acc~3 (
// Equation(s):
// \uart_baud|tx_acc~3_combout  = (\uart_baud|Add0~10_combout  & (((!\uart_baud|Equal1~0_combout ) # (!\uart_baud|tx_acc [8])) # (!\uart_baud|Equal0~0_combout )))

	.dataa(\uart_baud|Equal0~0_combout ),
	.datab(\uart_baud|tx_acc [8]),
	.datac(\uart_baud|Equal1~0_combout ),
	.datad(\uart_baud|Add0~10_combout ),
	.cin(gnd),
	.combout(\uart_baud|tx_acc~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|tx_acc~3 .lut_mask = 16'h7F00;
defparam \uart_baud|tx_acc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N1
dffeas \uart_baud|tx_acc[5] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_baud|tx_acc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_baud|tx_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_baud|tx_acc[5] .is_wysiwyg = "true";
defparam \uart_baud|tx_acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N26
cycloneive_lcell_comb \uart_baud|Add0~12 (
// Equation(s):
// \uart_baud|Add0~12_combout  = (\uart_baud|tx_acc [6] & (\uart_baud|Add0~11  $ (GND))) # (!\uart_baud|tx_acc [6] & (!\uart_baud|Add0~11  & VCC))
// \uart_baud|Add0~13  = CARRY((\uart_baud|tx_acc [6] & !\uart_baud|Add0~11 ))

	.dataa(\uart_baud|tx_acc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_baud|Add0~11 ),
	.combout(\uart_baud|Add0~12_combout ),
	.cout(\uart_baud|Add0~13 ));
// synopsys translate_off
defparam \uart_baud|Add0~12 .lut_mask = 16'hA50A;
defparam \uart_baud|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N27
dffeas \uart_baud|tx_acc[6] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_baud|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_baud|tx_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_baud|tx_acc[6] .is_wysiwyg = "true";
defparam \uart_baud|tx_acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneive_lcell_comb \uart_baud|Add0~14 (
// Equation(s):
// \uart_baud|Add0~14_combout  = (\uart_baud|tx_acc [7] & (!\uart_baud|Add0~13 )) # (!\uart_baud|tx_acc [7] & ((\uart_baud|Add0~13 ) # (GND)))
// \uart_baud|Add0~15  = CARRY((!\uart_baud|Add0~13 ) # (!\uart_baud|tx_acc [7]))

	.dataa(gnd),
	.datab(\uart_baud|tx_acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_baud|Add0~13 ),
	.combout(\uart_baud|Add0~14_combout ),
	.cout(\uart_baud|Add0~15 ));
// synopsys translate_off
defparam \uart_baud|Add0~14 .lut_mask = 16'h3C3F;
defparam \uart_baud|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N2
cycloneive_lcell_comb \uart_baud|tx_acc~4 (
// Equation(s):
// \uart_baud|tx_acc~4_combout  = (\uart_baud|Add0~14_combout  & (((!\uart_baud|Equal1~0_combout ) # (!\uart_baud|tx_acc [8])) # (!\uart_baud|Equal0~0_combout )))

	.dataa(\uart_baud|Equal0~0_combout ),
	.datab(\uart_baud|tx_acc [8]),
	.datac(\uart_baud|Equal1~0_combout ),
	.datad(\uart_baud|Add0~14_combout ),
	.cin(gnd),
	.combout(\uart_baud|tx_acc~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|tx_acc~4 .lut_mask = 16'h7F00;
defparam \uart_baud|tx_acc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N3
dffeas \uart_baud|tx_acc[7] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_baud|tx_acc~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_baud|tx_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_baud|tx_acc[7] .is_wysiwyg = "true";
defparam \uart_baud|tx_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N16
cycloneive_lcell_comb \uart_baud|Equal1~0 (
// Equation(s):
// \uart_baud|Equal1~0_combout  = (\uart_baud|tx_acc [7] & (\uart_baud|tx_acc [1] & (\uart_baud|tx_acc [5] & \uart_baud|tx_acc [4])))

	.dataa(\uart_baud|tx_acc [7]),
	.datab(\uart_baud|tx_acc [1]),
	.datac(\uart_baud|tx_acc [5]),
	.datad(\uart_baud|tx_acc [4]),
	.cin(gnd),
	.combout(\uart_baud|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|Equal1~0 .lut_mask = 16'h8000;
defparam \uart_baud|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N12
cycloneive_lcell_comb \uart_baud|tx_acc~0 (
// Equation(s):
// \uart_baud|tx_acc~0_combout  = (\uart_baud|Add0~0_combout  & (((!\uart_baud|tx_acc [8]) # (!\uart_baud|Equal1~0_combout )) # (!\uart_baud|Equal0~0_combout )))

	.dataa(\uart_baud|Equal0~0_combout ),
	.datab(\uart_baud|Add0~0_combout ),
	.datac(\uart_baud|Equal1~0_combout ),
	.datad(\uart_baud|tx_acc [8]),
	.cin(gnd),
	.combout(\uart_baud|tx_acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|tx_acc~0 .lut_mask = 16'h4CCC;
defparam \uart_baud|tx_acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N13
dffeas \uart_baud|tx_acc[0] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_baud|tx_acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_baud|tx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_baud|tx_acc[0] .is_wysiwyg = "true";
defparam \uart_baud|tx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N6
cycloneive_lcell_comb \uart_baud|Equal0~0 (
// Equation(s):
// \uart_baud|Equal0~0_combout  = (!\uart_baud|tx_acc [0] & (!\uart_baud|tx_acc [3] & (!\uart_baud|tx_acc [6] & !\uart_baud|tx_acc [2])))

	.dataa(\uart_baud|tx_acc [0]),
	.datab(\uart_baud|tx_acc [3]),
	.datac(\uart_baud|tx_acc [6]),
	.datad(\uart_baud|tx_acc [2]),
	.cin(gnd),
	.combout(\uart_baud|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|Equal0~0 .lut_mask = 16'h0001;
defparam \uart_baud|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N30
cycloneive_lcell_comb \uart_baud|Add0~16 (
// Equation(s):
// \uart_baud|Add0~16_combout  = \uart_baud|Add0~15  $ (!\uart_baud|tx_acc [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_baud|tx_acc [8]),
	.cin(\uart_baud|Add0~15 ),
	.combout(\uart_baud|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|Add0~16 .lut_mask = 16'hF00F;
defparam \uart_baud|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N8
cycloneive_lcell_comb \uart_baud|tx_acc~5 (
// Equation(s):
// \uart_baud|tx_acc~5_combout  = (\uart_baud|Add0~16_combout  & (((!\uart_baud|tx_acc [8]) # (!\uart_baud|Equal1~0_combout )) # (!\uart_baud|Equal0~0_combout )))

	.dataa(\uart_baud|Equal0~0_combout ),
	.datab(\uart_baud|Equal1~0_combout ),
	.datac(\uart_baud|tx_acc [8]),
	.datad(\uart_baud|Add0~16_combout ),
	.cin(gnd),
	.combout(\uart_baud|tx_acc~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|tx_acc~5 .lut_mask = 16'h7F00;
defparam \uart_baud|tx_acc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N9
dffeas \uart_baud|tx_acc[8] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_baud|tx_acc~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_baud|tx_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_baud|tx_acc[8] .is_wysiwyg = "true";
defparam \uart_baud|tx_acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N4
cycloneive_lcell_comb \uart_baud|Equal0~1 (
// Equation(s):
// \uart_baud|Equal0~1_combout  = (!\uart_baud|tx_acc [7] & (!\uart_baud|tx_acc [5] & (!\uart_baud|tx_acc [1] & !\uart_baud|tx_acc [4])))

	.dataa(\uart_baud|tx_acc [7]),
	.datab(\uart_baud|tx_acc [5]),
	.datac(\uart_baud|tx_acc [1]),
	.datad(\uart_baud|tx_acc [4]),
	.cin(gnd),
	.combout(\uart_baud|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|Equal0~1 .lut_mask = 16'h0001;
defparam \uart_baud|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N30
cycloneive_lcell_comb \uart_baud|Equal0~2 (
// Equation(s):
// \uart_baud|Equal0~2_combout  = (!\uart_baud|tx_acc [8] & (\uart_baud|Equal0~1_combout  & \uart_baud|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\uart_baud|tx_acc [8]),
	.datac(\uart_baud|Equal0~1_combout ),
	.datad(\uart_baud|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_baud|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_baud|Equal0~2 .lut_mask = 16'h3000;
defparam \uart_baud|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \Wr_en~input (
	.i(Wr_en),
	.ibar(gnd),
	.o(\Wr_en~input_o ));
// synopsys translate_off
defparam \Wr_en~input .bus_hold = "false";
defparam \Wr_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N26
cycloneive_lcell_comb \uart_Tx|Selector0~0 (
// Equation(s):
// \uart_Tx|Selector0~0_combout  = (\Wr_en~input_o  & (\uart_Tx|state.TX_STATE_IDLE~q  & ((!\uart_baud|Equal0~2_combout ) # (!\uart_Tx|state.TX_STATE_STOP~q )))) # (!\Wr_en~input_o  & (((!\uart_baud|Equal0~2_combout )) # (!\uart_Tx|state.TX_STATE_STOP~q )))

	.dataa(\Wr_en~input_o ),
	.datab(\uart_Tx|state.TX_STATE_STOP~q ),
	.datac(\uart_Tx|state.TX_STATE_IDLE~q ),
	.datad(\uart_baud|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uart_Tx|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector0~0 .lut_mask = 16'h31F5;
defparam \uart_Tx|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N27
dffeas \uart_Tx|state.TX_STATE_IDLE (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|state.TX_STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|state.TX_STATE_IDLE .is_wysiwyg = "true";
defparam \uart_Tx|state.TX_STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N22
cycloneive_lcell_comb \uart_Tx|data[7]~0 (
// Equation(s):
// \uart_Tx|data[7]~0_combout  = (!\uart_Tx|state.TX_STATE_IDLE~q  & !\Wr_en~input_o )

	.dataa(\uart_Tx|state.TX_STATE_IDLE~q ),
	.datab(gnd),
	.datac(\Wr_en~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_Tx|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|data[7]~0 .lut_mask = 16'h0505;
defparam \uart_Tx|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N6
cycloneive_lcell_comb \uart_Tx|bit_pos[1]~0 (
// Equation(s):
// \uart_Tx|bit_pos[1]~0_combout  = (!\uart_Tx|data[7]~0_combout  & (((\uart_Tx|Selector3~1_combout ) # (!\uart_baud|Equal0~2_combout )) # (!\uart_Tx|state.TX_STATE_DATA~q )))

	.dataa(\uart_Tx|data[7]~0_combout ),
	.datab(\uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\uart_baud|Equal0~2_combout ),
	.datad(\uart_Tx|Selector3~1_combout ),
	.cin(gnd),
	.combout(\uart_Tx|bit_pos[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|bit_pos[1]~0 .lut_mask = 16'h5515;
defparam \uart_Tx|bit_pos[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \uart_Tx|bit_pos[0]~2 (
// Equation(s):
// \uart_Tx|bit_pos[0]~2_combout  = (\uart_Tx|bit_pos [0] & ((\uart_Tx|bit_pos[1]~0_combout ))) # (!\uart_Tx|bit_pos [0] & (\uart_Tx|state.TX_STATE_DATA~q  & !\uart_Tx|bit_pos[1]~0_combout ))

	.dataa(gnd),
	.datab(\uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\uart_Tx|bit_pos [0]),
	.datad(\uart_Tx|bit_pos[1]~0_combout ),
	.cin(gnd),
	.combout(\uart_Tx|bit_pos[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|bit_pos[0]~2 .lut_mask = 16'hF00C;
defparam \uart_Tx|bit_pos[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N11
dffeas \uart_Tx|bit_pos[0] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|bit_pos[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|bit_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|bit_pos[0] .is_wysiwyg = "true";
defparam \uart_Tx|bit_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N14
cycloneive_lcell_comb \uart_Tx|bit_pos[1]~1 (
// Equation(s):
// \uart_Tx|bit_pos[1]~1_combout  = (\uart_Tx|bit_pos[1]~0_combout  & (((\uart_Tx|bit_pos [1])))) # (!\uart_Tx|bit_pos[1]~0_combout  & (\uart_Tx|state.TX_STATE_DATA~q  & (\uart_Tx|bit_pos [0] $ (\uart_Tx|bit_pos [1]))))

	.dataa(\uart_Tx|bit_pos [0]),
	.datab(\uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\uart_Tx|bit_pos [1]),
	.datad(\uart_Tx|bit_pos[1]~0_combout ),
	.cin(gnd),
	.combout(\uart_Tx|bit_pos[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|bit_pos[1]~1 .lut_mask = 16'hF048;
defparam \uart_Tx|bit_pos[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N15
dffeas \uart_Tx|bit_pos[1] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|bit_pos[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|bit_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|bit_pos[1] .is_wysiwyg = "true";
defparam \uart_Tx|bit_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \uart_Tx|Add0~0 (
// Equation(s):
// \uart_Tx|Add0~0_combout  = \uart_Tx|bit_pos [2] $ (((\uart_Tx|bit_pos [0] & \uart_Tx|bit_pos [1])))

	.dataa(\uart_Tx|bit_pos [0]),
	.datab(\uart_Tx|bit_pos [2]),
	.datac(\uart_Tx|bit_pos [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_Tx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Add0~0 .lut_mask = 16'h6C6C;
defparam \uart_Tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \uart_Tx|bit_pos[2]~3 (
// Equation(s):
// \uart_Tx|bit_pos[2]~3_combout  = (\uart_Tx|bit_pos[1]~0_combout  & (((\uart_Tx|bit_pos [2])))) # (!\uart_Tx|bit_pos[1]~0_combout  & (\uart_Tx|Add0~0_combout  & (\uart_Tx|state.TX_STATE_DATA~q )))

	.dataa(\uart_Tx|Add0~0_combout ),
	.datab(\uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\uart_Tx|bit_pos [2]),
	.datad(\uart_Tx|bit_pos[1]~0_combout ),
	.cin(gnd),
	.combout(\uart_Tx|bit_pos[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|bit_pos[2]~3 .lut_mask = 16'hF088;
defparam \uart_Tx|bit_pos[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N9
dffeas \uart_Tx|bit_pos[2] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|bit_pos[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|bit_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|bit_pos[2] .is_wysiwyg = "true";
defparam \uart_Tx|bit_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \uart_Tx|Selector3~1 (
// Equation(s):
// \uart_Tx|Selector3~1_combout  = (\uart_Tx|bit_pos [1] & (\uart_Tx|bit_pos [2] & \uart_Tx|bit_pos [0]))

	.dataa(gnd),
	.datab(\uart_Tx|bit_pos [1]),
	.datac(\uart_Tx|bit_pos [2]),
	.datad(\uart_Tx|bit_pos [0]),
	.cin(gnd),
	.combout(\uart_Tx|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector3~1 .lut_mask = 16'hC000;
defparam \uart_Tx|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \uart_Tx|Selector3~2 (
// Equation(s):
// \uart_Tx|Selector3~2_combout  = (\uart_Tx|state.TX_STATE_DATA~q  & (\uart_Tx|Selector3~1_combout  & \uart_baud|Equal0~2_combout ))

	.dataa(\uart_Tx|state.TX_STATE_DATA~q ),
	.datab(\uart_Tx|Selector3~1_combout ),
	.datac(\uart_baud|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_Tx|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector3~2 .lut_mask = 16'h8080;
defparam \uart_Tx|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N28
cycloneive_lcell_comb \uart_Tx|Selector1~0 (
// Equation(s):
// \uart_Tx|Selector1~0_combout  = (!\uart_Tx|Selector3~2_combout  & ((\uart_Tx|data[7]~0_combout ) # ((!\uart_baud|Equal0~2_combout  & \uart_Tx|state.TX_STATE_START~q ))))

	.dataa(\uart_baud|Equal0~2_combout ),
	.datab(\uart_Tx|data[7]~0_combout ),
	.datac(\uart_Tx|state.TX_STATE_START~q ),
	.datad(\uart_Tx|Selector3~2_combout ),
	.cin(gnd),
	.combout(\uart_Tx|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector1~0 .lut_mask = 16'h00DC;
defparam \uart_Tx|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N29
dffeas \uart_Tx|state.TX_STATE_START (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|state.TX_STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|state.TX_STATE_START .is_wysiwyg = "true";
defparam \uart_Tx|state.TX_STATE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N2
cycloneive_lcell_comb \uart_Tx|Selector2~1 (
// Equation(s):
// \uart_Tx|Selector2~1_combout  = (\uart_Tx|state.TX_STATE_DATA~q  & (((\uart_Tx|state.TX_STATE_IDLE~q  & !\uart_baud|Equal0~2_combout )) # (!\uart_Tx|Selector3~1_combout )))

	.dataa(\uart_Tx|state.TX_STATE_DATA~q ),
	.datab(\uart_Tx|Selector3~1_combout ),
	.datac(\uart_Tx|state.TX_STATE_IDLE~q ),
	.datad(\uart_baud|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uart_Tx|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector2~1 .lut_mask = 16'h22A2;
defparam \uart_Tx|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N10
cycloneive_lcell_comb \uart_Tx|Selector2~2 (
// Equation(s):
// \uart_Tx|Selector2~2_combout  = (\uart_baud|Equal0~2_combout  & (!\uart_Tx|state.TX_STATE_STOP~q  & ((\uart_Tx|state.TX_STATE_START~q ) # (\uart_Tx|Selector2~1_combout )))) # (!\uart_baud|Equal0~2_combout  & (((\uart_Tx|Selector2~1_combout ))))

	.dataa(\uart_baud|Equal0~2_combout ),
	.datab(\uart_Tx|state.TX_STATE_START~q ),
	.datac(\uart_Tx|state.TX_STATE_STOP~q ),
	.datad(\uart_Tx|Selector2~1_combout ),
	.cin(gnd),
	.combout(\uart_Tx|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector2~2 .lut_mask = 16'h5F08;
defparam \uart_Tx|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N11
dffeas \uart_Tx|state.TX_STATE_DATA (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|state.TX_STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|state.TX_STATE_DATA .is_wysiwyg = "true";
defparam \uart_Tx|state.TX_STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N18
cycloneive_lcell_comb \uart_Tx|Selector3~3 (
// Equation(s):
// \uart_Tx|Selector3~3_combout  = (\uart_baud|Equal0~2_combout  & (\uart_Tx|state.TX_STATE_DATA~q  & (\uart_Tx|Selector3~1_combout ))) # (!\uart_baud|Equal0~2_combout  & (((\uart_Tx|state.TX_STATE_STOP~q ))))

	.dataa(\uart_Tx|state.TX_STATE_DATA~q ),
	.datab(\uart_Tx|Selector3~1_combout ),
	.datac(\uart_Tx|state.TX_STATE_STOP~q ),
	.datad(\uart_baud|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uart_Tx|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector3~3 .lut_mask = 16'h88F0;
defparam \uart_Tx|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N19
dffeas \uart_Tx|state.TX_STATE_STOP (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|state.TX_STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|state.TX_STATE_STOP .is_wysiwyg = "true";
defparam \uart_Tx|state.TX_STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_a[7] (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_a [7] = \FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [8] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [8]),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_a [7]),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_a[7] .lut_mask = 16'h0FF0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell_combout  = !\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell .lut_mask = 16'h0F0F;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_b [8] = \FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [8] $ (\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [7])

	.dataa(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_b[8] .lut_mask = 16'h55AA;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.clk0(\clock_100hz|clk_100hz~clkctrl_outclk ),
	.clk1(\clk_200hz|clk_200hz~clkctrl_outclk ),
	.ena0(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\FIFO|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\motor|data_out [11],\motor|data_out [10],\motor|data_out [9],\motor|data_out [8],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\motor|data_out [5],\motor|data_out [4],\motor|data_out [3],
\motor|data_out [2],\motor|data_out [1],\motor|data_out [0]}),
	.portaaddr({\FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_a [7],\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [6],\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [5],\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [4],
\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [3],\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [2],\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [1],\FIFO|dcfifo_mixed_widths_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\FIFO|dcfifo_mixed_widths_component|auto_generated|ram_address_b [8],\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [6],\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [5],
\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [4],\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [3],\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [2],
\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [1],\FIFO|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a [0],\FIFO|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 8;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ALTSYNCRAM";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 8;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 36;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 255;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 256;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "none";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 18;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N12
cycloneive_lcell_comb \uart_Tx|data[6]~feeder (
// Equation(s):
// \uart_Tx|data[6]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\uart_Tx|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|data[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_Tx|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N13
dffeas \uart_Tx|data[6] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_Tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|data[6] .is_wysiwyg = "true";
defparam \uart_Tx|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N31
dffeas \uart_Tx|data[7] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_Tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|data[7] .is_wysiwyg = "true";
defparam \uart_Tx|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N25
dffeas \uart_Tx|data[4] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_Tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|data[4] .is_wysiwyg = "true";
defparam \uart_Tx|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \uart_Tx|data[5]~feeder (
// Equation(s):
// \uart_Tx|data[5]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\uart_Tx|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|data[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_Tx|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N29
dffeas \uart_Tx|data[5] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_Tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|data[5] .is_wysiwyg = "true";
defparam \uart_Tx|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \uart_Tx|Mux0~0 (
// Equation(s):
// \uart_Tx|Mux0~0_combout  = (\uart_Tx|bit_pos [0] & ((\uart_Tx|bit_pos [1]) # ((\uart_Tx|data [5])))) # (!\uart_Tx|bit_pos [0] & (!\uart_Tx|bit_pos [1] & (\uart_Tx|data [4])))

	.dataa(\uart_Tx|bit_pos [0]),
	.datab(\uart_Tx|bit_pos [1]),
	.datac(\uart_Tx|data [4]),
	.datad(\uart_Tx|data [5]),
	.cin(gnd),
	.combout(\uart_Tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Mux0~0 .lut_mask = 16'hBA98;
defparam \uart_Tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \uart_Tx|Mux0~1 (
// Equation(s):
// \uart_Tx|Mux0~1_combout  = (\uart_Tx|bit_pos [1] & ((\uart_Tx|Mux0~0_combout  & ((\uart_Tx|data [7]))) # (!\uart_Tx|Mux0~0_combout  & (\uart_Tx|data [6])))) # (!\uart_Tx|bit_pos [1] & (((\uart_Tx|Mux0~0_combout ))))

	.dataa(\uart_Tx|data [6]),
	.datab(\uart_Tx|bit_pos [1]),
	.datac(\uart_Tx|data [7]),
	.datad(\uart_Tx|Mux0~0_combout ),
	.cin(gnd),
	.combout(\uart_Tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Mux0~1 .lut_mask = 16'hF388;
defparam \uart_Tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \uart_Tx|data[2]~feeder (
// Equation(s):
// \uart_Tx|data[2]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_Tx|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|data[2]~feeder .lut_mask = 16'hF0F0;
defparam \uart_Tx|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N17
dffeas \uart_Tx|data[2] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_Tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|data[2] .is_wysiwyg = "true";
defparam \uart_Tx|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N3
dffeas \uart_Tx|data[3] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_Tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|data[3] .is_wysiwyg = "true";
defparam \uart_Tx|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \uart_Tx|data[1]~feeder (
// Equation(s):
// \uart_Tx|data[1]~feeder_combout  = \FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_Tx|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|data[1]~feeder .lut_mask = 16'hF0F0;
defparam \uart_Tx|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N23
dffeas \uart_Tx|data[1] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_Tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|data[1] .is_wysiwyg = "true";
defparam \uart_Tx|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N21
dffeas \uart_Tx|data[0] (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_Tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|data[0] .is_wysiwyg = "true";
defparam \uart_Tx|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \uart_Tx|Mux0~2 (
// Equation(s):
// \uart_Tx|Mux0~2_combout  = (\uart_Tx|bit_pos [1] & (((\uart_Tx|bit_pos [0])))) # (!\uart_Tx|bit_pos [1] & ((\uart_Tx|bit_pos [0] & (\uart_Tx|data [1])) # (!\uart_Tx|bit_pos [0] & ((\uart_Tx|data [0])))))

	.dataa(\uart_Tx|data [1]),
	.datab(\uart_Tx|bit_pos [1]),
	.datac(\uart_Tx|data [0]),
	.datad(\uart_Tx|bit_pos [0]),
	.cin(gnd),
	.combout(\uart_Tx|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Mux0~2 .lut_mask = 16'hEE30;
defparam \uart_Tx|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \uart_Tx|Mux0~3 (
// Equation(s):
// \uart_Tx|Mux0~3_combout  = (\uart_Tx|bit_pos [1] & ((\uart_Tx|Mux0~2_combout  & ((\uart_Tx|data [3]))) # (!\uart_Tx|Mux0~2_combout  & (\uart_Tx|data [2])))) # (!\uart_Tx|bit_pos [1] & (((\uart_Tx|Mux0~2_combout ))))

	.dataa(\uart_Tx|data [2]),
	.datab(\uart_Tx|bit_pos [1]),
	.datac(\uart_Tx|data [3]),
	.datad(\uart_Tx|Mux0~2_combout ),
	.cin(gnd),
	.combout(\uart_Tx|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Mux0~3 .lut_mask = 16'hF388;
defparam \uart_Tx|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
cycloneive_lcell_comb \uart_Tx|Selector7~2 (
// Equation(s):
// \uart_Tx|Selector7~2_combout  = (\uart_Tx|state.TX_STATE_DATA~q  & ((\uart_Tx|bit_pos [2] & (\uart_Tx|Mux0~1_combout )) # (!\uart_Tx|bit_pos [2] & ((\uart_Tx|Mux0~3_combout )))))

	.dataa(\uart_Tx|bit_pos [2]),
	.datab(\uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\uart_Tx|Mux0~1_combout ),
	.datad(\uart_Tx|Mux0~3_combout ),
	.cin(gnd),
	.combout(\uart_Tx|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector7~2 .lut_mask = 16'hC480;
defparam \uart_Tx|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N20
cycloneive_lcell_comb \uart_Tx|Selector7~0 (
// Equation(s):
// \uart_Tx|Selector7~0_combout  = (!\uart_baud|Equal0~2_combout  & ((\uart_Tx|state.TX_STATE_START~q ) # (\uart_Tx|state.TX_STATE_DATA~q )))

	.dataa(gnd),
	.datab(\uart_Tx|state.TX_STATE_START~q ),
	.datac(\uart_baud|Equal0~2_combout ),
	.datad(\uart_Tx|state.TX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\uart_Tx|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector7~0 .lut_mask = 16'h0F0C;
defparam \uart_Tx|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N24
cycloneive_lcell_comb \uart_Tx|Selector7~1 (
// Equation(s):
// \uart_Tx|Selector7~1_combout  = (!\uart_Tx|Tx~q  & (((\uart_Tx|state.TX_STATE_STOP~q ) # (\uart_Tx|Selector7~0_combout )) # (!\uart_Tx|state.TX_STATE_IDLE~q )))

	.dataa(\uart_Tx|state.TX_STATE_IDLE~q ),
	.datab(\uart_Tx|state.TX_STATE_STOP~q ),
	.datac(\uart_Tx|Tx~q ),
	.datad(\uart_Tx|Selector7~0_combout ),
	.cin(gnd),
	.combout(\uart_Tx|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector7~1 .lut_mask = 16'h0F0D;
defparam \uart_Tx|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \uart_Tx|Selector7~3 (
// Equation(s):
// \uart_Tx|Selector7~3_combout  = (!\uart_Tx|Selector7~1_combout  & (((!\uart_Tx|state.TX_STATE_STOP~q  & !\uart_Tx|Selector7~2_combout )) # (!\uart_baud|Equal0~2_combout )))

	.dataa(\uart_baud|Equal0~2_combout ),
	.datab(\uart_Tx|state.TX_STATE_STOP~q ),
	.datac(\uart_Tx|Selector7~2_combout ),
	.datad(\uart_Tx|Selector7~1_combout ),
	.cin(gnd),
	.combout(\uart_Tx|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_Tx|Selector7~3 .lut_mask = 16'h0057;
defparam \uart_Tx|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N9
dffeas \uart_Tx|Tx (
	.clk(\mclk~inputclkctrl_outclk ),
	.d(\uart_Tx|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_Tx|Tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_Tx|Tx .is_wysiwyg = "true";
defparam \uart_Tx|Tx .power_up = "low";
// synopsys translate_on

assign servo[0] = \servo[0]~output_o ;

assign pwm = \pwm~output_o ;

assign Data_out[0] = \Data_out[0]~output_o ;

assign Data_out[1] = \Data_out[1]~output_o ;

assign Data_out[2] = \Data_out[2]~output_o ;

assign Data_out[3] = \Data_out[3]~output_o ;

assign Data_out[4] = \Data_out[4]~output_o ;

assign Data_out[5] = \Data_out[5]~output_o ;

assign Data_out[6] = \Data_out[6]~output_o ;

assign Data_out[7] = \Data_out[7]~output_o ;

assign Data_out[8] = \Data_out[8]~output_o ;

assign Data_out[9] = \Data_out[9]~output_o ;

assign Data_out[10] = \Data_out[10]~output_o ;

assign Data_out[11] = \Data_out[11]~output_o ;

assign Data_out[12] = \Data_out[12]~output_o ;

assign Data_out[13] = \Data_out[13]~output_o ;

assign Data_out[14] = \Data_out[14]~output_o ;

assign Data_out[15] = \Data_out[15]~output_o ;

assign Fifo_empty = \Fifo_empty~output_o ;

assign Fifo_full = \Fifo_full~output_o ;

assign Tx = \Tx~output_o ;

assign Tx_busy = \Tx_busy~output_o ;

endmodule
