<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 38</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:8px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:16px;font-family:Times;color:#0860a8;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:7px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page38-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a038.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">2-8&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTEL</p>
<p style="position:absolute;top:45px;left:101px;white-space:nowrap" class="ft02">®</p>
<p style="position:absolute;top:47px;left:112px;white-space:nowrap" class="ft01">&#160;64&#160;AND IA-32&#160;ARCHITECTURES</p>
<p style="position:absolute;top:582px;left:68px;white-space:nowrap" class="ft09">To&#160;ensure a&#160;steady&#160;supply&#160;of instructions and data for&#160;the&#160;instruction execution pipeline, the&#160;P6 processor&#160;microar-<br/>chitecture incorporates two cache levels.&#160;The Level&#160;1 cache provides&#160;an 8-KByte&#160;instruction cache&#160;and an 8-KByte&#160;<br/>data&#160;cache,&#160;both closely coupled&#160;to&#160;the&#160;pipeline.&#160;The&#160;Level&#160;2&#160;cache provides 256-KByte,&#160;512-KByte,&#160;or 1-MByte&#160;<br/>static&#160;RAM that&#160;is coupled to&#160;the core processor through a&#160;full&#160;clock-speed&#160;64-bit cache&#160;bus.<br/>The centerpiece of&#160;the&#160;P6&#160;processor&#160;microarchitecture is&#160;an out-of-order&#160;execution&#160;mechanism called&#160;dynamic&#160;<br/>execution. Dynamic&#160;execution&#160;incorporates&#160;three data-processing&#160;concepts:</p>
<p style="position:absolute;top:694px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:694px;left:93px;white-space:nowrap" class="ft09"><b>Deep branch prediction&#160;</b>allows&#160;the&#160;processor to&#160;decode instructions beyond&#160;branches&#160;to&#160;keep the&#160;instruction&#160;<br/>pipeline&#160;full. The P6 processor family implements&#160;highly&#160;optimized branch prediction&#160;algorithms&#160;to predict&#160;the&#160;<br/>direction of the&#160;instruction.</p>
<p style="position:absolute;top:749px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:750px;left:93px;white-space:nowrap" class="ft09"><b>Dynamic&#160;data&#160;flow analysis</b>&#160;requires real-time&#160;analysis of the&#160;flow of&#160;data through&#160;the processor to&#160;<br/>determine dependencies&#160;and to&#160;detect opportunities for&#160;out-of-order instruction execution. The out-of-order&#160;<br/>execution core&#160;can monitor many&#160;instructions&#160;and execute these instructions in&#160;the order&#160;that best optimizes&#160;<br/>the&#160;use of the&#160;processor’s&#160;multiple execution units, while maintaining&#160;the data&#160;integrity.</p>
<p style="position:absolute;top:821px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:822px;left:93px;white-space:nowrap" class="ft09"><b>Speculative&#160;execution&#160;</b>refers to the&#160;processor’s ability to&#160;execute&#160;instructions&#160;that lie&#160;beyond&#160;a conditional&#160;<br/>branch&#160;that&#160;has not yet been&#160;resolved,&#160;and ultimately&#160;to commit the results&#160;in the&#160;order&#160;of&#160;the original&#160;<br/>instruction stream. To&#160;make&#160;speculative execution possible, the P6 processor microarchitecture decouples the&#160;<br/>dispatch and execution&#160;of instructions from the commitment&#160;of results. The processor’s out-of-order&#160;execution&#160;<br/>core&#160;uses&#160;data-flow analysis to execute&#160;all available&#160;instructions in&#160;the&#160;instruction&#160;pool and&#160;store&#160;the results&#160;in&#160;<br/>temporary registers. The retirement unit then&#160;linearly searches&#160;the&#160;instruction pool for&#160;completed instructions&#160;<br/>that&#160;no&#160;longer&#160;have data dependencies with other&#160;instructions&#160;or unresolved branch predictions. When&#160;<br/>completed instructions are&#160;found,&#160;the retirement&#160;unit commits the&#160;results of&#160;these instructions&#160;to&#160;memory&#160;<br/>and/or the&#160;IA-32&#160;registers (the&#160;processor’s eight general-purpose registers&#160;and eight x87&#160;FPU&#160;data registers)&#160;<br/>in&#160;the&#160;order they were&#160;originally issued and&#160;retires&#160;the instructions from the&#160;instruction&#160;pool.</p>
<p style="position:absolute;top:1021px;left:68px;white-space:nowrap" class="ft06">2.2.2 Intel&#160;</p>
<p style="position:absolute;top:1021px;left:189px;white-space:nowrap" class="ft06">NetBurst</p>
<p style="position:absolute;top:1023px;left:262px;white-space:nowrap" class="ft01">®&#160;</p>
<p style="position:absolute;top:1021px;left:276px;white-space:nowrap" class="ft06">Microarchitecture</p>
<p style="position:absolute;top:1051px;left:68px;white-space:nowrap" class="ft03">The Intel&#160;NetBurst microarchitecture&#160;provides:</p>
<p style="position:absolute;top:545px;left:141px;white-space:nowrap" class="ft07">Figure&#160;2-1. &#160;The P6&#160;Processor Microarchitecture with&#160;Advanced&#160;Transfer Cache Enhancement</p>
<p style="position:absolute;top:228px;left:316px;white-space:nowrap" class="ft00">Bus&#160;Unit</p>
<p style="position:absolute;top:281px;left:294px;white-space:nowrap" class="ft00">2nd Level&#160;Cache</p>
<p style="position:absolute;top:296px;left:301px;white-space:nowrap" class="ft00">On-die, 8-way</p>
<p style="position:absolute;top:281px;left:494px;white-space:nowrap" class="ft00">1st &#160;Level &#160;Cache</p>
<p style="position:absolute;top:296px;left:491px;white-space:nowrap" class="ft00">4-way, low latency</p>
<p style="position:absolute;top:386px;left:277px;white-space:nowrap" class="ft00">Fetch/</p>
<p style="position:absolute;top:401px;left:273px;white-space:nowrap" class="ft00">Decode</p>
<p style="position:absolute;top:365px;left:358px;white-space:nowrap" class="ft00">Execution</p>
<p style="position:absolute;top:379px;left:357px;white-space:nowrap" class="ft00">Instruction</p>
<p style="position:absolute;top:394px;left:367px;white-space:nowrap" class="ft00">Cache</p>
<p style="position:absolute;top:408px;left:357px;white-space:nowrap" class="ft00">Microcode</p>
<p style="position:absolute;top:422px;left:371px;white-space:nowrap" class="ft00">ROM</p>
<p style="position:absolute;top:381px;left:485px;white-space:nowrap" class="ft00">Execution</p>
<p style="position:absolute;top:395px;left:477px;white-space:nowrap" class="ft00">Out-of-Order</p>
<p style="position:absolute;top:410px;left:499px;white-space:nowrap" class="ft00">Core</p>
<p style="position:absolute;top:395px;left:590px;white-space:nowrap" class="ft00">Retirement</p>
<p style="position:absolute;top:478px;left:275px;white-space:nowrap" class="ft00">BTSs/Branch Prediction</p>
<p style="position:absolute;top:162px;left:307px;white-space:nowrap" class="ft00">System Bus</p>
<p style="position:absolute;top:461px;left:468px;white-space:nowrap" class="ft00">Branch &#160;History &#160;Update</p>
<p style="position:absolute;top:206px;left:528px;white-space:nowrap" class="ft00">Frequently &#160;used</p>
<p style="position:absolute;top:233px;left:527px;white-space:nowrap" class="ft00">Less &#160;frequently &#160;used</p>
<p style="position:absolute;top:339px;left:318px;white-space:nowrap" class="ft00">Front End</p>
<p style="position:absolute;top:518px;left:627px;white-space:nowrap" class="ft08">OM16520</p>
</div>
</body>
</html>
