// Generated by CIRCT firtool-1.75.0
module AsyncValidSync_TestHarness_UNIQUIFIED(	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:58:7]
  input  io_in,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:59:14]
  output io_out,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:59:14]
  input  clock,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:63:17]
  input  reset	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:64:17]
);

  AsyncResetSynchronizerShiftReg_w1_d3_i0_1_TestHarness_UNIQUIFIED io_out_source_valid_0(	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_in),
    .io_q  (io_out)
  );	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
endmodule

