GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v'
Analyzing included file 'define.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":724)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":724)
Analyzing included file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\static_macro_define.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":724)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":724)
Analyzing included file 'parameter.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":724)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":724)
Analyzing included file 'define.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":724)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":724)
Analyzing included file 'parameter.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":724)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":724)
Undeclared symbol '**', assumed default net type '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Analyzing Verilog file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v'
Analyzing included file 'define.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v":1)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v":1)
Analyzing included file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\static_macro_define.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v":2)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v":2)
Analyzing included file 'parameter.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v":21)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v":21)
Compiling module 'Color_Filter_Array_Interpolation_Top'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top_wrap.v":3)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
WARN  (EX3073) : Port '**' remains unconnected for this instance("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Extracting RAM for identifier '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Extracting RAM for identifier '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
WARN  (EX3670) : Actual bit length ** differs from formal bit length ** for port '**'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CFA\data\CFA_top.v":0)
NOTE  (EX0101) : Current top module is "Color_Filter_Array_Interpolation_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\remake\src\isp\cfa_interpolation\temp\CFA\cfa_interpolation.vg" completed
Generate template file "D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\remake\src\isp\cfa_interpolation\temp\CFA\cfa_interpolation_tmp.v" completed
[100%] Generate report file "D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\remake\src\isp\cfa_interpolation\temp\CFA\cfa_interpolation_syn.rpt.html" completed
GowinSynthesis finish
