#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 26 23:03:08 2023
# Process ID: 6060
# Current directory: D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.runs/impl_2
# Command line: vivado.exe -log vga_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vga_test.tcl -notrace
# Log file: D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.runs/impl_2/vga_test.vdi
# Journal file: D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.runs/impl_2\vivado.jou
# Running On: Andew-Desktop, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 34116 MB
#-----------------------------------------------------------
source vga_test.tcl -notrace
Command: link_design -top vga_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 876.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 398 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_test' is not ideal for floorplanning, since the cellview 'vga_gradient' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.srcs/constrs_1/new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.srcs/constrs_1/new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.srcs/constrs_1/new/constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.srcs/constrs_1/new/constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.srcs/constrs_1/new/constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.srcs/constrs_1/new/constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.srcs/constrs_1/new/constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.srcs/constrs_1/new/constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.559 . Memory (MB): peak = 1037.355 ; gain = 23.457

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16216cf0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1576.102 ; gain = 538.746

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16216cf0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1905.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1904378f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1905.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f4a61780

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1905.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f4a61780

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1905.895 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10f85cd7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1905.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10f85cd7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1905.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1905.895 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10f85cd7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1905.895 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10f85cd7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1905.895 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10f85cd7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.895 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.895 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10f85cd7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.895 ; gain = 891.996
INFO: [runtcl-4] Executing : report_drc -file vga_test_drc_opted.rpt -pb vga_test_drc_opted.pb -rpx vga_test_drc_opted.rpx
Command: report_drc -file vga_test_drc_opted.rpt -pb vga_test_drc_opted.pb -rpx vga_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.runs/impl_2/vga_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1905.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.runs/impl_2/vga_test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7d94bd61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1905.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 151c2d232

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fcf4962f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.551 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fcf4962f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.553 . Memory (MB): peak = 1905.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1fcf4962f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.558 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1605d2426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.694 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f926d66c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.759 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f926d66c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.765 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1cc6863c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 19 LUTNM shape to break, 3 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 19, total 19, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 20 nets or LUTs. Breaked 19 LUTs, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net vga_sync_unit/h_count_reg_reg[9]_6[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga_sync_unit/A[0]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1905.895 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1905.895 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           19  |              1  |                    20  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            8  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           27  |              1  |                    22  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 237feb792

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.895 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 224021e12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.895 ; gain = 0.000
Phase 2 Global Placement | Checksum: 224021e12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 171bba99d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c8b2b5fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c1688a1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b49e0856

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16a705ec4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19590e049

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fb4ba346

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f106237f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f0693232

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.895 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f0693232

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1df2591f6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.685 | TNS=-135.784 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c518adc1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1905.895 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c518adc1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1905.895 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1df2591f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.895 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.050. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ccbf513c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1910.086 ; gain = 4.191

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1910.086 ; gain = 4.191
Phase 4.1 Post Commit Optimization | Checksum: 1ccbf513c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1910.086 ; gain = 4.191

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ccbf513c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1910.086 ; gain = 4.191

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ccbf513c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1910.086 ; gain = 4.191
Phase 4.3 Placer Reporting | Checksum: 1ccbf513c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1910.086 ; gain = 4.191

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.086 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1910.086 ; gain = 4.191
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c7d7f27e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1910.086 ; gain = 4.191
Ending Placer Task | Checksum: 114f1be6b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1910.086 ; gain = 4.191
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1910.086 ; gain = 4.191
INFO: [runtcl-4] Executing : report_io -file vga_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1910.086 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file vga_test_utilization_placed.rpt -pb vga_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1910.086 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1927.992 ; gain = 17.906
INFO: [Common 17-1381] The checkpoint 'D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.runs/impl_2/vga_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1938.395 ; gain = 10.402
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.18s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1938.395 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.050 | TNS=-129.863 |
Phase 1 Physical Synthesis Initialization | Checksum: 2005bb0b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1938.418 ; gain = 0.023
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.050 | TNS=-129.863 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2005bb0b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1938.418 ; gain = 0.023

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.050 | TNS=-129.863 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_sync_unit/x[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/x[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.037 | TNS=-129.811 |
INFO: [Physopt 32-81] Processed net vga_sync_unit/x[3]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/x[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.033 | TNS=-129.795 |
INFO: [Physopt 32-81] Processed net vga_sync_unit/x[5]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/x[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.010 | TNS=-129.703 |
INFO: [Physopt 32-663] Processed net vga_sync_unit/x[5]_repN_2.  Re-placed instance vga_sync_unit/h_count_reg_reg[5]_replica_2
INFO: [Physopt 32-735] Processed net vga_sync_unit/x[5]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.008 | TNS=-129.695 |
INFO: [Physopt 32-81] Processed net vga_sync_unit/x[5]_repN_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/x[5]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.989 | TNS=-129.619 |
INFO: [Physopt 32-663] Processed net vga_sync_unit/x[5]_repN_3.  Re-placed instance vga_sync_unit/h_count_reg_reg[5]_replica_3
INFO: [Physopt 32-735] Processed net vga_sync_unit/x[5]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.987 | TNS=-129.613 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/x[5]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_8_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_89_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.896 | TNS=-129.046 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_sync_unit/y[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/y[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.893 | TNS=-129.019 |
INFO: [Physopt 32-81] Processed net vga_sync_unit/y[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/y[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.798 | TNS=-127.799 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_211_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_267_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.747 | TNS=-127.550 |
INFO: [Physopt 32-81] Processed net vga_sync_unit/y[3]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/y[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.733 | TNS=-127.459 |
INFO: [Physopt 32-81] Processed net vga_sync_unit/y[3]_repN_3. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_sync_unit/y[3]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-127.423 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/y[3]_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_10_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_125_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-127.423 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_252_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-127.423 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_323_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-127.423 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_405_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-127.423 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_398_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_476_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.715 | TNS=-127.162 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_262_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_gradient_unit/rgb_reg[10]_i_222_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_222_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.704 | TNS=-127.129 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_264_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_gradient_unit/rgb_reg[10]_i_167_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_167_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.701 | TNS=-127.120 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_gradient_unit/rgb_reg[10]_i_168_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_168_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.690 | TNS=-127.087 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_102_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.664 | TNS=-127.009 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_363_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_gradient_unit/rgb_reg[11]_i_363_n_0. Critical path length was reduced through logic transformation on cell vga_gradient_unit/rgb_reg[11]_i_363_comp.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_447_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.649 | TNS=-126.925 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.646 | TNS=-126.913 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_84_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.643 | TNS=-126.901 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_202_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.640 | TNS=-126.889 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_277_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.637 | TNS=-126.877 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_270_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_352_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.636 | TNS=-126.814 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.633 | TNS=-126.805 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[10]_i_166_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[10]_i_166
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_166_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.632 | TNS=-126.787 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_10_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_125_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.629 | TNS=-126.784 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_252_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.627 | TNS=-126.781 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_69_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[11]_i_151_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[11]_i_151
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_151_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.626 | TNS=-126.775 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_323_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.625 | TNS=-126.772 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_gradient_unit/rgb_reg[10]_i_169_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_169_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.625 | TNS=-126.739 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/y[3]_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_10_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[3]_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.623 | TNS=-126.734 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_10_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_405_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.620 | TNS=-126.705 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/x[5]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[3]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[3]_i_358_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[2]_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.614 | TNS=-126.382 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_8_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_89_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_363_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.610 | TNS=-126.370 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_363_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.602 | TNS=-126.346 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_211_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_283_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_216_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.600 | TNS=-126.340 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_367_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.594 | TNS=-126.283 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_476_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.581 | TNS=-126.222 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[11]_i_446_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[11]_i_446
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_446_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.569 | TNS=-126.186 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[11]_i_444_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[11]_i_444
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_444_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.562 | TNS=-126.165 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_288_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[11]_i_371_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[11]_i_371
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_371_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.555 | TNS=-126.144 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_363_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.552 | TNS=-126.126 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[3]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[3]_i_51_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[1]_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[1]_i_45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.549 | TNS=-125.746 |
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[11]_i_363_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[11]_i_363_comp
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_363_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.546 | TNS=-125.737 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_363_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_58_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[10]_i_89_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[10]_i_89
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_89_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.538 | TNS=-125.713 |
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[11]_i_444_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[11]_i_444
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_444_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.536 | TNS=-125.707 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[10]_i_48_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[10]_i_48
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.533 | TNS=-125.698 |
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[11]_i_447_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[11]_i_447_comp
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_447_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.533 | TNS=-125.674 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.525 | TNS=-125.656 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_444_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_220_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[11]_i_150_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[11]_i_150
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_150_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.522 | TNS=-125.650 |
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[11]_i_188_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[11]_i_188
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.516 | TNS=-125.638 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_91_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.516 | TNS=-125.638 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_209_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.516 | TNS=-125.638 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_283_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.515 | TNS=-125.557 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_51_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_479_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_326_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_103_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_243_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.513 | TNS=-125.552 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_215_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.510 | TNS=-125.546 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_100_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg2__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/rgb_reg2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.510 | TNS=-125.546 |
Phase 3 Critical Path Optimization | Checksum: 176870c4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2019.355 ; gain = 80.961

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.510 | TNS=-125.546 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/y[3]_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_10_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_51_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_325_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_479_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_326_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_gradient_unit/rgb_reg[7]_i_39_n_0. Critical path length was reduced through logic transformation on cell vga_gradient_unit/rgb_reg[7]_i_39_comp.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_107_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.507 | TNS=-125.525 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/x[5]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_8_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_89_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[11]_i_363_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[11]_i_363_comp
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_363_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.503 | TNS=-125.521 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net vga_gradient_unit/rgb_reg[10]_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_61_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[10]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[10]_i_75_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[10]_i_75
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_75_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.498 | TNS=-125.514 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_324_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.496 | TNS=-125.505 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[10]_i_75_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.495 | TNS=-125.501 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_253_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.492 | TNS=-125.492 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg2__10_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_sync_unit/h_count_reg_reg[9]_6[6].  Re-placed instance vga_sync_unit/rgb_reg2__5_i_6
INFO: [Physopt 32-735] Processed net vga_sync_unit/h_count_reg_reg[9]_6[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.492 | TNS=-125.441 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_126_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.489 | TNS=-125.303 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_478_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_517_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_gradient_unit/rgb_reg[5]_i_6_n_0. Critical path length was reduced through logic transformation on cell vga_gradient_unit/rgb_reg[5]_i_6_comp.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[5]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.489 | TNS=-125.297 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_88_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[7]_i_58_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[7]_i_58
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.483 | TNS=-125.261 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[7]_i_101_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[7]_i_101
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_101_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.482 | TNS=-125.260 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[7]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_gradient_unit/rgb_reg[7]_i_40_n_0. Critical path length was reduced through logic transformation on cell vga_gradient_unit/rgb_reg[7]_i_40_comp.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.480 | TNS=-125.258 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_108_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[5]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[5]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_100_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[7]_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg2__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_sync_unit/A[8]. Critical path length was reduced through logic transformation on cell vga_sync_unit/rgb_reg2_i_4_comp.
INFO: [Physopt 32-735] Processed net vga_sync_unit/rgb_reg2_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.477 | TNS=-125.164 |
INFO: [Physopt 32-663] Processed net vga_gradient_unit/rgb_reg[7]_i_58_n_0.  Re-placed instance vga_gradient_unit/rgb_reg[7]_i_58
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[7]_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.445 | TNS=-125.026 |
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_317_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_399_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_477_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.442 | TNS=-125.017 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_gradient_unit/rgb_reg[11]_i_406_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.441 | TNS=-124.932 |
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[9]_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/rgb_reg2__5_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg2__9_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/Q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/x[5]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_8_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[11]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_89_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_61_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg[10]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg_reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gradient_unit/rgb_reg2__10_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/h_count_reg_reg[9]_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_sync_unit/rgb_reg2__5_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.441 | TNS=-124.932 |
Phase 4 Critical Path Optimization | Checksum: 176870c4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2127.555 ; gain = 189.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2127.555 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.441 | TNS=-124.932 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.609  |          4.931  |           17  |              0  |                    76  |           0  |           2  |  00:00:05  |
|  Total          |          0.609  |          4.931  |           17  |              0  |                    76  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.555 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1dea7b3c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2127.555 ; gain = 189.160
INFO: [Common 17-83] Releasing license: Implementation
526 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2127.555 ; gain = 199.562
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2150.402 ; gain = 22.848
INFO: [Common 17-1381] The checkpoint 'D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.runs/impl_2/vga_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ab115050 ConstDB: 0 ShapeSum: d66ffbd5 RouteDB: 0
Post Restoration Checksum: NetGraph: 9dea2b4a | NumContArr: 6a4c4c25 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 12140cd1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12140cd1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12140cd1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2243.738 ; gain = 80.207
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 126c37e52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2243.738 ; gain = 80.207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.265| TNS=-122.532| WHS=-0.082 | THS=-0.687 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3123
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3123
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c0a8767f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c0a8767f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2243.738 ; gain = 80.207
Phase 3 Initial Routing | Checksum: 2b4ad74dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3222
 Number of Nodes with overlaps = 1358
 Number of Nodes with overlaps = 720
 Number of Nodes with overlaps = 441
 Number of Nodes with overlaps = 253
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.622| TNS=-136.896| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 136922ca0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 472
 Number of Nodes with overlaps = 431
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.823| TNS=-138.092| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19910ea97

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207
Phase 4 Rip-up And Reroute | Checksum: 19910ea97

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a7712b46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.543| TNS=-136.180| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: ebd738a9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ebd738a9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207
Phase 5 Delay and Skew Optimization | Checksum: ebd738a9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16ae44d2a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.450| TNS=-134.913| WHS=0.177  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16ae44d2a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207
Phase 6 Post Hold Fix | Checksum: 16ae44d2a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.4821 %
  Global Horizontal Routing Utilization  = 2.03345 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 15fbab67e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15fbab67e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a78b849d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.450| TNS=-134.913| WHS=0.177  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a78b849d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 135d4a10d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 80.207

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
544 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2243.738 ; gain = 93.336
INFO: [runtcl-4] Executing : report_drc -file vga_test_drc_routed.rpt -pb vga_test_drc_routed.pb -rpx vga_test_drc_routed.rpx
Command: report_drc -file vga_test_drc_routed.rpt -pb vga_test_drc_routed.pb -rpx vga_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.runs/impl_2/vga_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_test_methodology_drc_routed.rpt -pb vga_test_methodology_drc_routed.pb -rpx vga_test_methodology_drc_routed.rpx
Command: report_methodology -file vga_test_methodology_drc_routed.rpt -pb vga_test_methodology_drc_routed.pb -rpx vga_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.runs/impl_2/vga_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_test_power_routed.rpt -pb vga_test_power_summary_routed.pb -rpx vga_test_power_routed.rpx
Command: report_power -file vga_test_power_routed.rpt -pb vga_test_power_summary_routed.pb -rpx vga_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
554 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_test_route_status.rpt -pb vga_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vga_test_bus_skew_routed.rpt -pb vga_test_bus_skew_routed.pb -rpx vga_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2243.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AD/CU_submission/Hardware_Syn_Lab/ssob/Lab06/Lab06.runs/impl_2/vga_test_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 26 23:04:16 2023...
