Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  4 01:38:02 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                       Path #1                                                                                       |        WorstPath from Dst       |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                               6.250 |                           6.250 |
| Path Delay                |                   0.549 |                                                                                                                                                                              17.016 |                           1.997 |
| Logic Delay               | 0.096(18%)              | 4.377(26%)                                                                                                                                                                          | 0.269(14%)                      |
| Net Delay                 | 0.453(82%)              | 12.639(74%)                                                                                                                                                                         | 1.728(86%)                      |
| Clock Skew                |                  -0.111 |                                                                                                                                                                              -0.022 |                          -0.223 |
| Slack                     |                   5.582 |                                                                                                                                                                             -10.796 |                           3.947 |
| Timing Exception          |                         |                                                                                                                                                                                     |                                 |
| Bounding Box Size         | 1% x 0%                 | 12% x 5%                                                                                                                                                                            | 10% x 11%                       |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                              | (1, 1)                          |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                 338 |                               2 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                   0 |                               0 |
| Fixed Route               |                       0 |                                                                                                                                                                                   0 |                               0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                   0 |                               0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                   0 |                               0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                        | Safely Timed                    |
| Logic Levels              |                       0 |                                                                                                                                                                                  34 |                               1 |
| Routes                    |                       1 |                                                                                                                                                                                  34 |                               2 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 FDRE | FDRE LUT6 SRL16E                |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                            | clk_user                        |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                            | clk_user                        |
| DSP Block                 | None                    | None                                                                                                                                                                                | None                            |
| BRAM                      | None                    | None                                                                                                                                                                                | None                            |
| IO Crossings              |                       0 |                                                                                                                                                                                   0 |                               0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                   0 |                               0 |
| PBlocks                   |                       0 |                                                                                                                                                                                   0 |                               0 |
| High Fanout               |                       3 |                                                                                                                                                                                  46 |                               1 |
| Dont Touch                |                       0 |                                                                                                                                                                                   0 |                               0 |
| Mark Debug                |                       0 |                                                                                                                                                                                   0 |                               0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                              | FDRE/C                          |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                              | SRL16E/D                        |
| Start Point Pin           | sr_p.sr_15[100]/C       | muon_cand_6.pt_0_rep2/C                                                                                                                                                             | roi_ret_8891/C                  |
| End Point Pin             | muon_cand_6.pt_0_rep2/D | roi_ret_8891/D                                                                                                                                                                      | sr_7_7.roi_3_sr_7_14.sector_1/D |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                          Path #2                                                                                         |                                                          WorstPath from Dst                                                         |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                    6.250 |                                                                                                                               6.250 |
| Path Delay                |                   0.549 |                                                                                                                                                                                   16.915 |                                                                                                                              12.077 |
| Logic Delay               | 0.096(18%)              | 4.398(27%)                                                                                                                                                                               | 3.068(26%)                                                                                                                          |
| Net Delay                 | 0.453(82%)              | 12.517(73%)                                                                                                                                                                              | 9.009(74%)                                                                                                                          |
| Clock Skew                |                  -0.111 |                                                                                                                                                                                   -0.121 |                                                                                                                              -0.118 |
| Slack                     |                   5.582 |                                                                                                                                                                                  -10.794 |                                                                                                                              -6.028 |
| Timing Exception          |                         |                                                                                                                                                                                          |                                                                                                                                     |
| Bounding Box Size         | 1% x 0%                 | 11% x 4%                                                                                                                                                                                 | 21% x 3%                                                                                                                            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                   | (0, 0)                                                                                                                              |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                      332 |                                                                                                                                 217 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                        0 |                                                                                                                                   0 |
| Fixed Route               |                       0 |                                                                                                                                                                                        0 |                                                                                                                                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                        0 |                                                                                                                                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                        0 |                                                                                                                                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                        |
| Logic Levels              |                       0 |                                                                                                                                                                                       35 |                                                                                                                                  24 |
| Routes                    |                       1 |                                                                                                                                                                                       35 |                                                                                                                                  25 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                 | clk_user                                                                                                                            |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                 | clk_user                                                                                                                            |
| DSP Block                 | None                    | None                                                                                                                                                                                     | None                                                                                                                                |
| BRAM                      | None                    | None                                                                                                                                                                                     | None                                                                                                                                |
| IO Crossings              |                       0 |                                                                                                                                                                                        0 |                                                                                                                                   0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                        0 |                                                                                                                                   0 |
| PBlocks                   |                       0 |                                                                                                                                                                                        0 |                                                                                                                                   0 |
| High Fanout               |                       3 |                                                                                                                                                                                       46 |                                                                                                                                  51 |
| Dont Touch                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                   0 |
| Mark Debug                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                   | SRL16E/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[100]/C       | muon_cand_6.pt_0_rep2/C                                                                                                                                                                  | sector_ret_12275/C                                                                                                                  |
| End Point Pin             | muon_cand_6.pt_0_rep2/D | sector_ret_12275/D                                                                                                                                                                       | sr_7_14.pt_sr_7_14.sector_1/D                                                                                                       |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                       Path #3                                                                                       |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |                   0.549 |                                                                                                                                                                              16.906 |                                                                                                                                                                                             16.261 |
| Logic Delay               | 0.096(18%)              | 4.462(27%)                                                                                                                                                                          | 4.492(28%)                                                                                                                                                                                         |
| Net Delay                 | 0.453(82%)              | 12.444(73%)                                                                                                                                                                         | 11.769(72%)                                                                                                                                                                                        |
| Clock Skew                |                  -0.111 |                                                                                                                                                                              -0.129 |                                                                                                                                                                                             -0.016 |
| Slack                     |                   5.582 |                                                                                                                                                                             -10.793 |                                                                                                                                                                                            -10.035 |
| Timing Exception          |                         |                                                                                                                                                                                     |                                                                                                                                                                                                    |
| Bounding Box Size         | 1% x 0%                 | 11% x 4%                                                                                                                                                                            | 23% x 2%                                                                                                                                                                                           |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                              | (1, 1)                                                                                                                                                                                             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                 327 |                                                                                                                                                                                                257 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                       0 |                                                                                                                                                                                  34 |                                                                                                                                                                                                 37 |
| Routes                    |                       1 |                                                                                                                                                                                  34 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                               |
| BRAM                      | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                               |
| IO Crossings              |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                  46 |                                                                                                                                                                                                 52 |
| Dont Touch                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[100]/C       | muon_cand_6.pt_0_rep2/C                                                                                                                                                             | sector_ret_17678/C                                                                                                                                                                                 |
| End Point Pin             | muon_cand_6.pt_0_rep2/D | sector_ret_17678/D                                                                                                                                                                  | roi_ret_9691/D                                                                                                                                                                                     |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                          Path #4                                                                                         |                                                                                     WorstPath from Dst                                                                                     |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                                      6.250 |
| Path Delay                |                   0.549 |                                                                                                                                                                                   17.003 |                                                                                                                                                                                     15.809 |
| Logic Delay               | 0.096(18%)              | 4.139(25%)                                                                                                                                                                               | 4.341(28%)                                                                                                                                                                                 |
| Net Delay                 | 0.453(82%)              | 12.864(75%)                                                                                                                                                                              | 11.468(72%)                                                                                                                                                                                |
| Clock Skew                |                  -0.111 |                                                                                                                                                                                   -0.031 |                                                                                                                                                                                     -0.129 |
| Slack                     |                   5.582 |                                                                                                                                                                                  -10.792 |                                                                                                                                                                                     -9.771 |
| Timing Exception          |                         |                                                                                                                                                                                          |                                                                                                                                                                                            |
| Bounding Box Size         | 1% x 0%                 | 11% x 5%                                                                                                                                                                                 | 20% x 4%                                                                                                                                                                                   |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                   | (1, 0)                                                                                                                                                                                     |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                      332 |                                                                                                                                                                                        331 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                          0 |
| Fixed Route               |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                          0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                          0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                               |
| Logic Levels              |                       0 |                                                                                                                                                                                       35 |                                                                                                                                                                                         35 |
| Routes                    |                       1 |                                                                                                                                                                                       35 |                                                                                                                                                                                         36 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                   |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                   |
| DSP Block                 | None                    | None                                                                                                                                                                                     | None                                                                                                                                                                                       |
| BRAM                      | None                    | None                                                                                                                                                                                     | None                                                                                                                                                                                       |
| IO Crossings              |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                          0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                          0 |
| PBlocks                   |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                          0 |
| High Fanout               |                       3 |                                                                                                                                                                                       46 |                                                                                                                                                                                         57 |
| Dont Touch                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                          0 |
| Mark Debug                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                   | SRL16E/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[100]/C       | muon_cand_6.pt_0_rep2/C                                                                                                                                                                  | roi_ret_8618/C                                                                                                                                                                             |
| End Point Pin             | muon_cand_6.pt_0_rep2/D | roi_ret_8618/D                                                                                                                                                                           | sr_7_14.sector_1_sr_7_14.sector_1/D                                                                                                                                                        |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                       Path #5                                                                                       |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |                   0.549 |                                                                                                                                                                              16.900 |                                                                                                                                                                                             15.751 |
| Logic Delay               | 0.096(18%)              | 4.470(27%)                                                                                                                                                                          | 4.454(29%)                                                                                                                                                                                         |
| Net Delay                 | 0.453(82%)              | 12.430(73%)                                                                                                                                                                         | 11.297(71%)                                                                                                                                                                                        |
| Clock Skew                |                  -0.111 |                                                                                                                                                                              -0.133 |                                                                                                                                                                                             -0.011 |
| Slack                     |                   5.582 |                                                                                                                                                                             -10.791 |                                                                                                                                                                                             -9.520 |
| Timing Exception          |                         |                                                                                                                                                                                     |                                                                                                                                                                                                    |
| Bounding Box Size         | 1% x 0%                 | 11% x 5%                                                                                                                                                                            | 23% x 2%                                                                                                                                                                                           |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                              | (1, 1)                                                                                                                                                                                             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                 329 |                                                                                                                                                                                                257 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                       0 |                                                                                                                                                                                  34 |                                                                                                                                                                                                 37 |
| Routes                    |                       1 |                                                                                                                                                                                  34 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                               |
| BRAM                      | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                               |
| IO Crossings              |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                  46 |                                                                                                                                                                                                 52 |
| Dont Touch                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[100]/C       | muon_cand_6.pt_0_rep2/C                                                                                                                                                             | sector_ret_17679/C                                                                                                                                                                                 |
| End Point Pin             | muon_cand_6.pt_0_rep2/D | sector_ret_17679/D                                                                                                                                                                  | roi_ret_9691/D                                                                                                                                                                                     |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                     Path #6                                                                                    |                                                                                     WorstPath from Dst                                                                                     |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                          6.250 |                                                                                                                                                                                      6.250 |
| Path Delay                |                   0.549 |                                                                                                                                                                         16.922 |                                                                                                                                                                                     15.732 |
| Logic Delay               | 0.096(18%)              | 4.198(25%)                                                                                                                                                                     | 4.269(28%)                                                                                                                                                                                 |
| Net Delay                 | 0.453(82%)              | 12.724(75%)                                                                                                                                                                    | 11.463(72%)                                                                                                                                                                                |
| Clock Skew                |                  -0.111 |                                                                                                                                                                         -0.103 |                                                                                                                                                                                     -0.032 |
| Slack                     |                   5.582 |                                                                                                                                                                        -10.783 |                                                                                                                                                                                     -9.598 |
| Timing Exception          |                         |                                                                                                                                                                                |                                                                                                                                                                                            |
| Bounding Box Size         | 1% x 0%                 | 14% x 5%                                                                                                                                                                       | 20% x 4%                                                                                                                                                                                   |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                         | (1, 0)                                                                                                                                                                                     |
| Cumulative Fanout         |                       3 |                                                                                                                                                                            315 |                                                                                                                                                                                        328 |
| Fixed Loc                 |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Fixed Route               |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                               |
| Logic Levels              |                       0 |                                                                                                                                                                             33 |                                                                                                                                                                                         35 |
| Routes                    |                       1 |                                                                                                                                                                             33 |                                                                                                                                                                                         36 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                   |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                   |
| DSP Block                 | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                       |
| BRAM                      | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                       |
| IO Crossings              |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| SLR Crossings             |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| PBlocks                   |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| High Fanout               |                       3 |                                                                                                                                                                             46 |                                                                                                                                                                                         57 |
| Dont Touch                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Mark Debug                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                         | SRL16E/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[100]/C       | muon_cand_6.pt_0_rep2/C                                                                                                                                                        | sector_ret_18087/C                                                                                                                                                                         |
| End Point Pin             | muon_cand_6.pt_0_rep2/D | sector_ret_18087/D                                                                                                                                                             | sr_7_14.sector_1_sr_7_14.sector_1/D                                                                                                                                                        |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                          Path #7                                                                                         |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |                   0.549 |                                                                                                                                                                                   16.924 |                                                                                                                                                                                             16.329 |
| Logic Delay               | 0.096(18%)              | 4.185(25%)                                                                                                                                                                               | 4.373(27%)                                                                                                                                                                                         |
| Net Delay                 | 0.453(82%)              | 12.739(75%)                                                                                                                                                                              | 11.956(73%)                                                                                                                                                                                        |
| Clock Skew                |                  -0.111 |                                                                                                                                                                                   -0.096 |                                                                                                                                                                                             -0.056 |
| Slack                     |                   5.582 |                                                                                                                                                                                  -10.778 |                                                                                                                                                                                            -10.144 |
| Timing Exception          |                         |                                                                                                                                                                                          |                                                                                                                                                                                                    |
| Bounding Box Size         | 1% x 0%                 | 11% x 5%                                                                                                                                                                                 | 23% x 2%                                                                                                                                                                                           |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                   | (1, 0)                                                                                                                                                                                             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                      365 |                                                                                                                                                                                                294 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                       0 |                                                                                                                                                                                       35 |                                                                                                                                                                                                 37 |
| Routes                    |                       1 |                                                                                                                                                                                       35 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                    | None                                                                                                                                                                                     | None                                                                                                                                                                                               |
| BRAM                      | None                    | None                                                                                                                                                                                     | None                                                                                                                                                                                               |
| IO Crossings              |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                       46 |                                                                                                                                                                                                 52 |
| Dont Touch                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[100]/C       | muon_cand_6.pt_0_rep2/C                                                                                                                                                                  | sector_ret_18585/C                                                                                                                                                                                 |
| End Point Pin             | muon_cand_6.pt_0_rep2/D | sector_ret_18585/D                                                                                                                                                                       | roi_ret_9691/D                                                                                                                                                                                     |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                          Path #8                                                                                         |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                                                   6.250 |
| Path Delay                |                   0.549 |                                                                                                                                                                                   16.832 |                                                                                                                                                                                                  16.376 |
| Logic Delay               | 0.096(18%)              | 4.314(26%)                                                                                                                                                                               | 4.795(30%)                                                                                                                                                                                              |
| Net Delay                 | 0.453(82%)              | 12.518(74%)                                                                                                                                                                              | 11.581(70%)                                                                                                                                                                                             |
| Clock Skew                |                  -0.111 |                                                                                                                                                                                   -0.183 |                                                                                                                                                                                                   0.048 |
| Slack                     |                   5.582 |                                                                                                                                                                                  -10.773 |                                                                                                                                                                                                 -10.086 |
| Timing Exception          |                         |                                                                                                                                                                                          |                                                                                                                                                                                                         |
| Bounding Box Size         | 1% x 0%                 | 11% x 5%                                                                                                                                                                                 | 24% x 2%                                                                                                                                                                                                |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                   | (1, 0)                                                                                                                                                                                                  |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                      354 |                                                                                                                                                                                                     283 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                       0 |                                                                                                                                                                                       35 |                                                                                                                                                                                                      38 |
| Routes                    |                       1 |                                                                                                                                                                                       35 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 FDRE | FDRE LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                                |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                                |
| DSP Block                 | None                    | None                                                                                                                                                                                     | None                                                                                                                                                                                                    |
| BRAM                      | None                    | None                                                                                                                                                                                     | None                                                                                                                                                                                                    |
| IO Crossings              |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| High Fanout               |                       3 |                                                                                                                                                                                       46 |                                                                                                                                                                                                      56 |
| Dont Touch                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[100]/C       | muon_cand_6.pt_0_rep2/C                                                                                                                                                                  | roi_ret_8544/C                                                                                                                                                                                          |
| End Point Pin             | muon_cand_6.pt_0_rep2/D | roi_ret_8544/D                                                                                                                                                                           | roi_ret_9691/D                                                                                                                                                                                          |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                     Path #9                                                                                    |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                          6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |                   0.549 |                                                                                                                                                                         16.911 |                                                                                                                                                                                             15.381 |
| Logic Delay               | 0.096(18%)              | 4.259(26%)                                                                                                                                                                     | 4.395(29%)                                                                                                                                                                                         |
| Net Delay                 | 0.453(82%)              | 12.652(74%)                                                                                                                                                                    | 10.986(71%)                                                                                                                                                                                        |
| Clock Skew                |                  -0.111 |                                                                                                                                                                         -0.101 |                                                                                                                                                                                             -0.053 |
| Slack                     |                   5.582 |                                                                                                                                                                        -10.770 |                                                                                                                                                                                             -9.193 |
| Timing Exception          |                         |                                                                                                                                                                                |                                                                                                                                                                                                    |
| Bounding Box Size         | 1% x 0%                 | 14% x 5%                                                                                                                                                                       | 23% x 3%                                                                                                                                                                                           |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                         | (1, 0)                                                                                                                                                                                             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                            314 |                                                                                                                                                                                                369 |
| Fixed Loc                 |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                       0 |                                                                                                                                                                             33 |                                                                                                                                                                                                 37 |
| Routes                    |                       1 |                                                                                                                                                                             33 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT3 LUT6 LUT4 LUT3 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                               |
| BRAM                      | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                               |
| IO Crossings              |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| High Fanout               |                       3 |                                                                                                                                                                             46 |                                                                                                                                                                                                 47 |
| Dont Touch                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[100]/C       | muon_cand_6.pt_0_rep2/C                                                                                                                                                        | sector_ret_18299/C                                                                                                                                                                                 |
| End Point Pin             | muon_cand_6.pt_0_rep2/D | sector_ret_18299/D                                                                                                                                                             | roi_ret_9691/D                                                                                                                                                                                     |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                    Path #10                                                                                    |                                                                                     WorstPath from Dst                                                                                     |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                          6.250 |                                                                                                                                                                                      6.250 |
| Path Delay                |                    0.998 |                                                                                                                                                                         16.914 |                                                                                                                                                                                     15.814 |
| Logic Delay               | 0.099(10%)               | 4.254(26%)                                                                                                                                                                     | 4.306(28%)                                                                                                                                                                                 |
| Net Delay                 | 0.899(90%)               | 12.660(74%)                                                                                                                                                                    | 11.508(72%)                                                                                                                                                                                |
| Clock Skew                |                   -0.099 |                                                                                                                                                                         -0.092 |                                                                                                                                                                                     -0.010 |
| Slack                     |                    5.145 |                                                                                                                                                                        -10.764 |                                                                                                                                                                                     -9.658 |
| Timing Exception          |                          |                                                                                                                                                                                |                                                                                                                                                                                            |
| Bounding Box Size         | 2% x 0%                  | 14% x 4%                                                                                                                                                                       | 20% x 4%                                                                                                                                                                                   |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                         | (1, 0)                                                                                                                                                                                     |
| Cumulative Fanout         |                        4 |                                                                                                                                                                            328 |                                                                                                                                                                                        323 |
| Fixed Loc                 |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Fixed Route               |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                               |
| Logic Levels              |                        0 |                                                                                                                                                                             33 |                                                                                                                                                                                         35 |
| Routes                    |                        1 |                                                                                                                                                                             33 |                                                                                                                                                                                         36 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT2 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT4 FDRE | FDRE LUT4 LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                   |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                   |
| DSP Block                 | None                     | None                                                                                                                                                                           | None                                                                                                                                                                                       |
| BRAM                      | None                     | None                                                                                                                                                                           | None                                                                                                                                                                                       |
| IO Crossings              |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| SLR Crossings             |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| PBlocks                   |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| High Fanout               |                        4 |                                                                                                                                                                             56 |                                                                                                                                                                                         55 |
| Dont Touch                |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Mark Debug                |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                         | SRL16E/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[373]/C        | muon_cand_23.pt_1_rep2/C                                                                                                                                                       | roi_ret_9149/C                                                                                                                                                                             |
| End Point Pin             | muon_cand_23.pt_1_rep2/D | roi_ret_9149/D                                                                                                                                                                 | sr_7_14.sector_1_sr_7_14.sector_1/D                                                                                                                                                        |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+----+----+-----+-----+-----+----+----+----+----+
| End Point Clock | Requirement | 28 |  29 | 30 | 31 | 32 |  33 |  34 |  35 | 36 | 37 | 38 | 39 |
+-----------------+-------------+----+-----+----+----+----+-----+-----+-----+----+----+----+----+
| clk_user        | 6.250ns     | 11 | 115 | 89 | 80 | 83 | 255 | 174 | 153 | 14 |  7 | 17 |  2 |
+-----------------+-------------+----+-----+----+----+----+-----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


