{{ spec }}

# Requirement

- Your code should be a valid Verilog module.
- The module name and ports should match the specification.

# Output

The output code should be in a Markdown code block with an `{result}` identifier, as shown below:

```verilog {result}
module TopModule( ... );
// implement the specification here
endmodule
```