{"vcs1":{"timestamp_begin":1683390120.964088132, "rt":1.68, "ut":0.72, "st":0.25}}
{"vcselab":{"timestamp_begin":1683390122.733951769, "rt":0.99, "ut":0.34, "st":0.06}}
{"link":{"timestamp_begin":1683390123.794657359, "rt":0.67, "ut":0.37, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683390120.290324019}
{"VCS_COMP_START_TIME": 1683390120.290324019}
{"VCS_COMP_END_TIME": 1683390126.011597214}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350704}}
{"stitch_vcselab": {"peak_mem": 222280}}
