xst -intstyle ise -ifn "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider.xst" -ofn "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider.syr" 
xst -intstyle ise -ifn "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider.xst" -ofn "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider.syr" 
xst -intstyle ise -ifn "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider.xst" -ofn "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider.syr" 
xst -intstyle ise -ifn "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider.xst" -ofn "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider.syr" 
xst -intstyle ise -ifn "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider.xst" -ofn "C:/Users/ideapad 5 pro/Documents/uni/FPGA/verilog/code/freq_divider/clk_div/clock_divider.syr" 
