
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    0.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080160    0.130217    0.257892    0.258434 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130217    0.000543    0.258977 v sign (out)
                                              0.258977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.258977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.108977   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    0.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080160    0.130217    0.257892    0.258434 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130217    0.000163    0.258597 v _127_/A (sg13g2_inv_8)
     1    0.056270    0.052909    0.064451    0.323048 ^ _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.052951    0.001203    0.324251 ^ signB (out)
                                              0.324251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.324251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174251   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001078    0.000539    0.000539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003650    0.022098    0.152320    0.152859 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022098    0.000001    0.152860 v fanout76/A (sg13g2_buf_4)
     7    0.031814    0.037686    0.085417    0.238278 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.037686    0.000198    0.238476 v _192_/A (sg13g2_xnor2_1)
     1    0.001687    0.027296    0.058451    0.296927 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027296    0.000002    0.296929 v _294_/D (sg13g2_dfrbpq_1)
                                              0.296929   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150547   clock uncertainty
                                  0.000000    0.150547   clock reconvergence pessimism
                                 -0.040637    0.109910   library hold time
                                              0.109910   data required time
---------------------------------------------------------------------------------------------
                                              0.109910   data required time
                                             -0.296929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187018   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001078    0.000539    0.000539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003964    0.028535    0.156489    0.157027 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028535    0.000001    0.157029 ^ fanout76/A (sg13g2_buf_4)
     7    0.032978    0.048113    0.102255    0.259284 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.048113    0.000183    0.259467 ^ _128_/A (sg13g2_inv_2)
     5    0.021248    0.042707    0.052462    0.311929 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042707    0.000007    0.311936 v _293_/D (sg13g2_dfrbpq_1)
                                              0.311936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001078    0.000539    0.000539 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150539   clock uncertainty
                                  0.000000    0.150539   clock reconvergence pessimism
                                 -0.045516    0.105023   library hold time
                                              0.105023   data required time
---------------------------------------------------------------------------------------------
                                              0.105023   data required time
                                             -0.311936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206913   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000143    0.284597 ^ _162_/B1 (sg13g2_a21oi_2)
     1    0.053190    0.088874    0.094068    0.378665 v _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.088879    0.000590    0.379255 v sine_out[20] (out)
                                              0.379255   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.379255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229255   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000155    0.284610 ^ _148_/B1 (sg13g2_a21oi_2)
     1    0.053728    0.089700    0.094605    0.379214 v _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.089708    0.000698    0.379912 v sine_out[16] (out)
                                              0.379912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.379912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229912   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000183    0.284637 ^ _160_/A (sg13g2_nor2_2)
     1    0.053730    0.092873    0.098529    0.383167 v _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.092905    0.000688    0.383855 v sine_out[19] (out)
                                              0.383855   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.383855   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233855   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    0.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080160    0.130217    0.257892    0.258434 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130217    0.000246    0.258680 v _214_/A (sg13g2_xnor2_1)
     1    0.001948    0.029252    0.089929    0.348610 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029252    0.000003    0.348613 v _300_/D (sg13g2_dfrbpq_2)
                                              0.348613   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    0.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150542   clock uncertainty
                                  0.000000    0.150542   clock reconvergence pessimism
                                 -0.041313    0.109228   library hold time
                                              0.109228   data required time
---------------------------------------------------------------------------------------------
                                              0.109228   data required time
                                             -0.348613   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239385   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051123    0.000026    0.292421 ^ _281_/A (sg13g2_nor2_2)
     1    0.057038    0.094853    0.107401    0.399822 v _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.094882    0.001379    0.401202 v sine_out[8] (out)
                                              0.401202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.401202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251202   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006539    0.030379    0.159376    0.159901 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030379    0.000007    0.159907 v fanout53/A (sg13g2_buf_4)
     8    0.035048    0.040293    0.091644    0.251552 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.040294    0.000234    0.251786 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003628    0.046003    0.093292    0.345078 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.046003    0.000009    0.345087 ^ _219_/A (sg13g2_inv_1)
     1    0.002161    0.018576    0.030019    0.375106 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018576    0.000005    0.375111 v _301_/D (sg13g2_dfrbpq_1)
                                              0.375111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150525   clock uncertainty
                                  0.000000    0.150525   clock reconvergence pessimism
                                 -0.037887    0.112638   library hold time
                                              0.112638   data required time
---------------------------------------------------------------------------------------------
                                              0.112638   data required time
                                             -0.375111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262473   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003683    0.022191    0.152392    0.152922 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022191    0.000002    0.152924 v fanout71/A (sg13g2_buf_4)
     8    0.039411    0.043373    0.090705    0.243628 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.043373    0.000069    0.243697 v _195_/A (sg13g2_xor2_1)
     2    0.008411    0.043411    0.085689    0.329387 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043411    0.000004    0.329390 v _196_/B (sg13g2_xor2_1)
     1    0.001808    0.024767    0.051960    0.381350 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024767    0.000002    0.381352 v _295_/D (sg13g2_dfrbpq_1)
                                              0.381352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150530   clock uncertainty
                                  0.000000    0.150530   clock reconvergence pessimism
                                 -0.039844    0.110686   library hold time
                                              0.110686   data required time
---------------------------------------------------------------------------------------------
                                              0.110686   data required time
                                             -0.381352   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270666   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006539    0.030379    0.159376    0.159901 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030379    0.000007    0.159907 v fanout53/A (sg13g2_buf_4)
     8    0.035048    0.040293    0.091644    0.251552 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.040293    0.000069    0.251621 v _202_/B (sg13g2_xor2_1)
     2    0.009028    0.045122    0.082553    0.334173 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045122    0.000005    0.334179 v _204_/A (sg13g2_xor2_1)
     1    0.001516    0.023691    0.056376    0.390555 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023691    0.000000    0.390556 v _297_/D (sg13g2_dfrbpq_1)
                                              0.390556   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150391   clock uncertainty
                                  0.000000    0.150391   clock reconvergence pessimism
                                 -0.039562    0.110830   library hold time
                                              0.110830   data required time
---------------------------------------------------------------------------------------------
                                              0.110830   data required time
                                             -0.390556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279726   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006539    0.030379    0.159376    0.159901 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030379    0.000006    0.159907 v fanout54/A (sg13g2_buf_2)
     5    0.023953    0.048480    0.097391    0.257298 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.048480    0.000122    0.257421 v _210_/A (sg13g2_xnor2_1)
     1    0.005262    0.046553    0.078162    0.335583 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046553    0.000004    0.335587 v _211_/B (sg13g2_xnor2_1)
     1    0.001800    0.027147    0.054512    0.390099 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027147    0.000002    0.390101 v _299_/D (sg13g2_dfrbpq_2)
                                              0.390101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150310   clock uncertainty
                                  0.000000    0.150310   clock reconvergence pessimism
                                 -0.040733    0.109577   library hold time
                                              0.109577   data required time
---------------------------------------------------------------------------------------------
                                              0.109577   data required time
                                             -0.390101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280524   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006539    0.030379    0.159376    0.159901 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030379    0.000006    0.159907 v fanout54/A (sg13g2_buf_2)
     5    0.023953    0.048480    0.097391    0.257298 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.048480    0.000065    0.257363 v _199_/B (sg13g2_xnor2_1)
     2    0.008695    0.065282    0.085765    0.343128 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065282    0.000011    0.343140 v _200_/B (sg13g2_xor2_1)
     1    0.001655    0.024012    0.059623    0.402763 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024012    0.000001    0.402764 v _296_/D (sg13g2_dfrbpq_1)
                                              0.402764   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000962    0.000481    0.000481 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150481   clock uncertainty
                                  0.000000    0.150481   clock reconvergence pessimism
                                 -0.039626    0.110855   library hold time
                                              0.110855   data required time
---------------------------------------------------------------------------------------------
                                              0.110855   data required time
                                             -0.402764   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291909   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000168    0.284622 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.053493    0.171614    0.157542    0.442164 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.171617    0.000650    0.442814 v sine_out[17] (out)
                                              0.442814   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.442814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292814   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006539    0.030379    0.159376    0.159901 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030379    0.000006    0.159907 v fanout54/A (sg13g2_buf_2)
     5    0.023953    0.048480    0.097391    0.257298 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.048480    0.000112    0.257410 v _206_/B (sg13g2_xnor2_1)
     2    0.009150    0.067715    0.087781    0.345191 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.067715    0.000006    0.345197 v _208_/A (sg13g2_xor2_1)
     1    0.001710    0.024283    0.065715    0.410912 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024283    0.000002    0.410914 v _298_/D (sg13g2_dfrbpq_1)
                                              0.410914   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000656    0.000328    0.000328 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150328   clock uncertainty
                                  0.000000    0.150328   clock reconvergence pessimism
                                 -0.039775    0.110553   library hold time
                                              0.110553   data required time
---------------------------------------------------------------------------------------------
                                              0.110553   data required time
                                             -0.410914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300361   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.013957    0.034463    0.175750    0.176060 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.034463    0.000059    0.176119 v fanout58/A (sg13g2_buf_4)
     5    0.025198    0.033234    0.086813    0.262932 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.033234    0.000070    0.263002 v fanout57/A (sg13g2_buf_2)
     5    0.022204    0.045871    0.096426    0.359428 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.045871    0.000042    0.359470 v _180_/A (sg13g2_nand2_2)
     1    0.053815    0.117426    0.111025    0.470495 ^ _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.117433    0.000700    0.471195 ^ sine_out[28] (out)
                                              0.471195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321195   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051125    0.000386    0.292782 ^ _143_/A (sg13g2_nor2_2)
     2    0.011754    0.035287    0.050400    0.343182 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.035287    0.000012    0.343194 v _147_/A (sg13g2_nand2_2)
     2    0.013447    0.038555    0.043780    0.386974 ^ _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.038555    0.000074    0.387048 ^ _275_/B (sg13g2_nor2_2)
     1    0.052970    0.088467    0.092079    0.479127 v _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.088472    0.000543    0.479670 v sine_out[3] (out)
                                              0.479670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.479670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329670   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000962    0.000481    0.000481 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006608    0.029487    0.159493    0.159974 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.029487    0.000019    0.159993 v fanout68/A (sg13g2_buf_4)
     8    0.031758    0.037852    0.088905    0.248897 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.037854    0.000319    0.249216 v _215_/B (sg13g2_nand3_1)
     2    0.006328    0.042142    0.052375    0.301592 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.042142    0.000004    0.301596 ^ _284_/B (sg13g2_and2_2)
     1    0.055715    0.123660    0.186484    0.488079 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.123667    0.001086    0.489165 ^ sine_out[12] (out)
                                              0.489165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.489165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339165   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003997    0.028660    0.156575    0.157105 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028660    0.000002    0.157107 ^ fanout71/A (sg13g2_buf_4)
     8    0.041100    0.055808    0.108939    0.266046 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.055808    0.000200    0.266247 ^ _140_/B (sg13g2_nor2_2)
     5    0.025558    0.051500    0.069065    0.335312 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.051500    0.000216    0.335528 v _144_/A (sg13g2_nand2_2)
     2    0.014752    0.043919    0.051176    0.386704 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.043919    0.000086    0.386790 ^ _212_/B (sg13g2_nor2_2)
     2    0.059042    0.098465    0.102005    0.488795 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.098480    0.001036    0.489832 v sine_out[2] (out)
                                              0.489832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.489832   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339832   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001078    0.000539    0.000539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003964    0.028535    0.156489    0.157027 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028535    0.000001    0.157029 ^ fanout76/A (sg13g2_buf_4)
     7    0.032978    0.048113    0.102255    0.259284 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.048113    0.000183    0.259467 ^ _128_/A (sg13g2_inv_2)
     5    0.021248    0.042707    0.052462    0.311929 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042707    0.000150    0.312079 v _138_/A (sg13g2_nor2_2)
     2    0.012569    0.070839    0.082285    0.394364 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.070839    0.000016    0.394380 ^ _279_/B (sg13g2_nor2_2)
     1    0.052334    0.092507    0.110622    0.505002 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.092508    0.000421    0.505423 v sine_out[7] (out)
                                              0.505423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505423   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355423   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000962    0.000481    0.000481 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006608    0.029487    0.159493    0.159974 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.029487    0.000018    0.159992 v fanout69/A (sg13g2_buf_1)
     4    0.016863    0.060429    0.096466    0.256459 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.060429    0.000082    0.256540 v _173_/B1 (sg13g2_o21ai_1)
     2    0.007827    0.054541    0.065826    0.322367 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.054541    0.000026    0.322393 ^ _174_/B (sg13g2_nand2_1)
     1    0.005907    0.048847    0.068044    0.390437 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.048847    0.000009    0.390446 v _175_/B (sg13g2_nand2_2)
     1    0.052728    0.115425    0.115114    0.505560 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.115428    0.000497    0.506058 ^ sine_out[26] (out)
                                              0.506058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.506058   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356058   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051126    0.000442    0.292837 ^ _130_/B (sg13g2_nor2_1)
     2    0.010102    0.043012    0.056041    0.348878 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043012    0.000023    0.348901 v _136_/B (sg13g2_nand2b_2)
     4    0.024978    0.062165    0.064641    0.413542 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.062165    0.000049    0.413592 ^ _276_/A (sg13g2_nor2_2)
     1    0.052790    0.094795    0.109671    0.523263 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.094827    0.000513    0.523776 v sine_out[4] (out)
                                              0.523776   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373776   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051126    0.000442    0.292837 ^ _130_/B (sg13g2_nor2_1)
     2    0.010102    0.043012    0.056041    0.348878 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043012    0.000023    0.348901 v _136_/B (sg13g2_nand2b_2)
     4    0.024978    0.062165    0.064641    0.413542 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.062165    0.000061    0.413603 ^ _277_/A (sg13g2_nor2_2)
     1    0.052829    0.094854    0.109712    0.523315 v _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.094886    0.000521    0.523836 v sine_out[5] (out)
                                              0.523836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373836   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051126    0.000442    0.292837 ^ _130_/B (sg13g2_nor2_1)
     2    0.010102    0.043012    0.056041    0.348878 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043012    0.000023    0.348901 v _136_/B (sg13g2_nand2b_2)
     4    0.024978    0.062165    0.064641    0.413542 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.062166    0.000090    0.413632 ^ _278_/A (sg13g2_nor2_2)
     1    0.053847    0.096378    0.110782    0.524414 v _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.096386    0.000728    0.525142 v sine_out[6] (out)
                                              0.525142   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.525142   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375142   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004372    0.030101    0.157532    0.157923 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.030101    0.000008    0.157931 ^ fanout67/A (sg13g2_buf_4)
     8    0.035836    0.050880    0.105319    0.263250 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.050882    0.000420    0.263670 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.010453    0.055339    0.093624    0.357295 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.055339    0.000010    0.357304 ^ _157_/A2 (sg13g2_a21oi_2)
     1    0.053270    0.091684    0.168467    0.525772 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.091716    0.000609    0.526381 v sine_out[18] (out)
                                              0.526381   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.526381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376381   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039649    0.000417    0.241285 v _151_/B (sg13g2_nand2_2)
     5    0.017791    0.047920    0.057075    0.298360 ^ _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.047920    0.000003    0.298363 ^ _166_/B (sg13g2_nor2_1)
     1    0.005618    0.030378    0.042530    0.340893 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.030378    0.000003    0.340896 v _167_/B (sg13g2_nor2_2)
     1    0.052996    0.229558    0.190477    0.531373 ^ _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.229560    0.000555    0.531927 ^ sine_out[23] (out)
                                              0.531927   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.531927   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381927   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003997    0.028660    0.156575    0.157105 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028660    0.000002    0.157107 ^ fanout71/A (sg13g2_buf_4)
     8    0.041100    0.055808    0.108939    0.266046 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.055808    0.000200    0.266247 ^ _140_/B (sg13g2_nor2_2)
     5    0.025558    0.051500    0.069065    0.335312 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.051500    0.000066    0.335378 v _169_/A (sg13g2_nand2_1)
     1    0.006149    0.041228    0.048415    0.383793 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.041228    0.000004    0.383797 ^ _170_/B (sg13g2_nand2_2)
     1    0.053417    0.164521    0.157579    0.541376 v _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.164524    0.000641    0.542017 v sine_out[24] (out)
                                              0.542017   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.542017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392017   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.013957    0.034463    0.175750    0.176060 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.034463    0.000048    0.176108 v fanout55/A (sg13g2_buf_4)
     8    0.035394    0.040677    0.093797    0.269905 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.040680    0.000380    0.270285 v _143_/A (sg13g2_nor2_2)
     2    0.012417    0.070070    0.081114    0.351399 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.070070    0.000013    0.351412 ^ _147_/A (sg13g2_nand2_2)
     2    0.012675    0.055588    0.070641    0.422053 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.055588    0.000067    0.422120 v _149_/B (sg13g2_nand2_2)
     1    0.054336    0.122734    0.120942    0.543062 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.122742    0.000827    0.543889 ^ sine_out[15] (out)
                                              0.543889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.543889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393889   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003997    0.028660    0.156575    0.157105 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028660    0.000002    0.157107 ^ fanout71/A (sg13g2_buf_4)
     8    0.041100    0.055808    0.108939    0.266046 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.055808    0.000200    0.266247 ^ _140_/B (sg13g2_nor2_2)
     5    0.025558    0.051500    0.069065    0.335312 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.051500    0.000216    0.335528 v _144_/A (sg13g2_nand2_2)
     2    0.014752    0.043919    0.051176    0.386704 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.043919    0.000034    0.386738 ^ _145_/B (sg13g2_nand2_2)
     1    0.053949    0.166176    0.159921    0.546660 v _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.166180    0.000748    0.547407 v sine_out[14] (out)
                                              0.547407   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.547407   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397407   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039650    0.000437    0.241305 v fanout64/A (sg13g2_buf_4)
     8    0.040952    0.044928    0.100244    0.341549 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.044928    0.000198    0.341747 v _282_/A1 (sg13g2_a21oi_2)
     1    0.053124    0.177842    0.207416    0.549164 ^ _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.177844    0.000580    0.549744 ^ sine_out[10] (out)
                                              0.549744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.549744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399744   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039650    0.000437    0.241305 v fanout64/A (sg13g2_buf_4)
     8    0.040952    0.044928    0.100244    0.341549 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.044928    0.000187    0.341736 v _283_/A1 (sg13g2_a21oi_2)
     1    0.053197    0.178056    0.207619    0.549355 ^ _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.178059    0.000594    0.549949 ^ sine_out[11] (out)
                                              0.549949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.549949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399949   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039650    0.000437    0.241305 v fanout64/A (sg13g2_buf_4)
     8    0.040952    0.044928    0.100244    0.341549 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.044928    0.000213    0.341762 v _280_/A1 (sg13g2_a21oi_2)
     1    0.053445    0.178782    0.208307    0.550069 ^ _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.178785    0.000640    0.550709 ^ sine_out[9] (out)
                                              0.550709   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.550709   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400709   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039650    0.000437    0.241305 v fanout64/A (sg13g2_buf_4)
     8    0.040952    0.044928    0.100244    0.341549 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.044928    0.000195    0.341744 v _139_/A1 (sg13g2_a21oi_2)
     1    0.053553    0.179100    0.208602    0.550346 ^ _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.179104    0.000668    0.551014 ^ sine_out[13] (out)
                                              0.551014   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.551014   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401014   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051124    0.000306    0.292702 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.055516    0.319179    0.276004    0.568705 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.319184    0.001062    0.569767 v sine_out[1] (out)
                                              0.569767   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.569767   data arrival time
---------------------------------------------------------------------------------------------
                                              0.419767   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.013957    0.034463    0.175750    0.176060 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.034463    0.000059    0.176119 v fanout58/A (sg13g2_buf_4)
     5    0.025198    0.033234    0.086813    0.262932 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.033234    0.000070    0.263002 v fanout57/A (sg13g2_buf_2)
     5    0.022204    0.045871    0.096426    0.359428 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.045871    0.000013    0.359441 v fanout56/A (sg13g2_buf_4)
     8    0.044320    0.047583    0.105654    0.465094 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.047583    0.000171    0.465266 v _172_/A (sg13g2_nand2_2)
     1    0.053724    0.117407    0.111838    0.577103 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.117413    0.000704    0.577807 ^ sine_out[25] (out)
                                              0.577807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.577807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427807   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000097    0.180377 ^ _255_/A (sg13g2_nor4_1)
     1    0.003640    0.034623    0.047057    0.227435 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034623    0.000009    0.227443 v _256_/B2 (sg13g2_a22oi_1)
     1    0.055542    0.469786    0.364911    0.592354 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.469789    0.001063    0.593417 ^ sine_out[0] (out)
                                              0.593417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.593417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.443417   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.013957    0.034463    0.175750    0.176060 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.034463    0.000059    0.176119 v fanout58/A (sg13g2_buf_4)
     5    0.025198    0.033234    0.086813    0.262932 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.033234    0.000070    0.263002 v fanout57/A (sg13g2_buf_2)
     5    0.022204    0.045871    0.096426    0.359428 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.045871    0.000013    0.359441 v fanout56/A (sg13g2_buf_4)
     8    0.044320    0.047583    0.105654    0.465094 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.047583    0.000095    0.465189 v _165_/B1 (sg13g2_a21oi_2)
     1    0.052600    0.170780    0.153141    0.618331 ^ _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.170781    0.000475    0.618805 ^ sine_out[22] (out)
                                              0.618805   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.618805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.468805   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000072    0.284526 ^ fanout57/A (sg13g2_buf_2)
     5    0.022979    0.056825    0.101123    0.385649 ^ fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056825    0.000013    0.385663 ^ fanout56/A (sg13g2_buf_4)
     8    0.045814    0.060994    0.128107    0.513770 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.060994    0.000003    0.513773 ^ _164_/B1 (sg13g2_a21oi_2)
     1    0.053424    0.091917    0.105603    0.619376 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.091949    0.000641    0.620017 v sine_out[21] (out)
                                              0.620017   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470017   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000072    0.284526 ^ fanout57/A (sg13g2_buf_2)
     5    0.022979    0.056825    0.101123    0.385649 ^ fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056825    0.000006    0.385655 ^ _181_/B (sg13g2_and2_2)
     4    0.019726    0.058060    0.134816    0.520471 ^ _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.058060    0.000014    0.520485 ^ _184_/B1 (sg13g2_a21oi_2)
     1    0.052725    0.090434    0.103141    0.623626 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.090462    0.000497    0.624123 v sine_out[29] (out)
                                              0.624123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.624123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474123   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000072    0.284526 ^ fanout57/A (sg13g2_buf_2)
     5    0.022979    0.056825    0.101123    0.385649 ^ fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056825    0.000006    0.385655 ^ _181_/B (sg13g2_and2_2)
     4    0.019726    0.058060    0.134816    0.520471 ^ _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.058060    0.000010    0.520482 ^ _186_/B1 (sg13g2_a21oi_2)
     1    0.053058    0.090936    0.103482    0.623964 v _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.090966    0.000563    0.624527 v sine_out[30] (out)
                                              0.624527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.624527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474527   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004372    0.030101    0.157532    0.157923 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.030101    0.000008    0.157931 ^ fanout67/A (sg13g2_buf_4)
     8    0.035836    0.050880    0.105319    0.263250 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.050882    0.000420    0.263670 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.010453    0.055339    0.093624    0.357295 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.055339    0.000015    0.357309 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.052717    0.305163    0.270896    0.628205 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.305164    0.000496    0.628702 v sine_out[27] (out)
                                              0.628702   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.628702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478702   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004372    0.030101    0.157532    0.157923 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.030101    0.000008    0.157931 ^ fanout67/A (sg13g2_buf_4)
     8    0.035836    0.050880    0.105319    0.263250 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.050880    0.000207    0.263457 ^ fanout66/A (sg13g2_buf_4)
     8    0.032744    0.048559    0.114141    0.377599 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.048559    0.000075    0.377674 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.053661    0.310666    0.279967    0.657640 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.310668    0.000684    0.658325 v sine_out[32] (out)
                                              0.658325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508325   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003997    0.028660    0.156575    0.157105 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028660    0.000002    0.157107 ^ fanout71/A (sg13g2_buf_4)
     8    0.041100    0.055808    0.108939    0.266046 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.055808    0.000188    0.266234 ^ fanout70/A (sg13g2_buf_4)
     8    0.034846    0.050662    0.118486    0.384720 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.050662    0.000201    0.384922 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.054463    0.315174    0.284134    0.669056 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.315177    0.000848    0.669904 v sine_out[31] (out)
                                              0.669904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519904   slack (MET)



