{
    "nor/nor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/nor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "nor_indexed_port.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 14.1,
        "techmap_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "nor/nor_indexed_port/no_arch": {
        "test_name": "nor/nor_indexed_port/no_arch",
        "input_blif": "nor_indexed_port.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "nor/nor_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/nor_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "nor_wire.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "nor/nor_wire/no_arch": {
        "test_name": "nor/nor_wire/no_arch",
        "input_blif": "nor_wire.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "nor/range_nor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/range_nor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "range_nor_int_wide.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 6.8,
        "Pi": 64,
        "Po": 32,
        "logic element": 96,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "nor/range_nor_int_wide/no_arch": {
        "test_name": "nor/range_nor_int_wide/no_arch",
        "input_blif": "range_nor_int_wide.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 8.4,
        "techmap_time(ms)": 7.3,
        "Pi": 64,
        "Po": 32,
        "logic element": 96,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "nor/range_nor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/range_nor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "range_nor_ultra_wide.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 57.9,
        "techmap_time(ms)": 39.3,
        "Pi": 512,
        "Po": 256,
        "logic element": 768,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 768,
        "Total Node": 768
    },
    "nor/range_nor_ultra_wide/no_arch": {
        "test_name": "nor/range_nor_ultra_wide/no_arch",
        "input_blif": "range_nor_ultra_wide.blif",
        "max_rss(MiB)": 13.5,
        "exec_time(ms)": 44,
        "techmap_time(ms)": 37.1,
        "Pi": 512,
        "Po": 256,
        "logic element": 768,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 768,
        "Total Node": 768
    },
    "nor/range_nor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/range_nor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "range_nor_wide.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15,
        "techmap_time(ms)": 3,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "nor/range_nor_wide/no_arch": {
        "test_name": "nor/range_nor_wide/no_arch",
        "input_blif": "range_nor_wide.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.5,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
