{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741064857636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741064857636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  3 23:07:37 2025 " "Processing started: Mon Mar  3 23:07:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741064857636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741064857636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_4_PWM -c Practica_4_PWM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_4_PWM -c Practica_4_PWM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741064857636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741064858167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741064858167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustavo/documents/tec/sem 4 2025/te2002b-diseno-con-logica-programable/repositories/te2002b-diseno-con-logica-programable/utils/clock_divider/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gustavo/documents/tec/sem 4 2025/te2002b-diseno-con-logica-programable/repositories/te2002b-diseno-con-logica-programable/utils/clock_divider/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../utils/clock_divider/clock_divider.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/clock_divider/clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741064866068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741064866068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustavo/documents/tec/sem 4 2025/te2002b-diseno-con-logica-programable/repositories/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gustavo/documents/tec/sem 4 2025/te2002b-diseno-con-logica-programable/repositories/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../utils/debouncer_one_shot/debouncer/debouncer.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/debouncer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741064866072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741064866072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustavo/documents/tec/sem 4 2025/te2002b-diseno-con-logica-programable/repositories/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/counter_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gustavo/documents/tec/sem 4 2025/te2002b-diseno-con-logica-programable/repositories/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/counter_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_debouncer " "Found entity 1: counter_debouncer" {  } { { "../utils/debouncer_one_shot/debouncer/counter_debouncer.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/counter_debouncer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741064866077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741064866077 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "one_shot.v(27) " "Verilog HDL information at one_shot.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "../utils/debouncer_one_shot/one_shot/one_shot.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/one_shot/one_shot.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741064866081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustavo/documents/tec/sem 4 2025/te2002b-diseno-con-logica-programable/repositories/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/one_shot/one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gustavo/documents/tec/sem 4 2025/te2002b-diseno-con-logica-programable/repositories/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/one_shot/one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "../utils/debouncer_one_shot/one_shot/one_shot.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/one_shot/one_shot.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741064866081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741064866081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustavo/documents/tec/sem 4 2025/te2002b-diseno-con-logica-programable/repositories/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gustavo/documents/tec/sem 4 2025/te2002b-diseno-con-logica-programable/repositories/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_one_shot " "Found entity 1: debouncer_one_shot" {  } { { "../utils/debouncer_one_shot/debouncer_one_shot.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741064866084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741064866084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741064866087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741064866087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_tb " "Found entity 1: pwm_tb" {  } { { "pwm_tb.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741064866089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741064866089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst debouncer_one_shot.v(12) " "Verilog HDL Implicit Net warning at debouncer_one_shot.v(12): created implicit net for \"rst\"" {  } { { "../utils/debouncer_one_shot/debouncer_one_shot.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1741064866090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm pwm.v(12) " "Verilog HDL Parameter Declaration warning at pwm.v(12): Parameter Declaration in module \"pwm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1741064866090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm pwm.v(13) " "Verilog HDL Parameter Declaration warning at pwm.v(13): Parameter Declaration in module \"pwm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1741064866090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm pwm.v(14) " "Verilog HDL Parameter Declaration warning at pwm.v(14): Parameter Declaration in module \"pwm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1741064866090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm pwm.v(17) " "Verilog HDL Parameter Declaration warning at pwm.v(17): Parameter Declaration in module \"pwm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1741064866090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm pwm.v(18) " "Verilog HDL Parameter Declaration warning at pwm.v(18): Parameter Declaration in module \"pwm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1741064866090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm pwm.v(19) " "Verilog HDL Parameter Declaration warning at pwm.v(19): Parameter Declaration in module \"pwm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1741064866090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm " "Elaborating entity \"pwm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741064866126 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DC pwm.v(45) " "Verilog HDL Always Construct warning at pwm.v(45): inferring latch(es) for variable \"DC\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1741064866128 "|pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm.v(76) " "Verilog HDL assignment warning at pwm.v(76): truncated value with size 32 to match size of target (1)" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741064866128 "|pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC\[0\] pwm.v(45) " "Inferred latch for \"DC\[0\]\" at pwm.v(45)" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741064866128 "|pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC\[1\] pwm.v(45) " "Inferred latch for \"DC\[1\]\" at pwm.v(45)" {  } { { "pwm.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741064866128 "|pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:CLK_DIV_INST " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:CLK_DIV_INST\"" {  } { { "pwm.v" "CLK_DIV_INST" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741064866129 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "clock_divider.v(12) " "Verilog HDL error at clock_divider.v(12): constant value overflow" {  } { { "../utils/clock_divider/clock_divider.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/clock_divider/clock_divider.v" 12 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1741064866130 "|pwm|clock_divider:CLK_DIV_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_one_shot debouncer_one_shot:DEB_ONE_SHOT_PB_INC " "Elaborating entity \"debouncer_one_shot\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_PB_INC\"" {  } { { "pwm.v" "DEB_ONE_SHOT_PB_INC" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741064866131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|debouncer:DEBOUNCER " "Elaborating entity \"debouncer\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|debouncer:DEBOUNCER\"" {  } { { "../utils/debouncer_one_shot/debouncer_one_shot.v" "DEBOUNCER" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741064866133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_debouncer debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|debouncer:DEBOUNCER\|counter_debouncer:CONTADOR_PARA_RATE " "Elaborating entity \"counter_debouncer\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|debouncer:DEBOUNCER\|counter_debouncer:CONTADOR_PARA_RATE\"" {  } { { "../utils/debouncer_one_shot/debouncer/debouncer.v" "CONTADOR_PARA_RATE" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/debouncer.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741064866135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter_debouncer.v(60) " "Verilog HDL assignment warning at counter_debouncer.v(60): truncated value with size 32 to match size of target (13)" {  } { { "../utils/debouncer_one_shot/debouncer/counter_debouncer.v" "" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/counter_debouncer.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741064866135 "|pwm|debouncer_one_shot:DEB_ONE_SHOT_PB_INC|debouncer:DEBOUNCER|counter_debouncer:CONTADOR_PARA_RATE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|one_shot:ONE_SHOT " "Elaborating entity \"one_shot\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|one_shot:ONE_SHOT\"" {  } { { "../utils/debouncer_one_shot/debouncer_one_shot.v" "ONE_SHOT" { Text "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741064866137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/output_files/Practica_4_PWM.map.smsg " "Generated suppressed messages file C:/Users/Gustavo/Documents/TEC/Sem 4 2025/TE2002B-Diseno-con-logica-programable/Repositories/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/output_files/Practica_4_PWM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1741064866207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741064866216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  3 23:07:46 2025 " "Processing ended: Mon Mar  3 23:07:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741064866216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741064866216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741064866216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741064866216 ""}
