# ROM-Design-using-SystemVerilog
Synchronous ROM module in SystemVerilog â€” Implements an 8-bit wide, 128-location Read-Only Memory with read and write enable controls, clocked operation, and parameterized addressing. Suitable for FPGA/ASIC design projects, memory initialization, and digital system simulations.
