// Seed: 3184173994
module module_0 #(
    parameter id_3 = 32'd83
) (
    input tri1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wor _id_3,
    output supply0 id_4,
    output supply1 id_5
    , id_8,
    output logic id_6
);
  logic [1 : id_3] id_9;
  assign module_1.id_6 = 0;
  initial begin : LABEL_0
    if (-1'h0 - 1)
      if (1) id_9 <= -1;
      else id_6 = -1'b0;
    else id_6 <= (id_9);
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd0,
    parameter id_11 = 32'd84,
    parameter id_7  = 32'd39
) (
    output supply0 id_0,
    input tri id_1,
    output logic id_2,
    output tri0 id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6,
    output wire _id_7,
    output tri id_8,
    input uwire id_9,
    input wor _id_10,
    input tri0 _id_11
);
  logic [1 : id_7] id_13;
  ;
  always id_2 <= #id_11 id_6 & id_13 < id_13;
  logic [7:0][id_11 : -1] id_14;
  parameter id_15 = 1;
  wire id_16;
  parameter id_17 = 1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_3,
      id_11,
      id_3,
      id_3,
      id_2
  );
  assign id_14[-1>=id_10] = -1;
endmodule
