#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12b61fd60 .scope module, "datapath_testbench" "datapath_testbench" 2 45;
 .timescale 0 0;
v0x12b63b310_0 .var "A_sel", 3 0;
v0x12b63b3c0_0 .var "B_sel", 3 0;
v0x12b63b4a0_0 .var "OP_Sel", 3 0;
v0x12b63b570_0 .var "clk", 0 0;
v0x12b63b600_0 .var "dstSel", 3 0;
v0x12b63b710_0 .var "inputData", 7 0;
v0x12b63b7a0_0 .var "muxSel", 0 0;
v0x12b63b830_0 .var "writeEnable", 0 0;
S_0x12b6209a0 .scope module, "uut" "datapath" 2 52, 2 22 0, S_0x12b61fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 1 "muxSel";
    .port_info 3 /INPUT 8 "inputData";
    .port_info 4 /INPUT 4 "dstSel";
    .port_info 5 /INPUT 4 "A_sel";
    .port_info 6 /INPUT 4 "B_sel";
    .port_info 7 /INPUT 4 "OP_Sel";
L_0x12b63ba80 .functor AND 1, v0x12b63b570_0, v0x12b63b830_0, C4<1>, C4<1>;
v0x12b63a940_0 .net "A_sel", 3 0, v0x12b63b310_0;  1 drivers
v0x12b63aa10_0 .net "B_sel", 3 0, v0x12b63b3c0_0;  1 drivers
v0x12b63aaa0_0 .net "OP_Sel", 3 0, v0x12b63b4a0_0;  1 drivers
v0x12b63ab50_0 .net "aluZ", 7 0, v0x12b639a90_0;  1 drivers
v0x12b63ac00_0 .net "clk", 0 0, v0x12b63b570_0;  1 drivers
v0x12b63acd0_0 .net "clk_writeEnable", 0 0, L_0x12b63ba80;  1 drivers
v0x12b63ad60_0 .net "dstSel", 3 0, v0x12b63b600_0;  1 drivers
v0x12b63ae10_0 .net "inputData", 7 0, v0x12b63b710_0;  1 drivers
v0x12b63aea0_0 .net "muxSel", 0 0, v0x12b63b7a0_0;  1 drivers
v0x12b63afc0_0 .net "regA", 7 0, L_0x12b63bd70;  1 drivers
v0x12b63b060_0 .net "regB", 7 0, L_0x12b63bfe0;  1 drivers
v0x12b63b140_0 .net "replaceData", 7 0, L_0x12b63b8e0;  1 drivers
v0x12b63b1d0_0 .net "writeEnable", 0 0, v0x12b63b830_0;  1 drivers
L_0x12b63b8e0 .functor MUXZ 8, v0x12b639a90_0, v0x12b63b710_0, v0x12b63b7a0_0, C4<>;
S_0x12b614810 .scope module, "alu" "alu" 2 41, 3 16 0, S_0x12b6209a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "OP";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 8 "Z";
v0x12b614980_0 .net "A", 7 0, L_0x12b63bd70;  alias, 1 drivers
v0x12b639920_0 .net "B", 7 0, L_0x12b63bfe0;  alias, 1 drivers
v0x12b6399d0_0 .net "OP", 3 0, v0x12b63b4a0_0;  alias, 1 drivers
v0x12b639a90_0 .var "Z", 7 0;
E_0x12b6089f0 .event anyedge, v0x12b639920_0, v0x12b614980_0, v0x12b6399d0_0;
S_0x12b639ba0 .scope module, "regFile" "register_file" 2 39, 4 22 0, S_0x12b6209a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "replaceData";
    .port_info 2 /INPUT 4 "replaceSel";
    .port_info 3 /INPUT 4 "A_sel";
    .port_info 4 /INPUT 4 "B_sel";
    .port_info 5 /OUTPUT 8 "A";
    .port_info 6 /OUTPUT 8 "B";
L_0x12b63bd70 .functor BUFZ 8, L_0x12b63bbb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12b63bfe0 .functor BUFZ 8, L_0x12b63be20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12b639ea0_0 .net "A", 7 0, L_0x12b63bd70;  alias, 1 drivers
v0x12b639f60_0 .net "A_sel", 3 0, v0x12b63b310_0;  alias, 1 drivers
v0x12b63a000_0 .net "B", 7 0, L_0x12b63bfe0;  alias, 1 drivers
v0x12b63a0d0_0 .net "B_sel", 3 0, v0x12b63b3c0_0;  alias, 1 drivers
v0x12b63a170_0 .net *"_ivl_0", 7 0, L_0x12b63bbb0;  1 drivers
v0x12b63a260_0 .net *"_ivl_10", 5 0, L_0x12b63bec0;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b63a310_0 .net *"_ivl_13", 1 0, L_0x130078058;  1 drivers
v0x12b63a3c0_0 .net *"_ivl_2", 5 0, L_0x12b63bc50;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b63a470_0 .net *"_ivl_5", 1 0, L_0x130078010;  1 drivers
v0x12b63a580_0 .net *"_ivl_8", 7 0, L_0x12b63be20;  1 drivers
v0x12b63a630_0 .net "clk", 0 0, L_0x12b63ba80;  alias, 1 drivers
v0x12b63a6d0 .array "regs", 0 15, 7 0;
v0x12b63a770_0 .net "replaceData", 7 0, L_0x12b63b8e0;  alias, 1 drivers
v0x12b63a820_0 .net "replaceSel", 3 0, v0x12b63b600_0;  alias, 1 drivers
E_0x12b639e60 .event posedge, v0x12b63a630_0;
L_0x12b63bbb0 .array/port v0x12b63a6d0, L_0x12b63bc50;
L_0x12b63bc50 .concat [ 4 2 0 0], v0x12b63b310_0, L_0x130078010;
L_0x12b63be20 .array/port v0x12b63a6d0, L_0x12b63bec0;
L_0x12b63bec0 .concat [ 4 2 0 0], v0x12b63b3c0_0, L_0x130078058;
    .scope S_0x12b639ba0;
T_0 ;
    %wait E_0x12b639e60;
    %load/vec4 v0x12b63a770_0;
    %load/vec4 v0x12b63a820_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b63a6d0, 0, 4;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12b614810;
T_1 ;
    %wait E_0x12b6089f0;
    %load/vec4 v0x12b6399d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.11;
T_1.1 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v0x12b614980_0;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v0x12b639920_0;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x12b614980_0;
    %load/vec4 v0x12b639920_0;
    %add;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x12b614980_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x12b614980_0;
    %load/vec4 v0x12b639920_0;
    %and;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x12b614980_0;
    %load/vec4 v0x12b639920_0;
    %or;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x12b614980_0;
    %load/vec4 v0x12b639920_0;
    %cmp/e;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12b639a90_0, 0, 8;
T_1.13 ;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x12b639920_0;
    %load/vec4 v0x12b614980_0;
    %cmp/u;
    %jmp/0xz  T_1.14, 5;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12b639a90_0, 0, 8;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12b639a90_0, 0, 8;
T_1.15 ;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12b61fd60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b63b570_0, 0, 1;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v0x12b63b570_0;
    %inv;
    %store/vec4 v0x12b63b570_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x12b61fd60;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b63b830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b63b7a0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x12b63b710_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 67 "$display", "Register 0 (should be 2): %d", &A<v0x12b63a6d0, 0> {0 0 0};
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x12b63b710_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 72 "$display", "Register 1 (should be 4): %d", &A<v0x12b63a6d0, 1> {0 0 0};
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x12b63b710_0, 0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 77 "$display", "Register 2 (should be 8): %d", &A<v0x12b63a6d0, 2> {0 0 0};
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x12b63b710_0, 0, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 82 "$display", "Register 3 (should be 16): %d", &A<v0x12b63a6d0, 3> {0 0 0};
    %vpi_call 2 86 "$display", "\012Loading 10101010 into register 4 and 11001100 into register 5" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x12b63b710_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 91 "$display", "Register 4 (should be 1010): %b", &A<v0x12b63a6d0, 4> {0 0 0};
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x12b63b710_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 96 "$display", "Register 5 (should be 1100): %b", &A<v0x12b63a6d0, 5> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b63b7a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 102 "$display", "\012Adding 2 and 4 from registers 0 and 1" {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12b63b4a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b63b310_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b63b3c0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 108 "$display", "ALU output register 15 (should be 6): %d", &A<v0x12b63a6d0, 15> {0 0 0};
    %vpi_call 2 111 "$display", "\012Testing greater than between 2 and 4 from registers 0 and 1" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12b63b4a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b63b310_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b63b3c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 117 "$display", "ALU output register 14 (should be 0): %d", &A<v0x12b63a6d0, 14> {0 0 0};
    %vpi_call 2 120 "$display", "\012Testing greater than between 8 and 4 from registers 3 and 1" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12b63b4a0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b63b310_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b63b3c0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 126 "$display", "ALU output register 13 (should be 1): %d", &A<v0x12b63a6d0, 13> {0 0 0};
    %vpi_call 2 129 "$display", "\012Testing equals between 8 and 8" {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12b63b4a0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b63b310_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b63b3c0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 135 "$display", "ALU output register 12 (should be 1): %d", &A<v0x12b63a6d0, 12> {0 0 0};
    %vpi_call 2 138 "$display", "\012Testing subtracting 8 from 16 using two's complement" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12b63b4a0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b63b310_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 143 "$display", "Register 11 (should be -8): %d", &A<v0x12b63a6d0, 11> {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12b63b4a0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12b63b310_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x12b63b3c0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 150 "$display", "Register 10 (should be 8): %d", &A<v0x12b63a6d0, 10> {0 0 0};
    %vpi_call 2 153 "$display", "\012Testing greater than between 4 and 8" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12b63b4a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b63b310_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b63b3c0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 159 "$display", "ALU output register 9 (should be 0): %d", &A<v0x12b63a6d0, 9> {0 0 0};
    %vpi_call 2 162 "$display", "\012Testing bitwise AND between 10101010 and 11001100" {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12b63b4a0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12b63b310_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12b63b3c0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 168 "$display", "ALU output register 8 (should be 00001000): %b\012", &A<v0x12b63a6d0, 8> {0 0 0};
    %vpi_call 2 171 "$display", "\012Testing bitwise OR between 10101010 and 11001100" {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12b63b4a0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12b63b310_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12b63b3c0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 177 "$display", "ALU output register 7 (should be 1110): %b\012", &A<v0x12b63a6d0, 7> {0 0 0};
    %vpi_call 2 180 "$display", "\012Testing zero operation" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b63b4a0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12b63b600_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 184 "$display", "ALU output register 6 (should be 0): %d\012", &A<v0x12b63a6d0, 6> {0 0 0};
    %vpi_call 2 186 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12b61fd60;
T_4 ;
    %vpi_call 2 190 "$dumpfile", "datapath.vcd" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "datapath.v";
    "alu.v";
    "register.v";
