!SESSION 2020-10-21 18:00:19.459 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=ko_KR
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2020-10-21 18:02:41.689
!MESSAGE Referenced part does not exist yet: org.eclipse.ui.views.TaskList.

!ENTRY org.eclipse.ui 4 4 2020-10-21 18:02:44.212
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:02:47.292
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:02:47.293
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:02:47.296
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:02:47.299
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:02:48.388
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:02:48.388
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:02:48.389
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:02:48.390
!MESSAGE XSCT Command: [setws E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:02:48.391
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/tool_windows/xilinx/Vitis/2020.1/data]. Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:02:48.394
!MESSAGE XSCT command with result: [setws E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 18:02:58.481
!MESSAGE Opening file dialog using preferences. Current path: D:\tool_windows\xilinx\Vitis\2020.1\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:04.081
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top16719554935272367109/FMC_LCD_test_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:05.553
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top16719554935272367109/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:05.575
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top16719554935272367109/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:05.589
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top16719554935272367109/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:05.685
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top16719554935272367109/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:05.693
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top16719554935272367109/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:05.717
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top16719554935272367109/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:05.720
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top16719554935272367109/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:07.735
!MESSAGE XSCT Command: [platform create -name {FMC_FSK} -hw {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Hardware\vivado_2020_1\FMC_LCD_test_top.xsa} -proc {microblaze_0} -os {standalone} -out {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2020-10-21 18:03:07.872
!MESSAGE Indexed 'FMC_FSK' (0 sources, 0 headers) in 0.002 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:14.559
!MESSAGE XSCT command with result: [platform create -name {FMC_FSK} -hw {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Hardware\vivado_2020_1\FMC_LCD_test_top.xsa} -proc {microblaze_0} -os {standalone} -out {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1};platform write], Result: [null, Successfully saved  the platform at "E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:14.883
!MESSAGE XSCT Command: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Thread: Worker-7: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:14.889
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-0: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:16.776
!MESSAGE XSCT command with result: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Result: [null, ]. Thread: Worker-7: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:16.777
!MESSAGE XSCT Command: [platform active {FMC_FSK}], Thread: Worker-7: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:16.778
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-0: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:16.780
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top16719554935272367109/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:16.781
!MESSAGE XSCT command with result: [platform active {FMC_FSK}], Result: [null, ]. Thread: Worker-7: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:03:16.788
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top16719554935272367109/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:26.688
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:26.762
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:26.790
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top15357529918232146020/FMC_LCD_test_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:28.209
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top15357529918232146020/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:28.210
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top15357529918232146020/FMC_LCD_test_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:28.223
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top15357529918232146020/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:28.297
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:29.762
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:29.763
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:29.776
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:29.778
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top15357529918232146020/FMC_LCD_test_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:29.786
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top15357529918232146020/FMC_LCD_test_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:29.788
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top15357529918232146020/FMC_LCD_test_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:29.796
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top15357529918232146020/FMC_LCD_test_top.xsa -os standalone -processor microblaze_0 -app hello_world -sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:31.731
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:31.739
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:31.742
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:31.747
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.192
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.196
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.197
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.201
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.202
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.206
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.207
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.210
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.211
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.215
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.216
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.220
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.221
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.225
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.226
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.244
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.248
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.256
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.257
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.262
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.263
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.267
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.269
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.285
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, CAM_IIC FLC_ctrl_0 PMOD_A PMOD_B Touch_IIC Touch_Intr_ctrl_0 UART microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.286
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.292
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Result: [null, {"CAM_IIC": {"name": "iic",
"ver": "3.6",
},
"FLC_ctrl_0": {"name": "FLC_ctrl",
"ver": "1.0",
},
"PMOD_A": {"name": "gpio",
"ver": "4.6",
},
"PMOD_B": {"name": "gpio",
"ver": "4.6",
},
"Touch_IIC": {"name": "iic",
"ver": "3.6",
},
"Touch_Intr_ctrl_0": {"name": "Touch_Intr_ctrl",
"ver": "1.0",
},
"UART": {"name": "uartlite",
"ver": "3.4",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.4",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.4",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.11",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.302
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.416
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"iic_v3_6": {"name": "iic",
"version": "3.6",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"FLC_ctrl_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"FLC_ctrl_v1_0": {"name": "FLC_ctrl",
"version": "1.0",
"repo": "E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/drivers/FLC_ctrl_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"MIG_clk_rst": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"PL_clk_tst": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"PMOD_A": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpio_v4_6": {"name": "gpio",
"version": "4.6",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"PMOD_B": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpio_v4_6": {"name": "gpio",
"version": "4.6",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"Touch_IIC": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"iic_v3_6": {"name": "iic",
"version": "3.6",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"Touch_Intr_ctrl_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"Touch_Intr_ctrl_v1_0": {"name": "Touch_Intr_ctrl",
"version": "1.0",
"repo": "E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/drivers/Touch_Intr_ctrl_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"UART": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartlite_v3_4": {"name": "uartlite",
"version": "3.4",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"axi_interconnect_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"clk_wiz_v1_3": {"name": "clk_wiz",
"version": "1.3",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartlite_v3_4": {"name": "uartlite",
"version": "3.4",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_v2_11": {"name": "cpu",
"version": "2.11",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"bram_v4_4": {"name": "bram",
"version": "4.4",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"bram_v4_4": {"name": "bram",
"version": "4.4",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"xlslice_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_g_inst": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_ila_lib": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_apc": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_ar": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_aw": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_b": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_r": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_w": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_apc": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_ar": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_aw": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_b": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_r": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_w": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_apc": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_ar": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_aw": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_b": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_r": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_w": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.418
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.422
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.424
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.428
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.455
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.461
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.462
!MESSAGE XSCT Command: [::hsi::utils::opensw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.464
!MESSAGE XSCT command with result: [::hsi::utils::opensw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.465
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss -app hello_world -processor microblaze_0 -os standalone -dir E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.598
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss -app hello_world -processor microblaze_0 -os standalone -dir E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.642
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.729
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.731
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.734
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.777
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:32.781
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 18:06:32.807
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:33.142
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top15357529918232146020/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:33.149
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/THYOON/AppData/Local/Temp/hwspec_FMC_LCD_test_top15357529918232146020/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2020-10-21 18:06:33.362
!MESSAGE Indexed 'FSK' (2 sources, 52 headers) in 0.231 sec: 1,530 declarations; 2,216 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2020-10-21 18:06:33.364
!MESSAGE Indexed 'FSK_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:37.730
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:37.736
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:37.738
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:37.744
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 18:06:37.748
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:37.750
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:37.754
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-21 18:06:42.470
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-21 18:06:42.473
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-21 18:06:42.474
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:48.623
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:48.627
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:48.628
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:48.631
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:48.632
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:48.636
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:49.059
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:49.062
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:49.064
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:49.076
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:49.079
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:49.083
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.423
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.429
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.430
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.496
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.503
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.511
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.513
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.518
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.521
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.525
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.527
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.532
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.533
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.536
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.538
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.541
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.542
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.556
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:51.557
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY org.eclipse.tcf 4 0 2020-10-21 18:06:53.666
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-21 18:06:53.668
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-10-21 18:06:53.668
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:53.695
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:53.712
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.059
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.074
!MESSAGE XSCT Command: [version -server], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.076
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.077
!MESSAGE XSCT Command: [version], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.079
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.083
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.089
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.090
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.107
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.109
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.115
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.117
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.134
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.140
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.146
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.147
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.164
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.165
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.172
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.179
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.196
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.198
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.204
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.211
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.228
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.233
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.251
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.252
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.254
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.255
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.259
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.275
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.281
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.282
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.299
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.305
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.307
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.308
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.314
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.315
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.316
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.317
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.322
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.325
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.342
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.344
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.347
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:55.350
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:56.106
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:56.107
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:58.324
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:58.341
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:59.682
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:59.683
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:59.769
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_3]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:59.771
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:59.773
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:59.774
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:59.922
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:59.923
!MESSAGE XSCT Command: [rst -system], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:59.928
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:06:59.933
!MESSAGE XSCT Command: [after 3000], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:02.937
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:02.940
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:02.980
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:02.981
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:03.048
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:03.118
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:03.863
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:03.864
!MESSAGE XSCT Command: [con], Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:03.877
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:10.582
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-147

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:10.586
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-147

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.587
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.594
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.604
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.614
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.626
!MESSAGE XSCT Command: [version -server], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.628
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.629
!MESSAGE XSCT Command: [version], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.630
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.631
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.637
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.638
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.655
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.659
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.665
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.666
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.684
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.685
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.692
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.693
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.710
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.712
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.719
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.720
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.737
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.738
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.744
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.745
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.762
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.763
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.781
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.790
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.791
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.804
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.817
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.823
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.841
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.842
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.878
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:11.879
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.083
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.101
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.120
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.121
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.134
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_3]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.136
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.138
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.139
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.154
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.156
!MESSAGE XSCT Command: [rst -system], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.161
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:14.162
!MESSAGE XSCT Command: [after 3000], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:17.163
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:17.165
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:17.181
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:17.190
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:17.251
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:17.294
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:17.310
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:17.311
!MESSAGE XSCT Command: [con], Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:17.325
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:47.909
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-189

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:47.913
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-189

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.920
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.929
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.931
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.945
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.948
!MESSAGE XSCT Command: [version -server], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.949
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.950
!MESSAGE XSCT Command: [version], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.951
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.952
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.958
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.959
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.976
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.983
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.989
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:48.990
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.007
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.008
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.014
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.022
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.040
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.041
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.047
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.055
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.072
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.073
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.079
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.081
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.097
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.100
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.117
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.118
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.120
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.137
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.157
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.157
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.175
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.176
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.212
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:49.213
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.415
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.437
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.457
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.458
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.471
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_3]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.474
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.476
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.476
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.495
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.496
!MESSAGE XSCT Command: [rst -system], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.500
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:51.501
!MESSAGE XSCT Command: [after 3000], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:54.502
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:54.503
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:54.520
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:54.521
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:54.579
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:54.622
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:54.638
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:54.639
!MESSAGE XSCT Command: [con], Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:07:54.651
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default

!ENTRY org.eclipse.tcf 4 0 2020-10-21 18:08:02.590
!MESSAGE TCF channel terminated
!STACK 0
java.net.SocketException: Connection reset
	at java.base/java.net.SocketInputStream.read(Unknown Source)
	at java.base/java.net.SocketInputStream.read(Unknown Source)
	at java.base/java.io.BufferedInputStream.read1(Unknown Source)
	at java.base/java.io.BufferedInputStream.read(Unknown Source)
	at java.base/java.io.FilterInputStream.read(Unknown Source)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:186)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:85)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:329)
!SESSION 2020-10-21 18:47:51.110 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=ko_KR
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.core.resources 2 10035 2020-10-21 18:48:56.231
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.ui 4 4 2020-10-21 18:48:59.298
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:49:03.136
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:49:03.140
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:49:03.145
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:49:03.146
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:49:03.147
!MESSAGE XSCT Command: [setws E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:49:03.150
!MESSAGE XSCT command with result: [setws E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:49:06.160
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:49:07.625
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:49:07.626
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:49:07.627
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/tool_windows/xilinx/Vitis/2020.1/data]. Thread: Worker-5: Initializing s/w repositories

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-21 18:50:10.389
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-21 18:50:10.391
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-21 18:50:10.391
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.cdt.core 4 0 2020-10-21 18:50:10.488
!MESSAGE Error: Not ELF format
!STACK 0
java.io.IOException: Not ELF format
	at org.eclipse.cdt.utils.elf.Elf$ELFhdr.<init>(Elf.java:188)
	at org.eclipse.cdt.utils.elf.Elf.commonSetup(Elf.java:666)
	at org.eclipse.cdt.utils.elf.Elf.<init>(Elf.java:684)
	at org.eclipse.cdt.utils.elf.Elf.getAttributes(Elf.java:929)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:60)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:34)
	at org.eclipse.cdt.launch.LaunchUtils.getBinary(LaunchUtils.java:110)
	at org.eclipse.tcf.internal.cdt.ui.TCFLaunchContext.isBinary(TCFLaunchContext.java:278)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.testIsExecutable(TCFPropertyTester.java:44)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.test(TCFPropertyTester.java:26)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:160)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:75)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.EnablementExpression.evaluate(EnablementExpression.java:55)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchShortcutExtension.evalEnablementExpression(LaunchShortcutExtension.java:281)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.getShortcutsForSelection(LaunchingResourceManager.java:454)
	at org.eclipse.debug.internal.ui.contextlaunching.ContextRunner.selectAndLaunch(ContextRunner.java:164)
	at org.eclipse.debug.internal.ui.contextlaunching.ContextRunner.launch(ContextRunner.java:98)
	at org.eclipse.debug.ui.actions.AbstractLaunchToolbarAction.runInternal(AbstractLaunchToolbarAction.java:87)
	at org.eclipse.debug.ui.actions.AbstractLaunchHistoryAction.runWithEvent(AbstractLaunchHistoryAction.java:420)
	at org.eclipse.ui.internal.PluginAction.runWithEvent(PluginAction.java:237)
	at org.eclipse.ui.internal.WWinPluginAction.runWithEvent(WWinPluginAction.java:219)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$5(ActionContributionItem.java:436)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3931)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3534)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY org.eclipse.cdt.core 4 0 2020-10-21 18:50:10.490
!MESSAGE Error: Not ELF format
!STACK 0
java.io.IOException: Not ELF format
	at org.eclipse.cdt.utils.elf.Elf$ELFhdr.<init>(Elf.java:188)
	at org.eclipse.cdt.utils.elf.Elf.commonSetup(Elf.java:666)
	at org.eclipse.cdt.utils.elf.Elf.<init>(Elf.java:684)
	at org.eclipse.cdt.utils.elf.Elf.getAttributes(Elf.java:929)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:60)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:34)
	at org.eclipse.cdt.launch.LaunchUtils.getBinary(LaunchUtils.java:120)
	at org.eclipse.tcf.internal.cdt.ui.TCFLaunchContext.isBinary(TCFLaunchContext.java:278)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.testIsExecutable(TCFPropertyTester.java:44)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.test(TCFPropertyTester.java:26)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:160)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:75)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.EnablementExpression.evaluate(EnablementExpression.java:55)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchShortcutExtension.evalEnablementExpression(LaunchShortcutExtension.java:281)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.getShortcutsForSelection(LaunchingResourceManager.java:454)
	at org.eclipse.debug.internal.ui.contextlaunching.ContextRunner.selectAndLaunch(ContextRunner.java:164)
	at org.eclipse.debug.internal.ui.contextlaunching.ContextRunner.launch(ContextRunner.java:98)
	at org.eclipse.debug.ui.actions.AbstractLaunchToolbarAction.runInternal(AbstractLaunchToolbarAction.java:87)
	at org.eclipse.debug.ui.actions.AbstractLaunchHistoryAction.runWithEvent(AbstractLaunchHistoryAction.java:420)
	at org.eclipse.ui.internal.PluginAction.runWithEvent(PluginAction.java:237)
	at org.eclipse.ui.internal.WWinPluginAction.runWithEvent(WWinPluginAction.java:219)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$5(ActionContributionItem.java:436)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3931)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3534)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:24.217
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.591
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.594
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.609
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.612
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.616
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.654
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.658
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.709
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.713
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.714
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:25.717
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:26.168
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:26.171
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:26.173
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:26.186
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:26.196
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:26.200
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2020-10-21 18:50:31.808
!MESSAGE Error: Not ELF format
!STACK 0
java.io.IOException: Not ELF format
	at org.eclipse.cdt.utils.elf.Elf$ELFhdr.<init>(Elf.java:188)
	at org.eclipse.cdt.utils.elf.Elf.commonSetup(Elf.java:666)
	at org.eclipse.cdt.utils.elf.Elf.<init>(Elf.java:684)
	at org.eclipse.cdt.utils.elf.Elf.getAttributes(Elf.java:929)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:60)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:34)
	at org.eclipse.cdt.launch.LaunchUtils.getBinary(LaunchUtils.java:110)
	at org.eclipse.tcf.internal.cdt.ui.TCFLaunchContext.isBinary(TCFLaunchContext.java:278)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.testIsExecutable(TCFPropertyTester.java:44)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.test(TCFPropertyTester.java:26)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:160)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:75)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.EnablementExpression.evaluate(EnablementExpression.java:55)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchShortcutExtension.evalEnablementExpression(LaunchShortcutExtension.java:281)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction.isApplicable(LaunchShortcutsAction.java:261)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction.fillMenu(LaunchShortcutsAction.java:170)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction.access$0(LaunchShortcutsAction.java:161)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction$2.menuShown(LaunchShortcutsAction.java:278)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1076)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1061)
	at org.eclipse.swt.widgets.Widget.notifyListeners(Widget.java:775)
	at org.eclipse.jface.action.ActionContributionItem.copyMenu(ActionContributionItem.java:1242)
	at org.eclipse.jface.action.ActionContributionItem.handleShowProxy(ActionContributionItem.java:1222)
	at org.eclipse.jface.action.ActionContributionItem.lambda$7(ActionContributionItem.java:1185)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1076)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Control.WM_INITMENUPOPUP(Control.java:5125)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4794)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:345)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1499)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2159)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4757)
	at org.eclipse.swt.internal.win32.OS.TrackPopupMenu(Native Method)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:250)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:3972)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3528)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY org.eclipse.cdt.core 4 0 2020-10-21 18:50:31.809
!MESSAGE Error: Not ELF format
!STACK 0
java.io.IOException: Not ELF format
	at org.eclipse.cdt.utils.elf.Elf$ELFhdr.<init>(Elf.java:188)
	at org.eclipse.cdt.utils.elf.Elf.commonSetup(Elf.java:666)
	at org.eclipse.cdt.utils.elf.Elf.<init>(Elf.java:684)
	at org.eclipse.cdt.utils.elf.Elf.getAttributes(Elf.java:929)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:60)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:34)
	at org.eclipse.cdt.launch.LaunchUtils.getBinary(LaunchUtils.java:120)
	at org.eclipse.tcf.internal.cdt.ui.TCFLaunchContext.isBinary(TCFLaunchContext.java:278)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.testIsExecutable(TCFPropertyTester.java:44)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.test(TCFPropertyTester.java:26)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:160)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:75)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.EnablementExpression.evaluate(EnablementExpression.java:55)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchShortcutExtension.evalEnablementExpression(LaunchShortcutExtension.java:281)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction.isApplicable(LaunchShortcutsAction.java:261)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction.fillMenu(LaunchShortcutsAction.java:170)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction.access$0(LaunchShortcutsAction.java:161)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction$2.menuShown(LaunchShortcutsAction.java:278)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1076)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1061)
	at org.eclipse.swt.widgets.Widget.notifyListeners(Widget.java:775)
	at org.eclipse.jface.action.ActionContributionItem.copyMenu(ActionContributionItem.java:1242)
	at org.eclipse.jface.action.ActionContributionItem.handleShowProxy(ActionContributionItem.java:1222)
	at org.eclipse.jface.action.ActionContributionItem.lambda$7(ActionContributionItem.java:1185)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1076)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Control.WM_INITMENUPOPUP(Control.java:5125)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4794)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:345)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1499)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2159)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4757)
	at org.eclipse.swt.internal.win32.OS.TrackPopupMenu(Native Method)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:250)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:3972)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3528)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.268
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.282
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.291
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.367
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.375
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.385
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.387
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.392
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.395
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.399
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.401
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.404
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.405
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.409
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.410
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.413
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.416
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.419
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:39.421
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:41.567
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:41.569
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY org.eclipse.cdt.core 4 0 2020-10-21 18:50:41.623
!MESSAGE Error: Not ELF format
!STACK 0
java.io.IOException: Not ELF format
	at org.eclipse.cdt.utils.elf.Elf$ELFhdr.<init>(Elf.java:188)
	at org.eclipse.cdt.utils.elf.Elf.commonSetup(Elf.java:666)
	at org.eclipse.cdt.utils.elf.Elf.<init>(Elf.java:684)
	at org.eclipse.cdt.utils.elf.Elf.getAttributes(Elf.java:929)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:60)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:34)
	at org.eclipse.cdt.launch.LaunchUtils.getBinary(LaunchUtils.java:110)
	at org.eclipse.tcf.internal.cdt.ui.TCFLaunchContext.isBinary(TCFLaunchContext.java:278)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.testIsExecutable(TCFPropertyTester.java:44)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.test(TCFPropertyTester.java:26)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:160)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:75)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.EnablementExpression.evaluate(EnablementExpression.java:55)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchShortcutExtension.evalEnablementExpression(LaunchShortcutExtension.java:281)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.getShortcutsForSelection(LaunchingResourceManager.java:454)
	at org.eclipse.debug.internal.ui.contextlaunching.ContextRunner.selectAndLaunch(ContextRunner.java:164)
	at org.eclipse.debug.internal.ui.contextlaunching.ContextRunner.launch(ContextRunner.java:98)
	at org.eclipse.debug.ui.actions.AbstractLaunchToolbarAction.runInternal(AbstractLaunchToolbarAction.java:87)
	at org.eclipse.debug.ui.actions.AbstractLaunchHistoryAction.runWithEvent(AbstractLaunchHistoryAction.java:420)
	at org.eclipse.ui.internal.PluginAction.runWithEvent(PluginAction.java:237)
	at org.eclipse.ui.internal.WWinPluginAction.runWithEvent(WWinPluginAction.java:219)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$5(ActionContributionItem.java:436)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3931)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3534)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY org.eclipse.cdt.core 4 0 2020-10-21 18:50:41.625
!MESSAGE Error: Not ELF format
!STACK 0
java.io.IOException: Not ELF format
	at org.eclipse.cdt.utils.elf.Elf$ELFhdr.<init>(Elf.java:188)
	at org.eclipse.cdt.utils.elf.Elf.commonSetup(Elf.java:666)
	at org.eclipse.cdt.utils.elf.Elf.<init>(Elf.java:684)
	at org.eclipse.cdt.utils.elf.Elf.getAttributes(Elf.java:929)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:60)
	at org.eclipse.cdt.utils.elf.parser.ElfParser.getBinary(ElfParser.java:34)
	at org.eclipse.cdt.launch.LaunchUtils.getBinary(LaunchUtils.java:120)
	at org.eclipse.tcf.internal.cdt.ui.TCFLaunchContext.isBinary(TCFLaunchContext.java:278)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.testIsExecutable(TCFPropertyTester.java:44)
	at org.eclipse.tcf.internal.debug.ui.launch.TCFPropertyTester.test(TCFPropertyTester.java:26)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:160)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:75)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:51)
	at org.eclipse.core.internal.expressions.EnablementExpression.evaluate(EnablementExpression.java:55)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchShortcutExtension.evalEnablementExpression(LaunchShortcutExtension.java:281)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.getShortcutsForSelection(LaunchingResourceManager.java:454)
	at org.eclipse.debug.internal.ui.contextlaunching.ContextRunner.selectAndLaunch(ContextRunner.java:164)
	at org.eclipse.debug.internal.ui.contextlaunching.ContextRunner.launch(ContextRunner.java:98)
	at org.eclipse.debug.ui.actions.AbstractLaunchToolbarAction.runInternal(AbstractLaunchToolbarAction.java:87)
	at org.eclipse.debug.ui.actions.AbstractLaunchHistoryAction.runWithEvent(AbstractLaunchHistoryAction.java:420)
	at org.eclipse.ui.internal.PluginAction.runWithEvent(PluginAction.java:237)
	at org.eclipse.ui.internal.WWinPluginAction.runWithEvent(WWinPluginAction.java:219)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$5(ActionContributionItem.java:436)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3931)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3534)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:42.974
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:42.976
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:42.978
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:42.979
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:42.981
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.014
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.021
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.033
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.051
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.077
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.083
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.085
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.101
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.110
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.116
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.117
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.134
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.135
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.142
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.143
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.159
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.161
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.167
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.168
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.185
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.190
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.207
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.208
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.210
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.211
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.217
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.234
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.255
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.256
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.273
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.275
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.278
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.279
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.285
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.286
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.287
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.289
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.294
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.295
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.311
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.317
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.319
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.323
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:43.874
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:44.076
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:44.077
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:44.078
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:44.079
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.063
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.069
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.070
!MESSAGE XSCT Command: [version -server], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.072
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.073
!MESSAGE XSCT Command: [version], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.075
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.076
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.082
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.083
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.085
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.101
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.102
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.835
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.836
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.845
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.847
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.933
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.934
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.949
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.950
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.951
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.952
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.957
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.958
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.973
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.974
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.988
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.989
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.992
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.993
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.997
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:47.998
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:50.997
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:50.999
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.013
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.032
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.759
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.760
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.764
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.765
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.827
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.857
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.858
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY org.eclipse.tcf.debug.ui 4 0 2020-10-21 18:50:51.886
!MESSAGE Unhandled exception in TCF UI
!STACK 0
java.lang.NullPointerException
	at org.eclipse.tcf.internal.cdt.ui.TCFBreakpointActions$RunControlListener.<init>(TCFBreakpointActions.java:219)
	at org.eclipse.tcf.internal.cdt.ui.TCFBreakpointActions$1.onConnected(TCFBreakpointActions.java:282)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onConnected(TCFModelManager.java:65)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$15.start(TCFLaunch.java:450)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.done(TCFLaunch.java:114)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.run(TCFLaunch.java:122)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.runLaunchSequence(TCFLaunch.java:494)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch.done(BaseTcfLaunch.java:151)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch.runLaunchSequence(BaseTcfLaunch.java:64)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$14.start(TCFLaunch.java:437)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.done(TCFLaunch.java:114)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$8$1.doneSubscribe(TCFLaunch.java:341)
	at org.eclipse.tcf.internal.services.remote.StreamsProxy$5.done(StreamsProxy.java:135)
	at org.eclipse.tcf.core.Command.result(Command.java:122)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1119)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.888
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.890
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.891
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.924
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.925
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.929
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.940
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.946
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.976
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.977
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.995
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:51.996
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:52.028
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:52.029
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.327
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.340
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.365
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.366
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.371
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.372
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.375
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.376
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.393
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.394
!MESSAGE XSCT Command: [rst -system], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.398
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:54.399
!MESSAGE XSCT Command: [after 3000], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:57.402
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:57.403
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:57.427
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:57.428
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:57.469
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:57.512
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:57.534
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:57.535
!MESSAGE XSCT Command: [con], Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 18:50:57.547
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-5: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:05.993
!MESSAGE XSCT Command: [platform read {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/platform.spr}], Thread: Worker-9: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:10.468
!MESSAGE XSCT command with result: [platform read {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/platform.spr}], Result: [null, ]. Thread: Worker-9: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:10.481
!MESSAGE XSCT Command: [platform active {FMC_FSK}], Thread: Worker-9: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:10.483
!MESSAGE XSCT command with result: [platform active {FMC_FSK}], Result: [null, ]. Thread: Worker-9: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:15.990
!MESSAGE XSCT Command: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Thread: Worker-10: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:19.170
!MESSAGE XSCT command with result: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Result: [null, ]. Thread: Worker-10: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:37.255
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:37.263
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:37.264
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-13: Build Project

!ENTRY org.eclipse.tcf 4 0 2020-10-21 19:07:38.777
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:38.844
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:38.887
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:38.912
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:38.916
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:38.923
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 19:07:38.925
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:38.930
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:07:38.936
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-13: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:22.727
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:22.731
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:22.732
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:22.747
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:24.041
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:24.047
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:24.054
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:24.059
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 19:09:24.060
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:24.062
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:24.065
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:25.215
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:25.218
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:25.239
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:25.327
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:33.711
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-171

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:33.715
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-171

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.717
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.722
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.724
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.790
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.793
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.801
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.803
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.806
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.807
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.811
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.812
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.816
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.817
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.820
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.821
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.825
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.826
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.830
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.831
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.883
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.884
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.888
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.889
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.893
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.894
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.898
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.899
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.902
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.903
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.914
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.918
!MESSAGE XSCT Command: [version -server], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.920
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.921
!MESSAGE XSCT Command: [version], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.922
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.923
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.930
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.931
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.948
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.949
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.955
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.963
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.993
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:34.995
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.001
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.002
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.019
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.020
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.026
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.027
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.044
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.045
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.053
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.061
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.078
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.083
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.100
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.102
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.103
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.104
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.109
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.120
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.130
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.136
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.153
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.154
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.190
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:35.191
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.401
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.417
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.436
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.438
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.525
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_3]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.544
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.555
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.556
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.571
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.572
!MESSAGE XSCT Command: [rst -system], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.576
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:37.577
!MESSAGE XSCT Command: [after 3000], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:40.579
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:40.580
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:40.596
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:40.598
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:40.667
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:40.698
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:40.714
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:40.716
!MESSAGE XSCT Command: [con], Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:09:40.731
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-21: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:10:09.848
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-226

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:10:09.852
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-226
!SESSION 2020-10-21 19:11:04.314 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=ko_KR
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2020-10-21 19:11:11.190
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:15.758
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:15.759
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:15.763
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:15.765
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:15.766
!MESSAGE XSCT Command: [setws E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:15.769
!MESSAGE XSCT command with result: [setws E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:17.893
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:18.437
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:18.438
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:18.440
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/tool_windows/xilinx/Vitis/2020.1/data]. Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:21.241
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:22.770
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:22.771
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:22.776
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:22.779
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:22.793
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:24.598
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:24.605
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:24.612
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:24.618
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 19:11:24.619
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:24.624
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:24.628
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-7: Build Project

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-21 19:11:27.462
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-21 19:11:27.463
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-10-21 19:11:27.464
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:28.902
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:28.907
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:28.909
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:28.988
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:28.995
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.003
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.005
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.009
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.010
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.014
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.016
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.020
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.021
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.026
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.027
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.030
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.031
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.036
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.038
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.044
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.046
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.051
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.052
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.056
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.057
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.062
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.064
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.068
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.071
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.200
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.201
!MESSAGE XSCT Command: [version -server], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.203
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.204
!MESSAGE XSCT Command: [version], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.206
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.217
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.224
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.230
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.247
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.250
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.256
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.257
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.274
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.275
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.281
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.282
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.300
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.312
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.319
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.321
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.338
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.344
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.350
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.351
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.368
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.369
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.386
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.387
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.389
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.390
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.395
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.434
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.440
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.443
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.460
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.465
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.523
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:29.524
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.728
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.751
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.771
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.773
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.859
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.860
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.862
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.864
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.880
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.881
!MESSAGE XSCT Command: [rst -system], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.886
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:31.899
!MESSAGE XSCT Command: [after 3000], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:34.906
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:34.907
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:34.926
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:34.933
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:35.013
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:35.085
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:35.101
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:35.110
!MESSAGE XSCT Command: [con], Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:35.126
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:44.387
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:44.394
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:44.408
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:44.415
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 19:11:44.422
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:44.423
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:44.440
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:56.268
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:56.293
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:56.295
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:56.300
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 19:11:56.308
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:56.309
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:56.313
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:59.812
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-116

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:11:59.818
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-116

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.820
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.826
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.827
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.838
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.850
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.852
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.853
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.854
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.855
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.860
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.861
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.880
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.893
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.900
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.901
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.918
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.919
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.925
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.926
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.943
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.944
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.950
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.951
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.968
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.974
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.981
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.982
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:00.999
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.001
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.018
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.020
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.021
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.033
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.053
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.054
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.071
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.072
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.108
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:01.109
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:03.330
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:03.349
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:03.370
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:03.372
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:04.905
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_0]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:04.907
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:04.909
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:04.910
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:04.926
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:04.935
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:04.961
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:04.963
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:07.964
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:07.965
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:07.982
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:07.983
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:08.396
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:08.433
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:08.450
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:08.457
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:08.479
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:49.808
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-162

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.194
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-162

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.813
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.817
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.819
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.829
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.830
!MESSAGE XSCT Command: [version -server], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.831
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.832
!MESSAGE XSCT Command: [version], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.834
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.835
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.841
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.841
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.859
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.860
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.867
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.868
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.885
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.886
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.892
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.904
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.921
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.926
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.933
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.934
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.951
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.952
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.958
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.959
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.976
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.977
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.995
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.996
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:50.998
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:51.010
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:51.016
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:51.017
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:51.034
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:51.036
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:51.071
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:51.072
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:53.274
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:53.292
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:53.322
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:53.323
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:54.925
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_1]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:54.926
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:54.928
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:54.930
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:54.950
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:54.955
!MESSAGE XSCT Command: [rst -system], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:54.963
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:54.964
!MESSAGE XSCT Command: [after 3000], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:57.966
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:57.967
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:57.983
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:57.985
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:58.386
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:58.419
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:58.435
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:58.438
!MESSAGE XSCT Command: [con], Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:12:58.453
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-0: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:22.700
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-208

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:22.708
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-208

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.712
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.716
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.717
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.728
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.756
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.770
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.808
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.814
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.815
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.821
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.847
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.864
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.867
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.883
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.884
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.901
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.902
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.908
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.910
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.927
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.928
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.933
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.942
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.959
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.960
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.966
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.974
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.991
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:23.997
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:24.014
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:24.015
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:24.017
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:24.031
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:24.037
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:24.038
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:24.055
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:24.057
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:24.093
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:24.094
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:26.302
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:26.313
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:26.336
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:26.338
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:27.931
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_2]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:27.932
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:27.935
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:27.935
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:27.951
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:27.962
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:27.967
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:27.968
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:30.971
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:30.974
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:30.995
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:30.997
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:31.394
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:31.425
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:31.443
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:31.444
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:15:31.467
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:16:59.528
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-250

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:16:59.533
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-250

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.532
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.535
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.536
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.547
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.549
!MESSAGE XSCT Command: [version -server], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.551
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.552
!MESSAGE XSCT Command: [version], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.553
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.554
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.559
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.560
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.577
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.580
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.593
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.607
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.631
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.632
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.639
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.647
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.664
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.665
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.671
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.680
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.697
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.703
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.709
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.710
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.728
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.729
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.745
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.747
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.748
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.773
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.780
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.780
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.798
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.800
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.838
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:00.839
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:03.038
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:03.058
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:03.077
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:03.078
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:04.626
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_3]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:04.627
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:04.632
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:04.636
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:04.658
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:04.659
!MESSAGE XSCT Command: [rst -system], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:04.663
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:04.664
!MESSAGE XSCT Command: [after 3000], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:07.666
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:07.668
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:07.690
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:07.692
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:08.082
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:08.117
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:08.132
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:08.134
!MESSAGE XSCT Command: [con], Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 19:17:08.150
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:35:37.893
!MESSAGE XSCT Command: [platform read {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/platform.spr}], Thread: Worker-46: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:35:42.488
!MESSAGE XSCT command with result: [platform read {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/platform.spr}], Result: [null, ]. Thread: Worker-46: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:35:42.502
!MESSAGE XSCT Command: [platform active {FMC_FSK}], Thread: Worker-46: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:35:42.510
!MESSAGE XSCT command with result: [platform active {FMC_FSK}], Result: [null, ]. Thread: Worker-46: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:35:47.642
!MESSAGE XSCT Command: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Thread: Worker-44: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:35:50.968
!MESSAGE XSCT command with result: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Result: [null, ]. Thread: Worker-44: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:01.344
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:01.361
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:01.363
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:02.901
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:02.902
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:02.906
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:02.908
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:02.921
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:04.876
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:04.883
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:04.884
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:04.891
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 20:36:04.893
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:04.894
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:04.898
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:08.189
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-313

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:08.194
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-313

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.220
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.237
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.242
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.332
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.362
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.369
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.371
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.436
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.439
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.446
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.449
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.453
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.453
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.457
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.458
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.466
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.467
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.470
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.471
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.475
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.475
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.479
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.480
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.505
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.519
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.523
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.524
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.527
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.528
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.532
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.558
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.564
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.565
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.575
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.580
!MESSAGE XSCT Command: [version -server], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.583
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.586
!MESSAGE XSCT Command: [version], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.590
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.592
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.598
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.603
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.619
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.621
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.627
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.630
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.647
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.648
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.654
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.656
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.674
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.676
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.711
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.766
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.785
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.786
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.792
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.793
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.810
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.811
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.828
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.829
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.831
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.832
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.836
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.852
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.858
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.860
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.877
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.879
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.912
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:09.913
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.173
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.194
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.213
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.214
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.410
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_7]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.535
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.563
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.565
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.581
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.592
!MESSAGE XSCT Command: [rst -system], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.599
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:12.600
!MESSAGE XSCT Command: [after 3000], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:15.602
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:15.603
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:15.619
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:15.620
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:16.018
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:16.055
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:16.071
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:16.074
!MESSAGE XSCT Command: [con], Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 20:36:16.090
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-46: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:07:00.647
!MESSAGE XSCT Command: [platform read {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/platform.spr}], Thread: Worker-59: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:07:02.487
!MESSAGE XSCT command with result: [platform read {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/platform.spr}], Result: [null, ]. Thread: Worker-59: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:29.497
!MESSAGE XSCT Command: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Thread: Worker-62: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:29.502
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-65: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.196
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-68: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.212
!MESSAGE XSCT command with result: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Result: [null, ]. Thread: Worker-62: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.213
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-65: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.214
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa]. Thread: Worker-68: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.215
!MESSAGE XSCT Command: [::scw::regenerate_psinit E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-68: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.216
!MESSAGE XSCT command with result: [::scw::regenerate_psinit E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-68: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.217
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-68: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.306
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-68: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.308
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-68: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.313
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-68: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.315
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-68: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.320
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-68: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.328
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.337
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.381
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.384
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, CAM_IIC FLC_ctrl_0 PMOD_A PMOD_B Touch_IIC Touch_Intr_ctrl_0 UART microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.385
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.391
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"CAM_IIC": {"name": "iic",
"ver": "3.6",
},
"FLC_ctrl_0": {"name": "FLC_ctrl",
"ver": "1.0",
},
"PMOD_A": {"name": "gpio",
"ver": "4.6",
},
"PMOD_B": {"name": "gpio",
"ver": "4.6",
},
"Touch_IIC": {"name": "iic",
"ver": "3.6",
},
"Touch_Intr_ctrl_0": {"name": "Touch_Intr_ctrl",
"ver": "1.0",
},
"UART": {"name": "uartlite",
"ver": "3.4",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.4",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.4",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.11",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.394
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.512
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"iic_v3_6": {"name": "iic",
"version": "3.6",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"FLC_ctrl_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"FLC_ctrl_v1_0": {"name": "FLC_ctrl",
"version": "1.0",
"repo": "E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/drivers/FLC_ctrl_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"MIG_clk_rst": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"PL_clk_tst": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"PMOD_A": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpio_v4_6": {"name": "gpio",
"version": "4.6",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"PMOD_B": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpio_v4_6": {"name": "gpio",
"version": "4.6",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"Touch_IIC": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"iic_v3_6": {"name": "iic",
"version": "3.6",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"Touch_Intr_ctrl_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"Touch_Intr_ctrl_v1_0": {"name": "Touch_Intr_ctrl",
"version": "1.0",
"repo": "E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/drivers/Touch_Intr_ctrl_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"UART": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartlite_v3_4": {"name": "uartlite",
"version": "3.4",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"axi_interconnect_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"clk_wiz_v1_3": {"name": "clk_wiz",
"version": "1.3",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartlite_v3_4": {"name": "uartlite",
"version": "3.4",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_v2_11": {"name": "cpu",
"version": "2.11",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"bram_v4_4": {"name": "bram",
"version": "4.4",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"bram_v4_4": {"name": "bram",
"version": "4.4",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"xlslice_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_g_inst": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_ila_lib": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_apc": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_ar": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_aw": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_b": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_r": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_0_w": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_apc": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_ar": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_aw": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_b": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_r": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_1_w": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_apc": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_ar": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_aw": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_b": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_r": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"system_ila_0_slot_2_w": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {D:/tool_windows/xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.540
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.546
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.547
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.551
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.572
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:31.645
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:37.130
!MESSAGE XSCT Command: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Thread: Worker-67: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:40.427
!MESSAGE XSCT command with result: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Result: [null, ]. Thread: Worker-67: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:41.625
!MESSAGE XSCT Command: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Thread: Worker-67: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:41.626
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-63: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:43.348
!MESSAGE XSCT command with result: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Result: [null, ]. Thread: Worker-67: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:43.354
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-63: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:43.355
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-63: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:44.771
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-63: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:57.838
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:57.852
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:57.861
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:59.435
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:59.437
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:59.441
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:59.442
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:14:59.455
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:01.085
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-65: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:01.092
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-65: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:01.093
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-65: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:01.098
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-65: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 21:15:01.099
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:01.101
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-65: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:01.104
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-65: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:01.742
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-65: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:01.745
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-65: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:01.753
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Thread: Worker-65: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:01.835
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Result: [null, ]. Thread: Worker-65: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:08.956
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-412

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:08.965
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-412

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:09.965
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:09.971
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:09.972
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.038
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.041
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.048
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.054
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.057
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.058
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.061
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.062
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.065
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.066
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.070
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.071
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.074
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.075
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.078
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.079
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.086
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.098
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.102
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.103
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.107
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.108
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.111
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.113
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.117
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.119
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.128
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.129
!MESSAGE XSCT Command: [version -server], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.131
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.132
!MESSAGE XSCT Command: [version], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.133
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.134
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.139
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.140
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.157
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.158
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.164
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.165
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.182
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.183
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.189
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.190
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.207
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.208
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.215
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.216
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.233
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.234
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.240
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.241
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.257
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.271
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.290
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.291
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.293
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.294
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.298
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.311
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.318
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.326
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.345
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.347
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.380
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:10.381
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.595
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.631
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.651
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.760
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.915
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_14]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.937
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.940
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.941
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.957
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.967
!MESSAGE XSCT Command: [rst -system], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.972
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:12.972
!MESSAGE XSCT Command: [after 3000], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:15.974
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:15.975
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:15.991
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:15.992
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:16.394
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:16.433
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:16.450
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:16.458
!MESSAGE XSCT Command: [con], Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:15:16.475
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-64: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:14.457
!MESSAGE XSCT Command: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Thread: Worker-72: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:18.097
!MESSAGE XSCT command with result: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Result: [null, ]. Thread: Worker-72: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:19.617
!MESSAGE XSCT Command: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Thread: Worker-74: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:19.617
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-75: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:21.411
!MESSAGE XSCT command with result: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Result: [null, ]. Thread: Worker-74: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:21.416
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-75: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:21.417
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-75: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:22.881
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-75: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:30.026
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:30.034
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:30.042
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:31.784
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:31.785
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:31.798
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:33.160
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-71: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:33.168
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-71: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:33.171
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-71: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:33.177
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-71: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 21:31:33.179
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:33.180
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-71: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:33.183
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-71: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:35.178
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:35.195
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:37.125
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-486

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:37.175
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-486

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.153
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.156
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.353
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.434
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.475
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.486
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.487
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.564
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.619
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.636
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.653
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.687
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.689
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.692
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.693
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.697
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.814
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.844
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.845
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.847
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.849
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.852
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.853
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.857
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.859
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.869
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.871
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.874
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.875
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.879
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.880
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:38.934
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.054
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.066
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.066
!MESSAGE XSCT Command: [version -server], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.068
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.070
!MESSAGE XSCT Command: [version], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.071
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.072
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.078
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.079
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.095
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.097
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.104
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.106
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.123
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.124
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.130
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.131
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.149
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.150
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.158
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.159
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.176
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.177
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.183
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.184
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.201
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.206
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.226
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.228
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.229
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.230
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.234
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.247
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.255
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.259
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.276
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.278
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.315
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:39.333
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:41.627
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:41.657
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:41.848
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:41.997
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:42.103
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_19]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:42.104
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:42.106
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:42.107
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:42.123
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:42.124
!MESSAGE XSCT Command: [rst -system], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:42.129
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:42.130
!MESSAGE XSCT Command: [after 3000], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:45.132
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:45.133
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:45.149
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:45.158
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:45.609
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:45.676
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:45.753
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:45.755
!MESSAGE XSCT Command: [con], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:31:45.771
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:16.463
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-547

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:16.467
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-547

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.467
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.477
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.497
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.507
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.508
!MESSAGE XSCT Command: [version -server], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.510
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.510
!MESSAGE XSCT Command: [version], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.511
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.512
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.518
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.519
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.537
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.538
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.544
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.545
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.562
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.563
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.586
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.603
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.620
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.621
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.627
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.628
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.646
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.647
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.654
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.656
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.673
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.687
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.707
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.711
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.713
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.742
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.749
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.750
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.765
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.770
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.808
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:17.809
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.011
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.078
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.111
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.112
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.125
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_19]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.128
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.131
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.132
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.148
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.149
!MESSAGE XSCT Command: [rst -system], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.155
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:20.156
!MESSAGE XSCT Command: [after 3000], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:23.157
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:23.158
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:23.175
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:23.176
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:23.569
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:23.626
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:23.661
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:23.662
!MESSAGE XSCT Command: [con], Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:33:23.678
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-72: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:05.748
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-590

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:05.751
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-590

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.751
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.755
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.756
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.767
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.768
!MESSAGE XSCT Command: [version -server], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.770
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.770
!MESSAGE XSCT Command: [version], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.772
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.772
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.778
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.780
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.798
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.814
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.857
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.858
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.877
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.881
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.887
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.889
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.906
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.907
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.914
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.915
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.933
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.938
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.944
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.956
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.974
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.975
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.992
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.993
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:06.995
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:07.016
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:07.022
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:07.023
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:07.040
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:07.041
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:07.078
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:07.085
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.293
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.313
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.342
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.360
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.375
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_19]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.376
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.379
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.380
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.396
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.397
!MESSAGE XSCT Command: [rst -system], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.402
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:09.403
!MESSAGE XSCT Command: [after 3000], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:12.404
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:12.406
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:12.422
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:12.423
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:12.816
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:12.862
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:12.879
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:12.880
!MESSAGE XSCT Command: [con], Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:35:12.907
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-68: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:46.268
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-635

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:46.273
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-635

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.271
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.276
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.277
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.287
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.296
!MESSAGE XSCT Command: [version -server], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.298
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.299
!MESSAGE XSCT Command: [version], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.300
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.301
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.307
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.308
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.352
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.373
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.379
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.380
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.397
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.398
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.404
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.410
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.433
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.435
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.440
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.441
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.458
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.459
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.492
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.517
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.534
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.535
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.552
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.553
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.555
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.570
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.576
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.591
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.609
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.610
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.646
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:47.647
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:49.843
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:49.861
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:49.884
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:49.885
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:49.900
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_19]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:49.994
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:49.996
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:49.997
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:50.015
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:50.016
!MESSAGE XSCT Command: [rst -system], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:50.064
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:50.146
!MESSAGE XSCT Command: [after 3000], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:53.148
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:53.149
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:53.165
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:53.169
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:53.578
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:53.622
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:53.650
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:53.657
!MESSAGE XSCT Command: [con], Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 21:38:53.674
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-71: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:04:52.553
!MESSAGE XSCT Command: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Thread: Worker-89: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:04:56.295
!MESSAGE XSCT command with result: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Result: [null, ]. Thread: Worker-89: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:04:57.791
!MESSAGE XSCT Command: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Thread: Worker-90: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:04:57.792
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-89: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:04:59.700
!MESSAGE XSCT command with result: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Result: [null, ]. Thread: Worker-90: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:04:59.705
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-89: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:04:59.706
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-89: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:01.145
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-89: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:18.062
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:18.070
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:18.078
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:19.773
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:19.774
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:19.778
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 15:25:05 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:19.779
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:19.792
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:21.436
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-88: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:21.447
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-88: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:21.450
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-88: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:21.456
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-88: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-21 22:05:21.457
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:21.472
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-88: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:21.476
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-88: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:22.139
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-88: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:22.142
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-88: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:22.522
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Thread: Worker-88: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:22.683
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Result: [null, ]. Thread: Worker-88: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:25.502
!MESSAGE XSCT Command: [disconnect tcfchan#14], Thread: Thread-700

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:25.505
!MESSAGE XSCT command with result: [disconnect tcfchan#14], Result: [null, ]. Thread: Thread-700

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.505
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.511
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.512
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.578
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.581
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.588
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.589
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.593
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.594
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.597
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.598
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.602
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.603
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.606
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.607
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.610
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.611
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.615
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.616
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.712
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.746
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.751
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.751
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.755
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.756
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.760
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.761
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.766
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:26.767
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.743
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.744
!MESSAGE XSCT Command: [version -server], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.746
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.747
!MESSAGE XSCT Command: [version], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.748
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.748
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.754
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.769
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.789
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.790
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.796
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:29.803
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.122
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.136
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.143
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.144
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.161
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.162
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.168
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.170
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.188
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.189
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.196
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.251
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.268
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.277
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.294
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.296
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.297
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.298
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.303
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.365
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.372
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.372
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.389
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.401
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.461
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:30.549
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:32.777
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:32.795
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:32.820
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:32.831
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:33.067
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_24]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:33.135
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:33.137
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:33.138
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:33.158
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:33.160
!MESSAGE XSCT Command: [rst -system], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:33.164
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:33.165
!MESSAGE XSCT Command: [after 3000], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:36.167
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:36.168
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:36.186
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:36.190
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:36.610
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:36.654
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:36.671
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:37.037
!MESSAGE XSCT Command: [con], Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-21 22:05:37.094
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-90: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:25.329
!MESSAGE XSCT Command: [disconnect tcfchan#16], Thread: Thread-759

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:25.620
!MESSAGE XSCT command with result: [disconnect tcfchan#16], Result: [null, ]. Thread: Thread-759

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.312
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.622
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.741
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.917
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.919
!MESSAGE XSCT Command: [version -server], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.922
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.923
!MESSAGE XSCT Command: [version], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.925
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.936
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.942
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.943
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.960
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:26.976
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.053
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.060
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.077
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.078
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.085
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.086
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.103
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.121
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.154
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.163
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.179
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.187
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.212
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.213
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.230
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.231
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.248
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.249
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.251
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.278
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.284
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.285
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.302
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.305
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.342
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:27.343
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:29.726
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:29.751
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:29.771
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:29.772
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:30.368
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_24]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:30.369
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:30.371
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:30.372
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:30.387
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:30.421
!MESSAGE XSCT Command: [rst -system], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:30.507
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:30.588
!MESSAGE XSCT Command: [after 3000], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:33.628
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:33.629
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:33.647
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:33.653
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:34.496
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:34.705
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:34.724
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:34.725
!MESSAGE XSCT Command: [con], Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:34.742
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-246: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:07:53.066
!MESSAGE XSCT Command: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Thread: Worker-238: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:00.449
!MESSAGE XSCT command with result: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Result: [null, ]. Thread: Worker-238: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:02.049
!MESSAGE XSCT Command: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Thread: Worker-249: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:02.058
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-247: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:04.322
!MESSAGE XSCT command with result: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Result: [null, ]. Thread: Worker-249: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:04.342
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-247: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:04.511
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-247: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:05.991
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-247: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:15.243
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:15.500
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:15.659
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:17.730
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:17.733
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:17.737
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 22:10:30 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:17.738
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:17.985
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main
