#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Sep  8 13:43:16 2022
# Process ID: 20112
# Current directory: D:/ofcollage/EES_exp/extral/lab_9_player/WLPlayer/WLPlayer.runs/system_video_to_vga_0_0_synth_1
# Command line: vivado.exe -log system_video_to_vga_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_video_to_vga_0_0.tcl
# Log file: D:/ofcollage/EES_exp/extral/lab_9_player/WLPlayer/WLPlayer.runs/system_video_to_vga_0_0_synth_1/system_video_to_vga_0_0.vds
# Journal file: D:/ofcollage/EES_exp/extral/lab_9_player/WLPlayer/WLPlayer.runs/system_video_to_vga_0_0_synth_1\vivado.jou
# Running On: DESKTOP-TFS74FU, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16929 MB
#-----------------------------------------------------------
source system_video_to_vga_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1539.922 ; gain = 597.980
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_video_to_vga_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8224
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_video_to_vga_0_0' [d:/ofcollage/EES_exp/extral/lab_9_player/WLPlayer/WLPlayer.gen/sources_1/bd/system/ip/system_video_to_vga_0_0/synth/system_video_to_vga_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'video_to_vga' [D:/ofcollage/EES_exp/extral/lab_7_Video/PL/video_strike/video_strike.srcs/sources_1/new/video_to_vga.v:23]
INFO: [Synth 8-6155] done synthesizing module 'video_to_vga' (1#1) [D:/ofcollage/EES_exp/extral/lab_7_Video/PL/video_strike/video_strike.srcs/sources_1/new/video_to_vga.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_video_to_vga_0_0' (2#1) [d:/ofcollage/EES_exp/extral/lab_9_player/WLPlayer/WLPlayer.gen/sources_1/bd/system/ip/system_video_to_vga_0_0/synth/system_video_to_vga_0_0.v:58]
WARNING: [Synth 8-7129] Port rgb_data[19] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[18] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[17] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[16] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[11] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[10] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[9] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[8] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[3] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[2] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[1] in module video_to_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_data[0] in module video_to_vga is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |FDRE |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    15|
|2     |  inst   |video_to_vga |    13|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.891 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.891 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.891 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1568.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1568.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e7112130
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1568.891 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/ofcollage/EES_exp/extral/lab_9_player/WLPlayer/WLPlayer.runs/system_video_to_vga_0_0_synth_1/system_video_to_vga_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1693.270 ; gain = 124.379
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_video_to_vga_0_0, cache-ID = 1fd07b1e9f324eb9
INFO: [Common 17-1381] The checkpoint 'D:/ofcollage/EES_exp/extral/lab_9_player/WLPlayer/WLPlayer.runs/system_video_to_vga_0_0_synth_1/system_video_to_vga_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_video_to_vga_0_0_utilization_synth.rpt -pb system_video_to_vga_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  8 13:45:25 2022...
