

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Sat Nov  4 23:56:46 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AXI_Master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1440081|  1440081|  14.401 ms|  14.401 ms|  1440082|  1440082|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_35_1     |  1440080|  1440080|    360020|          -|          -|       4|        no|
        | + VITIS_LOOP_35_1.1  |   120001|   120001|         3|          1|          1|  120000|       yes|
        | + VITIS_LOOP_41_2    |   120000|   120000|         2|          1|          1|  120000|       yes|
        | + VITIS_LOOP_35_1.3  |   120001|   120001|         3|          1|          1|  120000|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 14 15 }
  Pipeline-2 : II = 1, D = 3, States = { 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 20 18 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 120000, void @empty, void @empty_0, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_2, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %value_r"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%value_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %value_r"   --->   Operation 34 'read' 'value_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a"   --->   Operation 35 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff = alloca i64 1" [example.cpp:33]   --->   Operation 36 'alloca' 'buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%br_ln35 = br void" [example.cpp:35]   --->   Operation 37 'br' 'br_ln35' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%seg = phi i3 %add_ln35, void %memcpy-split, i3 0, void" [example.cpp:35]   --->   Operation 38 'phi' 'seg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul = phi i21 %add_ln35_1, void %memcpy-split, i21 0, void" [example.cpp:35]   --->   Operation 39 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.74ns)   --->   "%add_ln35 = add i3 %seg, i3 1" [example.cpp:35]   --->   Operation 40 'add' 'add_ln35' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.07ns)   --->   "%add_ln35_1 = add i21 %phi_mul, i21 480000" [example.cpp:35]   --->   Operation 41 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.69ns)   --->   "%icmp_ln35 = icmp_eq  i3 %seg, i3 4" [example.cpp:35]   --->   Operation 42 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.split5, void" [example.cpp:35]   --->   Operation 44 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i21 %phi_mul" [example.cpp:39]   --->   Operation 45 'zext' 'zext_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.47ns)   --->   "%add_ln39 = add i64 %zext_ln39, i64 %a_read" [example.cpp:39]   --->   Operation 46 'add' 'add_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln39, i32 2, i32 63" [example.cpp:39]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln" [example.cpp:39]   --->   Operation 48 'sext' 'sext_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln39" [example.cpp:39]   --->   Operation 49 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [example.cpp:50]   --->   Operation 50 'ret' 'ret_ln50' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [7/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 120000" [example.cpp:39]   --->   Operation 51 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 52 [6/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 120000" [example.cpp:39]   --->   Operation 52 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 53 [5/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 120000" [example.cpp:39]   --->   Operation 53 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 54 [4/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 120000" [example.cpp:39]   --->   Operation 54 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 55 [3/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 120000" [example.cpp:39]   --->   Operation 55 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 56 [2/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 120000" [example.cpp:39]   --->   Operation 56 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [example.cpp:32]   --->   Operation 57 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/7] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 120000" [example.cpp:39]   --->   Operation 58 'readreq' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 59 [1/1] (0.48ns)   --->   "%br_ln39 = br void %load-store-loop4" [example.cpp:39]   --->   Operation 59 'br' 'br_ln39' <Predicate = true> <Delay = 0.48>

State 10 <SV = 9> <Delay = 1.02>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%loop_index5 = phi i17 0, void %.split5, i17 %empty_18, void %load-store-loop4.split"   --->   Operation 60 'phi' 'loop_index5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (1.02ns)   --->   "%empty_18 = add i17 %loop_index5, i17 1"   --->   Operation 61 'add' 'empty_18' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.88ns)   --->   "%exitcond2 = icmp_eq  i17 %loop_index5, i17 120000"   --->   Operation 63 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120000, i64 120000, i64 120000"   --->   Operation 64 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %load-store-loop4.split, void %memcpy-split3.preheader"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 66 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [example.cpp:39]   --->   Operation 66 'read' 'gmem_addr_read' <Predicate = (!exitcond2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%loop_index5_cast = zext i17 %loop_index5"   --->   Operation 67 'zext' 'loop_index5_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %loop_index5_cast"   --->   Operation 68 'getelementptr' 'buff_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %gmem_addr_read, i17 %buff_addr" [example.cpp:39]   --->   Operation 69 'store' 'store_ln39' <Predicate = (!exitcond2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop4"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.48>
ST_13 : Operation 71 [1/1] (0.48ns)   --->   "%br_ln41 = br void %memcpy-split3" [example.cpp:41]   --->   Operation 71 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 14 <SV = 11> <Delay = 1.35>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i17 %add_ln41, void %.split, i17 0, void %memcpy-split3.preheader" [example.cpp:41]   --->   Operation 72 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (1.02ns)   --->   "%add_ln41 = add i17 %i, i17 1" [example.cpp:41]   --->   Operation 73 'add' 'add_ln41' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 74 [1/1] (0.88ns)   --->   "%icmp_ln41 = icmp_eq  i17 %i, i17 120000" [example.cpp:41]   --->   Operation 74 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120000, i64 120000, i64 120000"   --->   Operation 75 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split, void" [example.cpp:41]   --->   Operation 76 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i17 %i" [example.cpp:41]   --->   Operation 77 'zext' 'zext_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%buff_addr_1 = getelementptr i32 %buff, i64 0, i64 %zext_ln41" [example.cpp:44]   --->   Operation 78 'getelementptr' 'buff_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 79 [2/2] (1.35ns)   --->   "%buff_load = load i17 %buff_addr_1" [example.cpp:44]   --->   Operation 79 'load' 'buff_load' <Predicate = (!icmp_ln41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>

State 15 <SV = 12> <Delay = 3.90>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [example.cpp:32]   --->   Operation 80 'specpipeline' 'specpipeline_ln32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [example.cpp:32]   --->   Operation 81 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 82 [1/2] (1.35ns)   --->   "%buff_load = load i17 %buff_addr_1" [example.cpp:44]   --->   Operation 82 'load' 'buff_load' <Predicate = (!icmp_ln41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>
ST_15 : Operation 83 [1/1] (1.20ns)   --->   "%add_ln44 = add i32 %buff_load, i32 %value_read" [example.cpp:44]   --->   Operation 83 'add' 'add_ln44' <Predicate = (!icmp_ln41)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 84 [1/1] (1.35ns)   --->   "%store_ln44 = store i32 %add_ln44, i17 %buff_addr_1" [example.cpp:44]   --->   Operation 84 'store' 'store_ln44' <Predicate = (!icmp_ln41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memcpy-split3"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 16 <SV = 12> <Delay = 7.30>
ST_16 : Operation 86 [1/1] (7.30ns)   --->   "%empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 120000" [example.cpp:47]   --->   Operation 86 'writereq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 87 [1/1] (0.48ns)   --->   "%br_ln47 = br void %load-store-loop" [example.cpp:47]   --->   Operation 87 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 17 <SV = 13> <Delay = 1.35>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%loop_index = phi i17 0, void, i17 %empty_22, void %load-store-loop.split"   --->   Operation 88 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (1.02ns)   --->   "%empty_22 = add i17 %loop_index, i17 1"   --->   Operation 89 'add' 'empty_22' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.88ns)   --->   "%exitcond74 = icmp_eq  i17 %loop_index, i17 120000"   --->   Operation 91 'icmp' 'exitcond74' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120000, i64 120000, i64 120000"   --->   Operation 92 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond74, void %load-store-loop.split, void %memcpy-split"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i17 %loop_index"   --->   Operation 94 'zext' 'loop_index_cast' <Predicate = (!exitcond74)> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%buff_addr_2 = getelementptr i32 %buff, i64 0, i64 %loop_index_cast"   --->   Operation 95 'getelementptr' 'buff_addr_2' <Predicate = (!exitcond74)> <Delay = 0.00>
ST_17 : Operation 96 [2/2] (1.35ns)   --->   "%buff_load_1 = load i17 %buff_addr_2"   --->   Operation 96 'load' 'buff_load_1' <Predicate = (!exitcond74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>

State 18 <SV = 14> <Delay = 1.35>
ST_18 : Operation 97 [1/2] (1.35ns)   --->   "%buff_load_1 = load i17 %buff_addr_2"   --->   Operation 97 'load' 'buff_load_1' <Predicate = (!exitcond74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>

State 19 <SV = 15> <Delay = 7.30>
ST_19 : Operation 98 [1/1] (7.30ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %buff_load_1, i4 15" [example.cpp:39]   --->   Operation 98 'write' 'write_ln39' <Predicate = (!exitcond74)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 99 'br' 'br_ln0' <Predicate = (!exitcond74)> <Delay = 0.00>

State 20 <SV = 14> <Delay = 7.30>
ST_20 : Operation 100 [5/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [example.cpp:35]   --->   Operation 100 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 7.30>
ST_21 : Operation 101 [4/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [example.cpp:35]   --->   Operation 101 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 7.30>
ST_22 : Operation 102 [3/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [example.cpp:35]   --->   Operation 102 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 7.30>
ST_23 : Operation 103 [2/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [example.cpp:35]   --->   Operation 103 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 7.30>
ST_24 : Operation 104 [1/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [example.cpp:35]   --->   Operation 104 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'value_r' [13]  (1 ns)

 <State 2>: 1.47ns
The critical path consists of the following:
	'phi' operation ('phi_mul', example.cpp:35) with incoming values : ('add_ln35_1', example.cpp:35) [19]  (0 ns)
	'add' operation ('add_ln39', example.cpp:39) [28]  (1.47 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:39) [32]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:39) [32]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:39) [32]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:39) [32]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:39) [32]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:39) [32]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:39) [32]  (7.3 ns)

 <State 10>: 1.03ns
The critical path consists of the following:
	'phi' operation ('loop_index5') with incoming values : ('empty_18') [35]  (0 ns)
	'add' operation ('empty_18') [36]  (1.03 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (example.cpp:39) [43]  (7.3 ns)

 <State 12>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('buff_addr') [44]  (0 ns)
	'store' operation ('store_ln39', example.cpp:39) of variable 'gmem_addr_read', example.cpp:39 on array 'buff', example.cpp:33 [45]  (1.35 ns)

 <State 13>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', example.cpp:41) with incoming values : ('add_ln41', example.cpp:41) [50]  (0.489 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', example.cpp:41) with incoming values : ('add_ln41', example.cpp:41) [50]  (0 ns)
	'getelementptr' operation ('buff_addr_1', example.cpp:44) [59]  (0 ns)
	'load' operation ('buff_load', example.cpp:44) on array 'buff', example.cpp:33 [60]  (1.35 ns)

 <State 15>: 3.91ns
The critical path consists of the following:
	'load' operation ('buff_load', example.cpp:44) on array 'buff', example.cpp:33 [60]  (1.35 ns)
	'add' operation ('add_ln44', example.cpp:44) [61]  (1.2 ns)
	'store' operation ('store_ln44', example.cpp:44) of variable 'add_ln44', example.cpp:44 on array 'buff', example.cpp:33 [62]  (1.35 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:47) [65]  (7.3 ns)

 <State 17>: 1.35ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_22') [68]  (0 ns)
	'getelementptr' operation ('buff_addr_2') [76]  (0 ns)
	'load' operation ('buff_load_1') on array 'buff', example.cpp:33 [77]  (1.35 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'load' operation ('buff_load_1') on array 'buff', example.cpp:33 [77]  (1.35 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (example.cpp:39) [78]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:35) [81]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:35) [81]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:35) [81]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:35) [81]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:35) [81]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
