Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4935.367 ; gain = 0.000 ; free physical = 5404 ; free virtual = 40223
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f78fd231

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4935.367 ; gain = 0.000 ; free physical = 5404 ; free virtual = 40223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4935.367 ; gain = 0.000 ; free physical = 5404 ; free virtual = 40223

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d77968c5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 5349.664 ; gain = 414.297 ; free physical = 4771 ; free virtual = 39587

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14814a7d6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 5584.227 ; gain = 648.859 ; free physical = 4481 ; free virtual = 39297

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14814a7d6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 5584.227 ; gain = 648.859 ; free physical = 4481 ; free virtual = 39297
Phase 1 Placer Initialization | Checksum: 14814a7d6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 5584.227 ; gain = 648.859 ; free physical = 4473 ; free virtual = 39289

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1ab5727ca

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 5584.227 ; gain = 648.859 ; free physical = 4397 ; free virtual = 39213

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ab5727ca

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 5665.441 ; gain = 730.074 ; free physical = 4381 ; free virtual = 39197

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1ab5727ca

Time (s): cpu = 00:01:25 ; elapsed = 00:00:57 . Memory (MB): peak = 6062.480 ; gain = 1127.113 ; free physical = 4126 ; free virtual = 38942

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1cacdce32

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 6062.480 ; gain = 1127.113 ; free physical = 4078 ; free virtual = 38894

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1cacdce32

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 6062.480 ; gain = 1127.113 ; free physical = 4078 ; free virtual = 38894
Phase 2.1.1 Partition Driven Placement | Checksum: 1cacdce32

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 6062.480 ; gain = 1127.113 ; free physical = 4094 ; free virtual = 38910
Phase 2.1 Floorplanning | Checksum: df80013a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 6062.480 ; gain = 1127.113 ; free physical = 4094 ; free virtual = 38910

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6062.480 ; gain = 0.000 ; free physical = 4094 ; free virtual = 38910

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: df80013a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 6062.480 ; gain = 1127.113 ; free physical = 4094 ; free virtual = 38910

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: df80013a

Time (s): cpu = 00:01:29 ; elapsed = 00:00:59 . Memory (MB): peak = 6062.480 ; gain = 1127.113 ; free physical = 4094 ; free virtual = 38910

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1b39d5666

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 6062.480 ; gain = 1127.113 ; free physical = 4094 ; free virtual = 38910

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1407a8782

Time (s): cpu = 00:02:29 ; elapsed = 00:01:38 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 4099 ; free virtual = 38915

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 530 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 201 nets or LUTs. Breaked 1 LUT, combined 200 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 100 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 88 nets.  Re-placed 339 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 88 nets or cells. Created 0 new cell, deleted 3 existing cells and moved 339 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 6724.039 ; gain = 0.000 ; free physical = 4078 ; free virtual = 38894
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6724.039 ; gain = 0.000 ; free physical = 4078 ; free virtual = 38894

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            200  |                   201  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              3  |                    88  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            203  |                   289  |           0  |          10  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 15f9bd93c

Time (s): cpu = 00:02:37 ; elapsed = 00:01:45 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 4082 ; free virtual = 38898
Phase 2.5 Global Placement Core | Checksum: 20201fe6b

Time (s): cpu = 00:03:00 ; elapsed = 00:01:56 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 4036 ; free virtual = 38852
Phase 2 Global Placement | Checksum: 20201fe6b

Time (s): cpu = 00:03:00 ; elapsed = 00:01:56 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 4066 ; free virtual = 38882

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 144b10b71

Time (s): cpu = 00:03:12 ; elapsed = 00:02:02 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3971 ; free virtual = 38787

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2131c302e

Time (s): cpu = 00:03:17 ; elapsed = 00:02:05 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3949 ; free virtual = 38765

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 139dac90f

Time (s): cpu = 00:03:29 ; elapsed = 00:02:11 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3866 ; free virtual = 38681

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 17286b647

Time (s): cpu = 00:03:30 ; elapsed = 00:02:11 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3844 ; free virtual = 38658

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 14100c388

Time (s): cpu = 00:03:34 ; elapsed = 00:02:15 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3740 ; free virtual = 38554
Phase 3.3.3 Slice Area Swap | Checksum: 15f7650e8

Time (s): cpu = 00:03:35 ; elapsed = 00:02:16 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3732 ; free virtual = 38546
Phase 3.3 Small Shape DP | Checksum: 123538d0c

Time (s): cpu = 00:03:46 ; elapsed = 00:02:20 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3862 ; free virtual = 38676

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 15c4e6199

Time (s): cpu = 00:03:48 ; elapsed = 00:02:22 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3846 ; free virtual = 38660

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1cba8d72a

Time (s): cpu = 00:03:48 ; elapsed = 00:02:22 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3846 ; free virtual = 38660
Phase 3 Detail Placement | Checksum: 1cba8d72a

Time (s): cpu = 00:03:48 ; elapsed = 00:02:22 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3846 ; free virtual = 38660

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 244eb25f6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.144 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 240b25623

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 6724.039 ; gain = 0.000 ; free physical = 3840 ; free virtual = 38654
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2058c926d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 6724.039 ; gain = 0.000 ; free physical = 3837 ; free virtual = 38652
Phase 4.1.1.1 BUFG Insertion | Checksum: 244eb25f6

Time (s): cpu = 00:04:22 ; elapsed = 00:02:39 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3837 ; free virtual = 38652

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 244eb25f6

Time (s): cpu = 00:04:22 ; elapsed = 00:02:40 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3837 ; free virtual = 38652

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.203. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1c2b27bdf

Time (s): cpu = 00:04:43 ; elapsed = 00:02:59 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3837 ; free virtual = 38651

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.203. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1c2b27bdf

Time (s): cpu = 00:04:43 ; elapsed = 00:02:59 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3829 ; free virtual = 38644

Time (s): cpu = 00:04:43 ; elapsed = 00:02:59 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3834 ; free virtual = 38648
Phase 4.1 Post Commit Optimization | Checksum: 1c2b27bdf

Time (s): cpu = 00:04:43 ; elapsed = 00:03:00 . Memory (MB): peak = 6724.039 ; gain = 1788.672 ; free physical = 3834 ; free virtual = 38648
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6753.359 ; gain = 0.000 ; free physical = 3798 ; free virtual = 38621

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25872c735

Time (s): cpu = 00:05:20 ; elapsed = 00:03:31 . Memory (MB): peak = 6753.359 ; gain = 1817.992 ; free physical = 3842 ; free virtual = 38665

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25872c735

Time (s): cpu = 00:05:21 ; elapsed = 00:03:31 . Memory (MB): peak = 6753.359 ; gain = 1817.992 ; free physical = 3869 ; free virtual = 38689
Phase 4.3 Placer Reporting | Checksum: 25872c735

Time (s): cpu = 00:05:21 ; elapsed = 00:03:32 . Memory (MB): peak = 6753.359 ; gain = 1817.992 ; free physical = 3869 ; free virtual = 38689

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6753.359 ; gain = 0.000 ; free physical = 3869 ; free virtual = 38689

Time (s): cpu = 00:05:21 ; elapsed = 00:03:32 . Memory (MB): peak = 6753.359 ; gain = 1817.992 ; free physical = 3869 ; free virtual = 38689
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20225e702

Time (s): cpu = 00:05:21 ; elapsed = 00:03:32 . Memory (MB): peak = 6753.359 ; gain = 1817.992 ; free physical = 3893 ; free virtual = 38708
Ending Placer Task | Checksum: 198c89ed3

Time (s): cpu = 00:05:21 ; elapsed = 00:03:32 . Memory (MB): peak = 6753.359 ; gain = 1817.992 ; free physical = 3893 ; free virtual = 38708
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:32 ; elapsed = 00:03:36 . Memory (MB): peak = 6753.359 ; gain = 1817.992 ; free physical = 4572 ; free virtual = 39387
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
