// Seed: 3606630838
module module_0;
  logic [7:0] id_1, id_2;
  initial begin : LABEL_0
    id_1[1] = id_1;
  end
  wire id_3;
  module_2 modCall_1 ();
  wire id_4;
endmodule
program module_1 (
    input tri id_0,
    output supply0 id_1,
    input tri id_2
);
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  id_1(
      .id_0(~id_2 - -1)
  );
  wire id_3;
  wire id_4;
  assign id_2 = 1'b0;
endmodule
module module_3 (
    output tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    id_11,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply0 id_9
);
  wire id_12;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
