(S (S (VP (VBN Presented) (ADVP (RB below)))) (VP (VBZ is) (NP (NP (DT an) (JJ interesting) (NN type)) (PP (IN of) (NP (NP (JJ associative) (NN memory)) (VP (VBN called) (SBAR (S (NP (NP (NN toggle) (NN memory)) (PP (VBN based) (PP (IN on) (NP (NP (DT the) (NN concept)) (PP (IN of) (NP (NN T) (NN flip))))))) (VP (VBZ flops) (, ,) (SBAR (IN as) (S (S (VP (VBN opposed) (PP (IN to) (NP (NN D) (NN flip))))) (VP (VBZ flops)))))))))))) (. .))
(S (NP (NNP Toggle) (NN memory)) (VP (VBZ supports) (NP (NP (DT both) (JJ reversible) (NN programming)) (CC and) (NP (NN charge) (NN recovery)))) (. .))
(S (NP (NP (NNS Circuits)) (VP (VBN designed) (S (VP (VBG using) (NP (DT the) (NNS principles)))))) (VP (VBN delineated) (PP (IN below) (NP (NN permit) (NNS matchlines))) (PP (IN to) (NP (NN charge) (CC and) (NN discharge))) (PP (IN with) (NP (JJ near) (NML (CD zero) (NN energy)) (NN dissipation)))) (. .))
(S (NP (DT The) (VBG resulting) (NN lethargy)) (VP (VBZ is) (VP (VBN compensated) (PP (IN by) (NP (NP (DT the) (JJ massive) (NN parallelism)) (PP (IN of) (NP (JJ associative) (NN memory))))))) (. .))
(S (NP (NNP Simulation)) (VP (VBZ indicates) (PP (IN over) (NP (NP (NN 33x) (NN reduction)) (PP (IN in) (NP (NN energy) (NN dissipation))))) (S (VP (VBG using) (NP (DT a) (JJ sinusoidal) (NN power) (NN supply)) (PP (IN at) (NP (CD 2) (NNS MHz))))) (, ,) (S (VP (VBG assuming) (NP (JJ realistic) (NML (CD 50) (NN nm) (NN MOSFET)) (NNS models))))) (. .))
