# FPGA implementation of arithmetic functions

This is a study repository with SystemVerilog implementations of useful arithmetic functions [[1]](#1). All models include testbenches for verification. There are two main goals for this study:

1. Translate algorithms into synthesizable circuits;
2. and experiment with data path optimization techniques (pipelining, loop unrolling, etc.).

## Table of contents
- [Adders](#adders)
- [Multipliers](#multipliers)
- [Dividers](#dividers)
- [Finite Field Arithmetic](#finite-field-arithmetic)

---

### Adders

### Multipliers

### Dividers

### Finite-Field Arithmetic


## References

<a id="1">[1]</a> Jean-Pierre Deschamps , Gustavo D. Sutter , Enrique Cant√≥. **Guide to FPGA Implementation of Arithmetic Functions**. Springer, 2012.
