from user_design import make_chip


chip = make_chip()
chip.generate_verilog()
