{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765088843961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765088843961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 07 13:27:23 2025 " "Processing started: Sun Dec 07 13:27:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765088843961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765088843961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kit_Pipeline -c Kit_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kit_Pipeline -c Kit_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765088843961 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765088844558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Kit_Pipeline.sv(477) " "Verilog HDL warning at Kit_Pipeline.sv(477): extended using \"x\" or \"z\"" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 477 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1765088844574 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Kit_Pipeline.sv(526) " "Verilog HDL warning at Kit_Pipeline.sv(526): extended using \"x\" or \"z\"" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 526 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1765088844574 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Kit_Pipeline.sv(575) " "Verilog HDL warning at Kit_Pipeline.sv(575): extended using \"x\" or \"z\"" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1765088844574 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Kit_Pipeline.sv(1515) " "Verilog HDL warning at Kit_Pipeline.sv(1515): extended using \"x\" or \"z\"" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1515 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1765088844574 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Kit_Pipeline.sv(2475) " "Verilog HDL warning at Kit_Pipeline.sv(2475): extended using \"x\" or \"z\"" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2475 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1765088844590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kit_pipeline.sv 32 32 " "Found 32 design units, including 32 entities, in source file kit_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Kit_Pipeline " "Found entity 1: Kit_Pipeline" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "2 writeback_cycle " "Found entity 2: writeback_cycle" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "3 slt_sltu " "Found entity 3: slt_sltu" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_right_logical " "Found entity 4: shift_right_logical" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift_right_arithmetic " "Found entity 5: shift_right_arithmetic" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_left_logical " "Found entity 6: shift_left_logical" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "7 regfile " "Found entity 7: regfile" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "8 pc " "Found entity 8: pc" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 646 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_3_1 " "Found entity 9: mux_3_1" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux_2_1 " "Found entity 10: mux_2_1" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "11 memory_cycle " "Found entity 11: memory_cycle" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "12 lsu_syn " "Found entity 12: lsu_syn" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 923 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "13 mask_st_create " "Found entity 13: mask_st_create" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "14 mask_ld_create " "Found entity 14: mask_ld_create" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1076 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "15 datamem_syn " "Found entity 15: datamem_syn" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "16 demux_sel_mem " "Found entity 16: demux_sel_mem" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "17 output_buffer " "Found entity 17: output_buffer" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "18 data_trsf " "Found entity 18: data_trsf" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "19 mux_3_1_lsu " "Found entity 19: mux_3_1_lsu" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "20 inst_memory " "Found entity 20: inst_memory" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "21 imm_gen " "Found entity 21: imm_gen" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "22 hazard_detection " "Found entity 22: hazard_detection" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "23 full_adder " "Found entity 23: full_adder" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "24 forward " "Found entity 24: forward" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "25 fetch_cycle " "Found entity 25: fetch_cycle" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "26 execute_cycle " "Found entity 26: execute_cycle" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "27 decode_cycle " "Found entity 27: decode_cycle" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "28 control_unit_new " "Found entity 28: control_unit_new" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "29 brc " "Found entity 29: brc" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "30 branch_taken " "Found entity 30: branch_taken" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "31 alu " "Found entity 31: alu" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""} { "Info" "ISGN_ENTITY_NAME" "32 add_sub_32_bit " "Found entity 32: add_sub_32_bit" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765088844590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "insn_vld_wb Kit_Pipeline.sv(238) " "Verilog HDL Implicit Net warning at Kit_Pipeline.sv(238): created implicit net for \"insn_vld_wb\"" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765088844590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Kit_Pipeline " "Elaborating entity \"Kit_Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1765088844606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_cycle fetch_cycle:fetch_top " "Elaborating entity \"fetch_cycle\" for hierarchy \"fetch_cycle:fetch_top\"" {  } { { "Kit_Pipeline.sv" "fetch_top" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc fetch_cycle:fetch_top\|pc:pc_at_fetch " "Elaborating entity \"pc\" for hierarchy \"fetch_cycle:fetch_top\|pc:pc_at_fetch\"" {  } { { "Kit_Pipeline.sv" "pc_at_fetch" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_32_bit fetch_cycle:fetch_top\|add_sub_32_bit:pc_add4_at_fetch " "Elaborating entity \"add_sub_32_bit\" for hierarchy \"fetch_cycle:fetch_top\|add_sub_32_bit:pc_add4_at_fetch\"" {  } { { "Kit_Pipeline.sv" "pc_add4_at_fetch" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder fetch_cycle:fetch_top\|add_sub_32_bit:pc_add4_at_fetch\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"fetch_cycle:fetch_top\|add_sub_32_bit:pc_add4_at_fetch\|full_adder:FA0\"" {  } { { "Kit_Pipeline.sv" "FA0" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 fetch_cycle:fetch_top\|mux_2_1:pc_taken_at_fetch " "Elaborating entity \"mux_2_1\" for hierarchy \"fetch_cycle:fetch_top\|mux_2_1:pc_taken_at_fetch\"" {  } { { "Kit_Pipeline.sv" "pc_taken_at_fetch" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_memory fetch_cycle:fetch_top\|inst_memory:inst_memory_at_fetch " "Elaborating entity \"inst_memory\" for hierarchy \"fetch_cycle:fetch_top\|inst_memory:inst_memory_at_fetch\"" {  } { { "Kit_Pipeline.sv" "inst_memory_at_fetch" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844637 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "149 0 2048 Kit_Pipeline.sv(1474) " "Verilog HDL warning at Kit_Pipeline.sv(1474): number of words (149) in memory file does not match the number of elements in the address range \[0:2048\]" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1474 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1765088844637 "|Kit_Pipeline|fetch_cycle:fetch_top|inst_memory:inst_memory_at_fetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 Kit_Pipeline.sv(1472) " "Net \"imem.data_a\" at Kit_Pipeline.sv(1472) has no driver or initial value, using a default initial value '0'" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1765088844637 "|Kit_Pipeline|fetch_cycle:fetch_top|inst_memory:inst_memory_at_fetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 Kit_Pipeline.sv(1472) " "Net \"imem.waddr_a\" at Kit_Pipeline.sv(1472) has no driver or initial value, using a default initial value '0'" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1765088844637 "|Kit_Pipeline|fetch_cycle:fetch_top|inst_memory:inst_memory_at_fetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 Kit_Pipeline.sv(1472) " "Net \"imem.we_a\" at Kit_Pipeline.sv(1472) has no driver or initial value, using a default initial value '0'" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1765088844637 "|Kit_Pipeline|fetch_cycle:fetch_top|inst_memory:inst_memory_at_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cycle decode_cycle:decoce_top " "Elaborating entity \"decode_cycle\" for hierarchy \"decode_cycle:decoce_top\"" {  } { { "Kit_Pipeline.sv" "decoce_top" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_addr_execute Kit_Pipeline.sv(1980) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(1980): object \"rd_addr_execute\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1980 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844637 "|Kit_Pipeline|decode_cycle:decoce_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile decode_cycle:decoce_top\|regfile:regfile_at_decode " "Elaborating entity \"regfile\" for hierarchy \"decode_cycle:decoce_top\|regfile:regfile_at_decode\"" {  } { { "Kit_Pipeline.sv" "regfile_at_decode" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_new decode_cycle:decoce_top\|control_unit_new:control_unit_at_decode " "Elaborating entity \"control_unit_new\" for hierarchy \"decode_cycle:decoce_top\|control_unit_new:control_unit_at_decode\"" {  } { { "Kit_Pipeline.sv" "control_unit_at_decode" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode " "Elaborating entity \"imm_gen\" for hierarchy \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\"" {  } { { "Kit_Pipeline.sv" "imm_gen_at_decode" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_cycle execute_cycle:execute_top " "Elaborating entity \"execute_cycle\" for hierarchy \"execute_cycle:execute_top\"" {  } { { "Kit_Pipeline.sv" "execute_top" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_1 execute_cycle:execute_top\|mux_3_1:mux_forward_operand_a " "Elaborating entity \"mux_3_1\" for hierarchy \"execute_cycle:execute_top\|mux_3_1:mux_forward_operand_a\"" {  } { { "Kit_Pipeline.sv" "mux_forward_operand_a" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc execute_cycle:execute_top\|brc:brc_at_execute " "Elaborating entity \"brc\" for hierarchy \"execute_cycle:execute_top\|brc:brc_at_execute\"" {  } { { "Kit_Pipeline.sv" "brc_at_execute" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute_cycle:execute_top\|alu:alu_at_execute " "Elaborating entity \"alu\" for hierarchy \"execute_cycle:execute_top\|alu:alu_at_execute\"" {  } { { "Kit_Pipeline.sv" "alu_at_execute" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_logical execute_cycle:execute_top\|alu:alu_at_execute\|shift_left_logical:sll_alu " "Elaborating entity \"shift_left_logical\" for hierarchy \"execute_cycle:execute_top\|alu:alu_at_execute\|shift_left_logical:sll_alu\"" {  } { { "Kit_Pipeline.sv" "sll_alu" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_logical execute_cycle:execute_top\|alu:alu_at_execute\|shift_right_logical:srl_alu " "Elaborating entity \"shift_right_logical\" for hierarchy \"execute_cycle:execute_top\|alu:alu_at_execute\|shift_right_logical:srl_alu\"" {  } { { "Kit_Pipeline.sv" "srl_alu" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_arithmetic execute_cycle:execute_top\|alu:alu_at_execute\|shift_right_arithmetic:sra_alu " "Elaborating entity \"shift_right_arithmetic\" for hierarchy \"execute_cycle:execute_top\|alu:alu_at_execute\|shift_right_arithmetic:sra_alu\"" {  } { { "Kit_Pipeline.sv" "sra_alu" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_sltu execute_cycle:execute_top\|alu:alu_at_execute\|slt_sltu:slt_alu " "Elaborating entity \"slt_sltu\" for hierarchy \"execute_cycle:execute_top\|alu:alu_at_execute\|slt_sltu:slt_alu\"" {  } { { "Kit_Pipeline.sv" "slt_alu" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_cycle memory_cycle:memory_top " "Elaborating entity \"memory_cycle\" for hierarchy \"memory_cycle:memory_top\"" {  } { { "Kit_Pipeline.sv" "memory_top" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ld_data_reg Kit_Pipeline.sv(779) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(779): object \"ld_data_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 779 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_ledr_reg Kit_Pipeline.sv(780) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(780): object \"io_ledr_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_ledg_reg Kit_Pipeline.sv(781) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(781): object \"io_ledg_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 781 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_hex0_reg Kit_Pipeline.sv(782) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(782): object \"io_hex0_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 782 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_hex1_reg Kit_Pipeline.sv(783) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(783): object \"io_hex1_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 783 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_hex2_reg Kit_Pipeline.sv(784) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(784): object \"io_hex2_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 784 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_hex3_reg Kit_Pipeline.sv(785) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(785): object \"io_hex3_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 785 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_hex4_reg Kit_Pipeline.sv(786) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(786): object \"io_hex4_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 786 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_hex5_reg Kit_Pipeline.sv(787) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(787): object \"io_hex5_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 787 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_hex6_reg Kit_Pipeline.sv(788) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(788): object \"io_hex6_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 788 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_hex7_reg Kit_Pipeline.sv(789) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(789): object \"io_hex7_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 789 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_lcd_reg Kit_Pipeline.sv(790) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(790): object \"io_lcd_reg\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 790 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_mem Kit_Pipeline.sv(793) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(793): object \"opcode_mem\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 793 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844760 "|Kit_Pipeline|memory_cycle:memory_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_syn memory_cycle:memory_top\|lsu_syn:lsu_memory " "Elaborating entity \"lsu_syn\" for hierarchy \"memory_cycle:memory_top\|lsu_syn:lsu_memory\"" {  } { { "Kit_Pipeline.sv" "lsu_memory" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slt_sl_tmp Kit_Pipeline.sv(972) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(972): object \"slt_sl_tmp\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 972 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844784 "|Kit_Pipeline|memory_cycle:memory_top|lsu_syn:lsu_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem_syn memory_cycle:memory_top\|lsu_syn:lsu_memory\|datamem_syn:mem " "Elaborating entity \"datamem_syn\" for hierarchy \"memory_cycle:memory_top\|lsu_syn:lsu_memory\|datamem_syn:mem\"" {  } { { "Kit_Pipeline.sv" "mem" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mask_st_create memory_cycle:memory_top\|lsu_syn:lsu_memory\|datamem_syn:mem\|mask_st_create:mask_st " "Elaborating entity \"mask_st_create\" for hierarchy \"memory_cycle:memory_top\|lsu_syn:lsu_memory\|datamem_syn:mem\|mask_st_create:mask_st\"" {  } { { "Kit_Pipeline.sv" "mask_st" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mask_ld_create memory_cycle:memory_top\|lsu_syn:lsu_memory\|datamem_syn:mem\|mask_ld_create:mask_ld " "Elaborating entity \"mask_ld_create\" for hierarchy \"memory_cycle:memory_top\|lsu_syn:lsu_memory\|datamem_syn:mem\|mask_ld_create:mask_ld\"" {  } { { "Kit_Pipeline.sv" "mask_ld" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_sel_mem memory_cycle:memory_top\|lsu_syn:lsu_memory\|demux_sel_mem:demux_1 " "Elaborating entity \"demux_sel_mem\" for hierarchy \"memory_cycle:memory_top\|lsu_syn:lsu_memory\|demux_sel_mem:demux_1\"" {  } { { "Kit_Pipeline.sv" "demux_1" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_buffer memory_cycle:memory_top\|lsu_syn:lsu_memory\|output_buffer:outputperiph " "Elaborating entity \"output_buffer\" for hierarchy \"memory_cycle:memory_top\|lsu_syn:lsu_memory\|output_buffer:outputperiph\"" {  } { { "Kit_Pipeline.sv" "outputperiph" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_trsf memory_cycle:memory_top\|lsu_syn:lsu_memory\|output_buffer:outputperiph\|data_trsf:trsf_st " "Elaborating entity \"data_trsf\" for hierarchy \"memory_cycle:memory_top\|lsu_syn:lsu_memory\|output_buffer:outputperiph\|data_trsf:trsf_st\"" {  } { { "Kit_Pipeline.sv" "trsf_st" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_1_lsu memory_cycle:memory_top\|lsu_syn:lsu_memory\|mux_3_1_lsu:mux31 " "Elaborating entity \"mux_3_1_lsu\" for hierarchy \"memory_cycle:memory_top\|lsu_syn:lsu_memory\|mux_3_1_lsu:mux31\"" {  } { { "Kit_Pipeline.sv" "mux31" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844798 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Kit_Pipeline.sv(1448) " "Verilog HDL Case Statement information at Kit_Pipeline.sv(1448): all case item expressions in this case statement are onehot" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1448 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1765088844798 "|Kit_Pipeline|memory_cycle:memory_top|lsu_syn:lsu_memory|mux_3_1_lsu:mux31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_cycle writeback_cycle:writeback_top " "Elaborating entity \"writeback_cycle\" for hierarchy \"writeback_cycle:writeback_top\"" {  } { { "Kit_Pipeline.sv" "writeback_top" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection hazard_detection:hazard_load_top " "Elaborating entity \"hazard_detection\" for hierarchy \"hazard_detection:hazard_load_top\"" {  } { { "Kit_Pipeline.sv" "hazard_load_top" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_taken branch_taken:branch_taken_top " "Elaborating entity \"branch_taken\" for hierarchy \"branch_taken:branch_taken_top\"" {  } { { "Kit_Pipeline.sv" "branch_taken_top" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward forward:forward_top " "Elaborating entity \"forward\" for hierarchy \"forward:forward_top\"" {  } { { "Kit_Pipeline.sv" "forward_top" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765088844802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_fwd Kit_Pipeline.sv(1573) " "Verilog HDL or VHDL warning at Kit_Pipeline.sv(1573): object \"opcode_fwd\" assigned a value but never read" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1765088844802 "|Kit_Pipeline|forward:forward_top"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[0\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[0\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[1\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[1\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[2\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[2\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[3\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[3\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[4\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[4\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[5\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[5\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[6\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[6\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[7\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[7\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[8\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[8\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[9\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[9\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[10\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[10\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[11\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[11\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[12\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[12\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[13\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[13\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[14\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[14\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[15\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[15\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[16\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[16\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[17\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[17\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[18\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[18\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[19\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[19\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[20\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[20\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[21\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[21\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[22\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[22\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[23\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[23\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[24\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[24\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[25\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[25\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[26\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[26\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[27\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[27\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[28\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[28\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[29\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[29\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[30\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[30\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[31\] " "Converted tri-state buffer \"execute_cycle:execute_top\|alu:alu_at_execute\|o_alu_data\[31\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 2418 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[0\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[0\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[1\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[1\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[2\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[2\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[3\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[3\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[4\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[4\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[5\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[5\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[6\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[6\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[7\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[7\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[8\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[8\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[9\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[9\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[10\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[10\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[11\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[11\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[12\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[12\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[13\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[13\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[14\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[14\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[15\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[15\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[16\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[16\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[17\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[17\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[18\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[18\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[19\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[19\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[20\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[20\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[21\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[21\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[22\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[22\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[23\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[23\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[24\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[24\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[25\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[25\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[26\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[26\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[27\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[27\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[28\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[28\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[29\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[29\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[30\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[30\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[31\] " "Converted tri-state buffer \"decode_cycle:decoce_top\|imm_gen:imm_gen_at_decode\|o_imm_out\[31\]\" feeding internal logic into a wire" {  } { { "Kit_Pipeline.sv" "" { Text "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/Kit_Pipeline.sv" 1488 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1765088845289 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1765088845289 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2049 D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/db/Kit_Pipeline.ram0_inst_memory_38b34dae.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2049) in the Memory Initialization File \"D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/db/Kit_Pipeline.ram0_inst_memory_38b34dae.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1765088846711 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/db/Kit_Pipeline.ram0_inst_memory_38b34dae.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/db/Kit_Pipeline.ram0_inst_memory_38b34dae.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1765088846744 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1765088850245 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1765088857068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/output_files/Kit_Pipeline.map.smsg " "Generated suppressed messages file D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/output_files/Kit_Pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1765088857227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1765088857449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765088857449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5411 " "Implemented 5411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1765088857717 ""} { "Info" "ICUT_CUT_TM_OPINS" "187 " "Implemented 187 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1765088857717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5190 " "Implemented 5190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1765088857717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1765088857717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765088857747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 07 13:27:37 2025 " "Processing ended: Sun Dec 07 13:27:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765088857747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765088857747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765088857747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765088857747 ""}
