Startpoint: core.CPU_Xreg_value_a5[17][9]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.OUT[9]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0085    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0599    0.1169    0.2005    0.2005 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1169    0.0000    0.2005 ^ clkbuf_3_4_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0987    0.1733    0.2977    0.4982 ^ clkbuf_3_4_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1733    0.0000    0.4982 ^ clkbuf_leaf_31_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0242    0.0668    0.2374    0.7356 ^ clkbuf_leaf_31_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0668    0.0000    0.7356 ^ core.CPU_Xreg_value_a5[17][9]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0015    0.0277    0.4403    1.1759 v core.CPU_Xreg_value_a5[17][9]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0277    0.0000    1.1759 v core.OUT[9]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 1.1759   data arrival time

                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0085    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0599    0.1169    0.2005    0.2005 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1169    0.0000    0.2005 ^ clkbuf_3_6_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1137    0.1951    0.3139    0.5144 ^ clkbuf_3_6_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1951    0.0000    0.5144 ^ clkbuf_leaf_28_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0276    0.0717    0.2511    0.7656 ^ clkbuf_leaf_28_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0717    0.0000    0.7656 ^ core.OUT[9]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000    0.7656   clock reconvergence pessimism
                      -0.0700    0.6956   library hold time
                                 0.6956   data required time
-------------------------------------------------------------------------------
                                 0.6956   data required time
                                -1.1759   data arrival time
-------------------------------------------------------------------------------
                                 0.4803   slack (MET)


