
*** Running vivado
    with args -log system_algorithm_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_algorithm_top_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_algorithm_top_0_0.tcl -notrace
Command: synth_design -top system_algorithm_top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31738 
WARNING: [Synth 8-2507] parameter declaration becomes local in algorithm_top_v3_0_S_AXIS with formal parameter declaration list [/home/zhengyuanbo/project/xilinx/DDRtest/noDDRtest/noDDRtest.srcs/sources_1/bd/system/ipshared/3084/hdl/algorithm_top_v3_0_S_AXIS.v:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in algorithm_top_v3_0_M_AXIS with formal parameter declaration list [/home/zhengyuanbo/project/xilinx/DDRtest/noDDRtest/noDDRtest.srcs/sources_1/bd/system/ipshared/3084/hdl/algorithm_top_v3_0_M_AXIS.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1301.176 ; gain = 95.281 ; free physical = 578 ; free virtual = 8667
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_algorithm_top_0_0' [/home/zhengyuanbo/project/xilinx/DDRtest/noDDRtest/noDDRtest.srcs/sources_1/bd/system/ip/system_algorithm_top_0_0/synth/system_algorithm_top_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'algorithm_top_v3_0' [/home/zhengyuanbo/project/xilinx/DDRtest/noDDRtest/noDDRtest.srcs/sources_1/bd/system/ipshared/3084/hdl/algorithm_top_v3_0.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'algorithm_top_v3_0' (1#1) [/home/zhengyuanbo/project/xilinx/DDRtest/noDDRtest/noDDRtest.srcs/sources_1/bd/system/ipshared/3084/hdl/algorithm_top_v3_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_algorithm_top_0_0' (2#1) [/home/zhengyuanbo/project/xilinx/DDRtest/noDDRtest/noDDRtest.srcs/sources_1/bd/system/ip/system_algorithm_top_0_0/synth/system_algorithm_top_0_0.v:56]
WARNING: [Synth 8-3331] design algorithm_top_v3_0 has unconnected port m_axis_tlast
WARNING: [Synth 8-3331] design algorithm_top_v3_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design algorithm_top_v3_0 has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design algorithm_top_v3_0 has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design algorithm_top_v3_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design algorithm_top_v3_0 has unconnected port m_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.426 ; gain = 122.531 ; free physical = 597 ; free virtual = 8685
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.426 ; gain = 122.531 ; free physical = 598 ; free virtual = 8687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.426 ; gain = 122.531 ; free physical = 598 ; free virtual = 8687
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1563.066 ; gain = 2.000 ; free physical = 260 ; free virtual = 8376
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.066 ; gain = 357.172 ; free physical = 347 ; free virtual = 8467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.066 ; gain = 357.172 ; free physical = 347 ; free virtual = 8466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.066 ; gain = 357.172 ; free physical = 349 ; free virtual = 8468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.066 ; gain = 357.172 ; free physical = 348 ; free virtual = 8467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module algorithm_top_v3_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_algorithm_top_0_0 has unconnected port m_axis_tlast
WARNING: [Synth 8-3331] design system_algorithm_top_0_0 has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design system_algorithm_top_0_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design system_algorithm_top_0_0 has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design system_algorithm_top_0_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design system_algorithm_top_0_0 has unconnected port m_axis_aresetn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.066 ; gain = 357.172 ; free physical = 337 ; free virtual = 8458
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:01 . Memory (MB): peak = 1619.066 ; gain = 413.172 ; free physical = 287 ; free virtual = 8412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:01 . Memory (MB): peak = 1619.066 ; gain = 413.172 ; free physical = 289 ; free virtual = 8414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:01 . Memory (MB): peak = 1619.066 ; gain = 413.172 ; free physical = 289 ; free virtual = 8415
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1619.066 ; gain = 413.172 ; free physical = 291 ; free virtual = 8416
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1619.066 ; gain = 413.172 ; free physical = 290 ; free virtual = 8416
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1619.066 ; gain = 413.172 ; free physical = 290 ; free virtual = 8416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1619.066 ; gain = 413.172 ; free physical = 290 ; free virtual = 8416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1619.066 ; gain = 413.172 ; free physical = 290 ; free virtual = 8415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1619.066 ; gain = 413.172 ; free physical = 289 ; free virtual = 8415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |     9|
|2     |  inst   |algorithm_top_v3_0 |     9|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1619.066 ; gain = 413.172 ; free physical = 289 ; free virtual = 8415
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1619.066 ; gain = 178.531 ; free physical = 348 ; free virtual = 8474
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1619.074 ; gain = 413.172 ; free physical = 349 ; free virtual = 8474
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:04 . Memory (MB): peak = 1633.066 ; gain = 438.719 ; free physical = 333 ; free virtual = 8458
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/zhengyuanbo/project/xilinx/DDRtest/noDDRtest/noDDRtest.runs/system_algorithm_top_0_0_synth_1/system_algorithm_top_0_0.dcp' has been generated.
