# Implementation-of-Digital-System-Transmitter-RTL-to-GDS-flow
Full RTL-to-GDSII physical implementation of a Digital Transmitter using industry-standard Synopsys tools (Design Compiler, ICC2, StarRC, PrimeTime).


ğŸ¯ A complete backend digital design project implementing a **Digital System Transmitter**, progressing from RTL description to the final GDSII layout using a full industry-grade physical design flow.

---

## ğŸ“˜ Overview

This project showcases the physical implementation of a custom digital transmitter using a complete **RTL-to-GDSII** flow and offering hands-on experience with leading EDA tools and modern VLSI design methodologies.


The design journey includes:
- Synthesis with **Design Compiler**
- Data setup, Floorplanning, PowerPlanning, Placement, CTS, and Routing with **ICC2**
- Parasitic extraction with **StarRC**
- Static timing analysis using **PrimeTime**

---

## ğŸ“Œ Project Structure

```bash
â”œâ”€â”€ Synthesis/              # Design Compiler Logs and reports
â”œâ”€â”€ Floorplanning/          # Floorplan results and reports
â”œâ”€â”€ PowerPlanning/          # Power rings, stripes, and checks
â”œâ”€â”€ Placement/              # Placement results and reports
â”œâ”€â”€ CTS/                    # Clock Tree Synthesis stage and reports
â”œâ”€â”€ Routing/                # Routing congestion maps, results, and reports
â”œâ”€â”€ StarRC/                 # Parasitic extraction results
â””â”€â”€ STA_PrimeTime/          # Static Timing Analysis reports and histogram
````

---

## ğŸ§° EDA Tools Used

| Tool               | Purpose                                               |
| ------------------ | ------------------------------------------------------|
| Synopsys DC        | RTL Synthesis                                         |
| Synopsys ICC2      | Floorplanning, Powerplanning, Placement, CTS, Routing |
| Synopsys StarRC    | Parasitic Extraction                                  |
| Synopsys PrimeTime | Static Timing Analysis                                |

---

## ğŸš€ Flow Stages and Goals

| Stage                      | Description                                                                                            |
| -------------------------- | ------------------------------------------------------------------------------------------------------ |
| ğŸ› ï¸ RTL Design             | Described the digital transmitter architecture in SystemVerilog.                                        |
| ğŸ”§ Synthesis              | Generated gate-level netlist and performed basic timing checks.                                         |
| ğŸ§¾ Data Setup/NDM Creation| Creation of the new data model (NDM) database by importing LEF, technology files, and cell libraries.   |  
|                            | Established the initial environment and unified view for downstream stages                             |
| ğŸ“ Floorplanning          | Defined block boundaries, reserved regions for macros, and cell placement areas.                        |
| âš¡ Power Planning         | Created power/ground rings, stripes, and checked IR drop.                                               |
| ğŸ§© Placement              | Standard cell placement and optimization of physical layout.                                            |
| ğŸ” Clock Tree Synthesis   | Built and balanced the clock tree while minimizing skew.                                                |
| ğŸ”— Routing                | Connected all cells while meeting timing and avoiding DRCs.                                             |
| âš¡ Parasitic Extraction   | Extracted RC values for accurate delay and power estimation.                                            |
| â±ï¸ Static Timing Analysis | Verified setup/hold timing across slow and fast corners.                                                |


---

## ğŸ“© Contact

For questions, collaboration, or feedback:
**\Mohammed Salah**
ğŸ”— \https://www.linkedin.com/in/mohammed-aboshosha/

