---
layout: post
category: hardware
class: ASIC Design
title: Applying Machine Learning in VLSI Chip Design
description: Collection of research papers, books, articles and courses that solve challenging hardware VLSI chip design problems using Machine Learning.
author: Gogul Ilango
permalink: /hardware/research-papers-vlsi-ml
image: https://drive.google.com/uc?id=1gubFOinfey2qN7OrHbsGkbQBlvJeQpFg
---

<div class="sidebar_tracker" id="sidebar_tracker">
  <button onclick="closeSidebar('sidebar_tracker_content')">X</button>
  <p onclick="showSidebar('sidebar_tracker_content')">Contents</p>
  <ul id="sidebar_tracker_content">
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_1" href="#caeml-research-topics">CAEML Research Topics</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_2" href="#books">Books</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_3" href="#books">Reinforcement Learning</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_4" href="#general">General</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_5" href="#timing">Timing</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_6" href="#macro-placement">Macro Placement</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_7" href="#placement">Placement</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_8" href="#routing">Routing</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_9" href="#power">Power</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_10" href="#hardware-implementation">Hardware Implementation</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_11" href="#fpga">FPGA</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_12" href="#caeml">CAEML</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_13" href="#courses">Courses</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_14" href="#labs">Labs</a></li>
    <li><a class="sidebar_links" onclick="handleSideBarLinks(this.id)" id="link_15" href="#conferences">Conferences</a></li>
  </ul>
</div>

This blog post contains a collection of research papers, books, labs, conferences and additional resources that solve problems related to Advanced VLSI (Chip) Logic Design, Physical Design, Synthesis and Verification using Machine Learning and Deep Learning. Feel free to add a paper or an article related to this domain by commenting below so that I will include it here üòä

<div class="box-highlight">
  <h3 id="caeml-research-topics"><a href="https://publish.illinois.edu/advancedelectronics/" target="_blank">CAEML</a> Research Topics</h3>
  
  <ul>
    
    <li><a href="https://publish.illinois.edu/advancedelectronics/modular-machine-learning-for-behavioral-modeling-of-microelectronic-circuits-and-systems/" target="_blank">Modular Machine Learning for Behavioral Modeling of Microelectronic Circuits and Systems</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/behavioral-model-development-for-high-speed-links/" target="_blank">Behavioral Model Development for High-Speed Links</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/design-rule-checking-with-deep-networks/" target="_blank">Design Rule Checking with Deep Networks</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/optimization-of-power-delivery-networks-for-maximizing-signal-integrity/" target="_blank">Optimization of Power Delivery Networks for Maximizing Signal Integrity</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/intellectual-property-reuse-through-machine-learning/" target="_blank">Intellectual Property Reuse Through Machine Learning</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/models-to-enable-system-level-electrostatic-discharge-analysis/" target="_blank">Models to Enable System-level Electrostatic Discharge Analysis</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/applying-machine-learning-to-back-end-ic-design/" target="_blank">Applying Machine Learning to Back End IC Design</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/models-to-enable-system-level-electrostatic-discharge-analysis/" target="_blank">Models to Enable System-level Electrostatic Discharge Analysis</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/causal-inference-for-early-detection-of-hardware-failure/" target="_blank">Causal Inference for Early Detection of Hardware Failure</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/nl2ppa-netlist%E2%80%90to%E2%80%90ppa-prediction-using-machine-learning/" target="_blank">NL2PPA: Netlist‚Äêto‚ÄêPPA Prediction Using Machine Learning</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/fast-accurate-ppa-model%E2%80%90extraction/" target="_blank">Fast, Accurate PPA Model‚ÄêExtraction</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/design-space-exploration-using-dnn/" target="_blank">Design Space Exploration Using DNN</a></li>

    <li><a href="https://publish.illinois.edu/advancedelectronics/high-speed-bus-physical-design-analysis-through-machine-learning/" target="_blank">High-Speed Bus Physical Design Analysis through Machine Learning</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="books">Books</h3>

  <ul>

    <li><a href="https://www.springer.com/us/book/9783030046651" target="_blank">Machine Learning in VLSI Computer-Aided Design</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="general">Reinforcement Learning</h3>

  <ul>

    <li><a href="https://ai.googleblog.com/2020/04/chip-design-with-deep-reinforcement.html" target="_blank">Chip Design with Deep Reinforcement Learning</a></li>

    <li><a href="https://arxiv.org/abs/2004.10746" target="_blank">Chip Placement with Deep Reinforcement Learning</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="general">General</h3>

  <ul>

    <li><a href="https://vlsicad.ucsd.edu/Publications/Conferences/356/c356.pdf" target="_blank">Machine Learning Applications in Physical Design: Recent Results and Directions</a></li>

    <li><a href="http://www.cse.cuhk.edu.hk/~byu/papers/C63-SOCC2017-ML.pdf" target="_blank">Accelerating chip design with machine learning: From pre-silicon to post-silicon</a></li>

    <li><a href="https://woset-workshop.github.io/PDFs/a21.pdf" target="_blank">METRICS 2.0: A Machine-Learning Based Optimization System for IC Design</a></li>

    <li><a href="https://vlsicad.ucsd.edu/Publications/Conferences/352/c352.pdf" target="_blank">New Directions for Learning-Based IC Design Tools and Methodologies</a></li>

    <li><a href="https://ieeexplore.ieee.org/document/709400/" target="_blank">Machine learning-based VLSI cells shape function estimation</a></li>

    <li><a href="https://cloudfront.escholarship.org/dist/prd/content/qt59z0584c/qt59z0584c.pdf" target="_blank">Improved Physical Design and Signoff Methodologies for Better Integrated Circuit Design Quality</a></li>

    <li><a href="https://ieeexplore.ieee.org/document/7835438/" target="_blank">Machine learning in physical design</a></li>

    <li><a href="https://ieeexplore.ieee.org/document/7059020/" target="_blank">Machine learning and pattern matching in physical design</a></li>
    
    <li><a href="https://pdfs.semanticscholar.org/e78d/a5cd108f6f469067f94ed7c63a11daec1bf4.pdf" target="_blank">The impact of AI technology on VLSI design </a></li>

    <li><a href="http://cc.ee.ntu.edu.tw/~ywchang/Courses/PD/unit1p2.pdf" target="_blank">Physical Design for Nanometer ICs</a></li>

    <li><a href="http://www.gtcad.gatech.edu/www/papers/sandeep-jicce-2017.pdf" target="_blank">Machine Learning Based Variation Modeling and Optimization for 3D ICs</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="timing">Timing</h3>

  <ul>
    <li><a href="https://vlsicad.ucsd.edu/Publications/Conferences/361/c361.pdf" target="_blank">Using Machine Learning to Predict Path-Based Slack from Graph-Based Timing Analysis</a></li>

    <li><a href="https://ieeexplore.ieee.org/document/7171706/" target="_blank">SI for free: machine learning of interconnect coupling delay and transition effects</a></li>

    <li><a href="https://ieeexplore.ieee.org/document/8060438/" target="_blank">LSTA: Learning-based static timing analysis for high-dimensional correlated on-chip variations</a></li>

    <li><a href="https://www.date-conference.com/date16/files/proceedings/2014/pdffiles/09.7_4.pdf" target="_blank">A Deep Learning Methodology to Proliferate Golden Signoff Timing</a></li>

    <li><a href="https://vlsicad.ucsd.edu/Publications/Conferences/299/c299.pdf" target="_blank">Learning-Based Approximation of Interconnect Delay and Slew in Signoff Timing Tools</a></li>

    <li><a href="https://dl.acm.org/citation.cfm?id=2717771" target="_blank">Accelerated Path-Based Timing Analysis with MapReduce</a></li>

    <li><a href="http://mesl.ucsd.edu/site/pubs/Xun_DATE17a.pdf" target="_blank">SLoT: A Supervised Learning Model to Predict Dynamic Timing Errors of Functional Units</a></li>

    <li><a href="http://www.tauworkshop.com/2018/slides/TAU18_ML_panel.pdf" target="_blank">Machine Learning: Confluence with Timing/EDA</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="macro-placement">Macro Placement</h3>

  <ul>
    <li><a href="https://patents.google.com/patent/US9147032" target="_blank">Machine Learning based Datapath Extraction</a></li>
    
    <li><a href="https://research.nvidia.com/publication/2019-03_Routability-Driven-Macro-Placement" target="_blank">Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model</a></li>

    <li><a href="https://arxiv.org/ftp/arxiv/papers/1801/1801.02620.pdf" target="_blank">A Machine Learning Framework for Register Placement Optimization in Digital Circuit Design</a></li>

    <li><a href="http://www.sersc.org/journals/IJHIT/vol9_no1_2016/24.pdf" target="_blank">A Study of Floorplanning Challenges and Analysis of macro placement approaches in Physical Aware Synthesis</a></li>


    <li><a href="http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.868.8981&rep=rep1&type=pdf" target="_blank">A Genetic Algorithm for Macro Cell Placement</a></li>


    <li><a href="https://dl.acm.org/citation.cfm?id=2593206" target="_blank">Routability-Driven Blockage-Aware Macro Placement</a></li>


    <li><a href="https://www.sciencedirect.com/science/article/pii/016792609190042J" target="_blank">Macro-cell and module placement by genetic adaptive search with bitmap-represented chromosome</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="placement">Placement</h3>

  <ul>

    <li><a href="https://research.nvidia.com/publication/2019-06_DREAMPlace%3A-Deep-Learning" target="_blank">DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement</a> - [<a href="https://github.com/limbo018/DREAMPlace" target="_blank">Github</a>]</li>

    <li><a href="https://web.eecs.umich.edu/~imarkov/pubs/conf/iccad12-procha.pdf" target="_blank">Progress and Challenges in VLSI Placement Research</a></li>

    <li><a href="https://ieeexplore.ieee.org/document/8373272" target="_blank">A learning-based methodology for routability prediction in placement</a></li>

    <li><a href="https://ieeexplore.ieee.org/document/7939657" target="_blank">Detailed routing violation prediction during placement using machine learning</a></li>

    <li><a href="https://arxiv.org/pdf/1811.04151.pdf" target="_blank">Design Rule Violation Hotspot Prediction Based on Neural Network Ensembles</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="routing">Routing</h3>

  <ul>

  	<li><a href="https://research.nvidia.com/publication/2018-11_RouteNet%3A-routability-prediction" target="_blank">RouteNet: routability prediction for mixed-size designs using convolutional neural network</a></li>

    <li><a href="https://arxiv.org/pdf/1811.04151.pdf" target="_blank">Design Rule Violation Hotspot Prediction Based on Neural Network Ensembles</a></li>

    <li><a href="https://research.nvidia.com/sites/default/files/pubs/2018-11_RouteNet%3A-routability-prediction/a80-xie.pdf" target="_blank">RouteNet: Routability Prediction for Mixed-Size Designs Using Convolutional Neural Network</a></li>

    <li><a href="https://arxiv.org/pdf/1706.08948.pdf" target="_blank">Training a Fully Convolutional Neural Network to Route Integrated Circuits</a></li>

    <li><a href="http://cwcserv.ucsd.edu/~billlin/recent/esl10_power.pdf" target="_blank">Accurate Machine-Learning-Based On-Chip Router Modeling</a></li>

    <li><a href="https://vlsicad.ucsd.edu/Publications/Conferences/348/c348.pdf" target="_blank">Routability Optimization for Industrial Designs at Sub-14nm Process Nodes Using Machine Learning</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="power">Power</h3>

  <ul>

  	<li><a href="https://research.nvidia.com/publication/2019-06_PRIMAL%3A-Power-Inference" target="_blank">PRIMAL: Power Inference using Machine Learning</a></li>

    <li><a href="https://vlsicad.ucsd.edu/Publications/Conferences/338/c338.pdf" target="_blank">Learning-Based Prediction of Embedded Memory Timing Failures During Initial Floorplan Design</a></li>

    <li><a href="https://ieeexplore.ieee.org/document/8297359/" target="_blank">Machine learning based generic violation waiver system with application on electromigration sign-off</a></li>

    <li><a href="https://ieeexplore.ieee.org/document/8368657/" target="_blank">IR drop prediction of ECO-revised circuits using machine learning</a></li>

    <li><a href="https://dl.acm.org/citation.cfm?id=3240823" target="_blank">Machine-learning-based dynamic IR drop prediction for ECO</a></li>

    <li><a href="https://tel.archives-ouvertes.fr/tel-00998547/document" target="_blank">Modelling and Simulation of the IR-Drop phenomenon in integrated circuits</a></li><li><a href="https://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2016.0032" target="_blank">PSN-aware circuit test timing prediction using machine learning</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="hardware-implementation">Hardware Implementation</h3>

  <ul>
    <li><a href="https://ieeexplore.ieee.org/document/7470473/" target="_blank">VLSI Extreme Learning Machine: A Design Space Exploration</a></li>
    <li><a href="https://ieeexplore.ieee.org/document/7839313/" target="_blank">VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing</a></li>
    <li><a href="http://trace.tennessee.edu/cgi/viewcontent.cgi?article=4023&context=utk_graddiss" target="_blank">An Analog VLSI Deep Machine Learning
  Implementation</a></li>
    <li><a href="https://stacks.stanford.edu/file/druid:qf934gh3708/EFFICIENT%20METHODS%20AND%20HARDWARE%20FOR%20DEEP%20LEARNING-augmented.pdf">Efficient Methods and Hardware for Deep Learning</a></li>
    <li><a href="https://arxiv.org/pdf/1712.01887.pdf">Deep Gradient Compression: Reducing the Compression Bandwidth for Distributed Training</a></li>
    <li><a href="https://ieeexplore.ieee.org/document/7939671/">Energy efficient VLSI circuits for machine learning on-chip</a></li>
  </ul>
</div>

<div class="box-highlight">
  <h3 id="fpga">FPGA</h3>

  <ul>
    
    <li><a href="http://www.cse.iitm.ac.in/~ravi/papers/3drlCamera.pdf" target="_blank">Placement and Routing for 3D-FPGAs using Reinforcement Learning and Support Vector Machines</a></li>

    <li><a href="https://fpga.socs.uoguelph.ca/file/3Ep7kp0m34vA9q3B2aTy5W.pdf" target="_blank">Machine-Learning Based Congestion Estimation for Modern FPGAs</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="caeml">CAEML</h3>
  <ul>
    <li><a href="https://publish.illinois.edu/advancedelectronics/" target="_blank">CAEML website</a></li>

    <li><a href="http://publish.illinois.edu/advancedelectronics/files/2017/10/Franzon.pdf" target="_blank">Machine Learning for Next Generation EDA</a></li>

    <li><a href="http://publish.illinois.edu/advancedelectronics/files/2017/10/Intro-Rosenbaum.pdf" target="_blank">Machine Learning for Hardware Design</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="courses">Courses</h3>

  <ul>

    <li><a href="https://www.udemy.com/vsd-machine-intelligence-in-eda-cad/" target="_blank">VSD - Machine Intelligence in EDA/CAD</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="labs">Labs</h3>

  <ul>

    <li><a href="https://www.ece.ucsb.edu/vlsicad/" target="_blank">VLSI CAD Lab</a></li>

  </ul>
</div>

<div class="box-highlight">
  <h3 id="conferences">Conferences</h3>

  <ul>

    <li><a href="https://www.dac.com/content/machine-learningai" target="_blank">Design Automation Conference - Machine Learning/AI</a></li>

  </ul>
</div>

<div class="box-highlight">
	<h3 id="resources">Resources</h3>
	<p>If you wish to learn how to build a chip, I have collected these resources for you!</p>
	<ul>
		<li><a href="https://gogul.dev/asic-design" target="blank">ASIC Design</a></li>
		<li><a href="https://gogul.dev/hardware/vlsi-design" target="blank">VLSI Design resources</a></li>
		<li><a href="https://gogul.dev/hardware/physical-design" target="blank">Physical Design resources</a></li>
	</ul>
</div>