// Seed: 4209731534
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  type_6(
      id_2[1'h0], {id_3[1] - 1'd0{1}}, 1
  );
  supply1 id_3 = id_2;
  logic   id_4;
  logic   id_5 = id_4;
endmodule
