`timescale 1ps/1ps
module name(
input 
output
);

  
    parameter inital, state1, etc;
    reg [1:0] state, next_state;
    reg output_prev;
    
    always @(posedge clk) begin
        if (reset) begin
            state <= initial;
            output_prev <=0;
            end
        else begin
            state <= next_state;
            output_prev <= output;
            end
    end


    always @(*) begin
    next_state = state;
    output = output_prev;
        case (state)
            initial: case (inputs)
                    A: begin next_state = State2; output = val; end
                    B: begin next_state = State1; output = val; end
                    C: begin next_state = initial; output = val; end
                    default: next_state = initial;
                 endcase
            State1: case (inputs)
                    A: begin next_state = initial; output = 1; end
                    B: begin next_state = State2; output = 0; end
                    C: begin next_state = State1; output = 0; end
                    default: next_state = State1;
                 endcase
            default: next_state = initial;
        endcase
      
    end
endmodule
