*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/smaciejewski/VDIC_2023/.dvt/lab03.build
    -F /home/student/smaciejewski/VDIC_2023/lab03/tb/tb.f
*** Done analyzing build configuration [12 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp ...
Done /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [12 ms, 185 lines, SystemVerilog_2012] ...
Loading (2) /home/student/smaciejewski/VDIC_2023/lab03/tb/DUT_bfm.sv ...
Done /home/student/smaciejewski/VDIC_2023/lab03/tb/DUT_bfm.sv [1 ms, 66 lines, SystemVerilog_2012] ...
Loading (3) /home/student/smaciejewski/VDIC_2023/lab03/tb/tpgen.sv ...
Done /home/student/smaciejewski/VDIC_2023/lab03/tb/tpgen.sv [1 ms, 35 lines, SystemVerilog_2012] ...
Loading (4) /home/student/smaciejewski/VDIC_2023/lab03/tb/coverage.sv ...
Done /home/student/smaciejewski/VDIC_2023/lab03/tb/coverage.sv [1 ms, 83 lines, SystemVerilog_2012] ...
Loading (5) /home/student/smaciejewski/VDIC_2023/lab03/tb/scoreboard.sv ...
Done /home/student/smaciejewski/VDIC_2023/lab03/tb/scoreboard.sv [3 ms, 209 lines, SystemVerilog_2012] ...
Loading (6) /home/student/smaciejewski/VDIC_2023/lab03/tb/top.sv ...
Done /home/student/smaciejewski/VDIC_2023/lab03/tb/top.sv [0 ms, 16 lines, SystemVerilog_2012] ...
*** Done invocation #1 [14 ms] ***
*** Done parsing [LT 7.0 ms, PT 14.0 ms] ***
*** Total number of lines [594] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [22 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [205 ms] ...
Performing mixed post full build step (MIXED - UNEL) [53 ms] ...
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'tr' in sequential logic (use non-blocking assignment)
    at line 125 in /home/student/smaciejewski/VDIC_2023/lab03/tb/scoreboard.sv [compile index 5]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'tr' in sequential logic (use non-blocking assignment)
    at line 136 in /home/student/smaciejewski/VDIC_2023/lab03/tb/scoreboard.sv [compile index 5]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'tr' in sequential logic (use non-blocking assignment)
    at line 148 in /home/student/smaciejewski/VDIC_2023/lab03/tb/scoreboard.sv [compile index 5]
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [52 ms] ...
Performing mixed post full build step (VLOG - EV) [53 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [52 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 53 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst_n' is never used
    at line 54 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_a' is never used
    at line 55 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_a_parity' is never used
    at line 56 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_b' is never used
    at line 57 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_b_parity' is never used
    at line 58 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'req' is never used
    at line 59 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'ack' is never used
    at line 60 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'result' is never used
    at line 61 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'result_parity' is never used
    at line 62 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'result_rdy' is never used
    at line 63 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_parity_error' is never used
    at line 64 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'req_prev' is never used
    at line 83 in /home/student/smaciejewski/VDIC_2023/lab03/tb/scoreboard.sv [compile index 5]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 97 in /home/student/smaciejewski/VDIC_2023/lab03/tb/scoreboard.sv [compile index 5]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'req' is not an input port
    at line 98 in /home/student/smaciejewski/VDIC_2023/lab03/tb/scoreboard.sv [compile index 5]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 111 in /home/student/smaciejewski/VDIC_2023/lab03/tb/scoreboard.sv [compile index 5]
*** Done mixed mode extension build [576 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [1 ms] ***
*** Total build time [613 ms] ***
