

================================================================
== Vivado HLS Report for 'float_div3'
================================================================
* Date:           Mon Jul 30 12:00:11 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.063|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    7|    1|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp_5)
	8  / (tmp_5)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !159"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !165"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @float_div3_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 12 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [float_div3.cpp:30->float_div3.cpp:1304]   --->   Operation 13 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [float_div3.cpp:31->float_div3.cpp:1304]   --->   Operation 14 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [float_div3.cpp:32->float_div3.cpp:1304]   --->   Operation 15 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i32 %p_Val2_s to i23" [float_div3.cpp:33->float_div3.cpp:1304]   --->   Operation 16 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%xf_V_3_cast = zext i23 %new_mant_V to i24" [float_div3.cpp:1309]   --->   Operation 17 'zext' 'xf_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_s, i32 20, i32 22)" [float_div3.cpp:1310]   --->   Operation 18 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.86ns)   --->   "%icmp = icmp eq i3 %tmp, 0" [float_div3.cpp:1310]   --->   Operation 19 'icmp' 'icmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%shift_V_cast_cast = select i1 %icmp, i8 4, i8 3" [float_div3.cpp:1310]   --->   Operation 20 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.22ns)   --->   "%tmp_5 = icmp eq i8 %new_exp_V, -1" [float_div3.cpp:1312]   --->   Operation 21 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.22ns)   --->   "%tmp_6 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [float_div3.cpp:1313]   --->   Operation 22 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [float_div3.cpp:1316]   --->   Operation 23 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_5, i8 -1, i8 0" [float_div3.cpp:1287->float_div3.cpp:1337]   --->   Operation 24 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_1 = or i1 %tmp_5, %tmp_6" [float_div3.cpp:1287->float_div3.cpp:1337]   --->   Operation 25 'or' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_1, i8 %p_new_exp_V_1, i8 %new_exp_V_1" [float_div3.cpp:1287->float_div3.cpp:1337]   --->   Operation 26 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.06ns)   --->   "br i1 %tmp_5, label %._crit_edge416, label %_ifconv1" [float_div3.cpp:1317]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 28 [1/1] (1.22ns)   --->   "%tmp_8 = icmp eq i8 %new_exp_V, 0" [float_div3.cpp:1318]   --->   Operation 28 'icmp' 'tmp_8' <Predicate = (!tmp_5)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.22ns)   --->   "%tmp_9 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [float_div3.cpp:1321]   --->   Operation 29 'icmp' 'tmp_9' <Predicate = (!tmp_5)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [float_div3.cpp:1322]   --->   Operation 30 'partselect' 'tmp_13' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.18ns)   --->   "%icmp4 = icmp eq i7 %tmp_13, 0" [float_div3.cpp:1322]   --->   Operation 31 'icmp' 'icmp4' <Predicate = (!tmp_5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [float_div3.cpp:1323]   --->   Operation 32 'sub' 'shift_V' <Predicate = (!tmp_5)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [float_div3.cpp:1325]   --->   Operation 33 'add' 'shift_V_1' <Predicate = (!tmp_5)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan = or i1 %tmp_8, %tmp_9" [float_div3.cpp:1318]   --->   Operation 34 'or' 'sel_tmp3_demorgan' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = xor i1 %sel_tmp3_demorgan, true" [float_div3.cpp:1318]   --->   Operation 35 'xor' 'sel_tmp3' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4 = and i1 %icmp4, %sel_tmp3" [float_div3.cpp:1322]   --->   Operation 36 'and' 'sel_tmp4' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4, i8 %shift_V, i8 %shift_V_1" [float_div3.cpp:1322]   --->   Operation 37 'select' 'shift_V_2' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_8, i8 0, i8 %shift_V_2" [float_div3.cpp:1318]   --->   Operation 38 'select' 'shift_V_3' <Predicate = (!tmp_5)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = xor i1 %tmp_8, true" [float_div3.cpp:1318]   --->   Operation 39 'xor' 'sel_tmp7' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8 = and i1 %tmp_9, %sel_tmp7" [float_div3.cpp:1321]   --->   Operation 40 'and' 'sel_tmp8' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8, i8 %shift_V_cast_cast, i8 %shift_V_3" [float_div3.cpp:1321]   --->   Operation 41 'select' 'shift_V_4' <Predicate = (!tmp_5)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_7 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V)" [float_div3.cpp:1329]   --->   Operation 42 'bitconcatenate' 'tmp_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.66ns)   --->   "%xf_V_1 = select i1 %tmp_8, i24 %xf_V_3_cast, i24 %tmp_7" [float_div3.cpp:1318]   --->   Operation 43 'select' 'xf_V_1' <Predicate = (!tmp_5)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_2 = zext i24 %xf_V_1 to i32" [float_div3.cpp:1331]   --->   Operation 44 'zext' 'tmp_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3 = zext i8 %shift_V_4 to i32" [float_div3.cpp:1331]   --->   Operation 45 'zext' 'tmp_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3_cast = zext i8 %shift_V_4 to i24" [float_div3.cpp:1331]   --->   Operation 46 'zext' 'tmp_3_cast' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_4 = lshr i24 %xf_V_1, %tmp_3_cast" [float_div3.cpp:1331]   --->   Operation 47 'lshr' 'tmp_4' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_s = shl i32 %tmp_2, %tmp_3" [float_div3.cpp:1333]   --->   Operation 48 'shl' 'tmp_s' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_10 = zext i24 %tmp_4 to i28" [float_div3.cpp:1331]   --->   Operation 49 'zext' 'tmp_10' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_14 = trunc i32 %tmp_s to i28" [float_div3.cpp:1333]   --->   Operation 50 'trunc' 'tmp_14' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_2 = select i1 %icmp4, i28 %tmp_10, i28 %tmp_14" [float_div3.cpp:1322]   --->   Operation 51 'select' 'xf_V_2' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.44ns) (out node of the LUT)   --->   "%xf_V = add i28 4, %xf_V_2" [float_div3.cpp:1334]   --->   Operation 52 'add' 'xf_V' <Predicate = (!tmp_5)> <Delay = 2.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_16_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 26, i32 27) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 53 'partselect' 'p_Result_16_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_16_1_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 24, i32 25) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 54 'partselect' 'p_Result_16_1_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_16_2_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 22, i32 23) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 55 'partselect' 'p_Result_16_2_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_16_3_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 20, i32 21) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 56 'partselect' 'p_Result_16_3_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_16_4_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 18, i32 19) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 57 'partselect' 'p_Result_16_4_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_16_5_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 16, i32 17) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 58 'partselect' 'p_Result_16_5_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_16_6_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 14, i32 15) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 59 'partselect' 'p_Result_16_6_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_16_7_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 12, i32 13) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 60 'partselect' 'p_Result_16_7_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_16_8_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 10, i32 11) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 61 'partselect' 'p_Result_16_8_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_16_9_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 8, i32 9) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 62 'partselect' 'p_Result_16_9_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_16_i_i_10 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 6, i32 7) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 63 'partselect' 'p_Result_16_i_i_10' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_16_10_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 4, i32 5) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 64 'partselect' 'p_Result_16_10_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_16_11_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 2, i32 3) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 65 'partselect' 'p_Result_16_11_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i28 %xf_V to i2" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 66 'trunc' 'tmp_15' <Predicate = (!tmp_5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 67 [1/1] (3.50ns)   --->   "%call_ret_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_i_i, i4 0) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 67 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_ret_i_i = extractvalue { i2, i4 } %call_ret_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 68 'extractvalue' 'r_V_ret_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.50ns)   --->   "%call_ret_1_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_1_i_i, i4 %r_V_ret_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 69 'call' 'call_ret_1_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%r_V_ret_1_i_i = extractvalue { i2, i4 } %call_ret_1_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 70 'extractvalue' 'r_V_ret_1_i_i' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 71 [1/1] (3.50ns)   --->   "%call_ret_2_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_2_i_i, i4 %r_V_ret_1_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 71 'call' 'call_ret_2_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 72 'extractvalue' 'q_chunk_V_0_2_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_ret_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 73 'extractvalue' 'r_V_ret_2_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (3.50ns)   --->   "%call_ret_3_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_3_i_i, i4 %r_V_ret_2_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 74 'call' 'call_ret_3_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 75 'extractvalue' 'q_chunk_V_0_3_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_ret_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 76 'extractvalue' 'r_V_ret_3_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i2 %q_chunk_V_0_2_i_i to i1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 77 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.00>
ST_4 : Operation 78 [1/1] (3.50ns)   --->   "%call_ret_4_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_4_i_i, i4 %r_V_ret_3_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 78 'call' 'call_ret_4_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 79 'extractvalue' 'q_chunk_V_0_4_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_ret_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 80 'extractvalue' 'r_V_ret_4_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (3.50ns)   --->   "%call_ret_5_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_5_i_i, i4 %r_V_ret_4_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 81 'call' 'call_ret_5_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 82 'extractvalue' 'q_chunk_V_0_5_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_ret_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 83 'extractvalue' 'r_V_ret_5_i_i' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 84 [1/1] (3.50ns)   --->   "%call_ret_6_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_6_i_i, i4 %r_V_ret_5_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 84 'call' 'call_ret_6_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 85 'extractvalue' 'q_chunk_V_0_6_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_ret_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 86 'extractvalue' 'r_V_ret_6_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (3.50ns)   --->   "%call_ret_7_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_7_i_i, i4 %r_V_ret_6_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 87 'call' 'call_ret_7_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 88 'extractvalue' 'q_chunk_V_0_7_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_ret_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 89 'extractvalue' 'r_V_ret_7_i_i' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 90 [1/1] (3.50ns)   --->   "%call_ret_8_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_8_i_i, i4 %r_V_ret_7_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 90 'call' 'call_ret_8_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 91 'extractvalue' 'q_chunk_V_0_8_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_ret_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 92 'extractvalue' 'r_V_ret_8_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (3.50ns)   --->   "%call_ret_9_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_9_i_i, i4 %r_V_ret_8_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 93 'call' 'call_ret_9_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 94 'extractvalue' 'q_chunk_V_0_9_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_ret_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 95 'extractvalue' 'r_V_ret_9_i_i' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 96 [1/1] (3.50ns)   --->   "%call_ret_i_i_11 = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_i_i_10, i4 %r_V_ret_9_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 96 'call' 'call_ret_i_i_11' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i = extractvalue { i2, i4 } %call_ret_i_i_11, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 97 'extractvalue' 'q_chunk_V_0_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_ret_i_i_12 = extractvalue { i2, i4 } %call_ret_i_i_11, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 98 'extractvalue' 'r_V_ret_i_i_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (3.50ns)   --->   "%call_ret_10_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_10_i_i, i4 %r_V_ret_i_i_12) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 99 'call' 'call_ret_10_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 100 'extractvalue' 'q_chunk_V_0_10_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_ret_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 101 'extractvalue' 'r_V_ret_10_i_i' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.06>
ST_8 : Operation 102 [1/1] (3.50ns)   --->   "%call_ret_11_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_11_i_i, i4 %r_V_ret_10_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 102 'call' 'call_ret_11_i_i' <Predicate = (!tmp_5)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 103 'extractvalue' 'q_chunk_V_0_11_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_ret_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 104 'extractvalue' 'r_V_ret_11_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.50ns)   --->   "%call_ret_12_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %tmp_15, i4 %r_V_ret_11_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 105 'call' 'call_ret_12_i_i' <Predicate = (!tmp_5)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12_i_i = extractvalue { i2, i4 } %call_ret_12_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 106 'extractvalue' 'q_chunk_V_0_12_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i1 %tmp_16, i2 %q_chunk_V_0_3_i_i, i2 %q_chunk_V_0_4_i_i, i2 %q_chunk_V_0_5_i_i, i2 %q_chunk_V_0_6_i_i, i2 %q_chunk_V_0_7_i_i, i2 %q_chunk_V_0_8_i_i, i2 %q_chunk_V_0_9_i_i, i2 %q_chunk_V_0_i_i, i2 %q_chunk_V_0_10_i_i, i2 %q_chunk_V_0_11_i_i, i2 %q_chunk_V_0_12_i_i)" [float_div3.cpp:1335]   --->   Operation 107 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [float_div3.cpp:1336]   --->   Operation 108 'br' <Predicate = (!tmp_5)> <Delay = 1.06>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i23 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 109 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [float_div3.cpp:1288->float_div3.cpp:1337]   --->   Operation 110 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_s to float" [float_div3.cpp:1289->float_div3.cpp:1337]   --->   Operation 111 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "ret float %out" [float_div3.cpp:1338]   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.68ns
The critical path consists of the following:
	wire read on port 'in_r' [5]  (0 ns)
	'icmp' operation ('icmp', float_div3.cpp:1310) [12]  (0.864 ns)
	'select' operation ('shift_V_cast_cast', float_div3.cpp:1310) [13]  (0.66 ns)
	'icmp' operation ('tmp_9', float_div3.cpp:1321) [23]  (1.22 ns)
	'or' operation ('sel_tmp3_demorgan', float_div3.cpp:1318) [28]  (0 ns)
	'xor' operation ('sel_tmp3', float_div3.cpp:1318) [29]  (0 ns)
	'and' operation ('sel_tmp4', float_div3.cpp:1322) [30]  (0 ns)
	'select' operation ('shift.V', float_div3.cpp:1322) [31]  (0 ns)
	'select' operation ('shift.V', float_div3.cpp:1318) [32]  (0.74 ns)
	'select' operation ('shift.V', float_div3.cpp:1321) [35]  (0.74 ns)
	'lshr' operation ('tmp_4', float_div3.cpp:1331) [41]  (0 ns)
	'select' operation ('xf.V', float_div3.cpp:1322) [45]  (0 ns)
	'add' operation ('xf.V', float_div3.cpp:1334) [46]  (2.45 ns)

 <State 2>: 7ns
The critical path consists of the following:
	'call' operation ('call_ret_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [48]  (3.5 ns)
	'call' operation ('call_ret_1_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [51]  (3.5 ns)

 <State 3>: 7ns
The critical path consists of the following:
	'call' operation ('call_ret_2_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [54]  (3.5 ns)
	'call' operation ('call_ret_3_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [58]  (3.5 ns)

 <State 4>: 7ns
The critical path consists of the following:
	'call' operation ('call_ret_4_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [62]  (3.5 ns)
	'call' operation ('call_ret_5_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [66]  (3.5 ns)

 <State 5>: 7ns
The critical path consists of the following:
	'call' operation ('call_ret_6_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [70]  (3.5 ns)
	'call' operation ('call_ret_7_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [74]  (3.5 ns)

 <State 6>: 7ns
The critical path consists of the following:
	'call' operation ('call_ret_8_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [78]  (3.5 ns)
	'call' operation ('call_ret_9_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [82]  (3.5 ns)

 <State 7>: 7ns
The critical path consists of the following:
	'call' operation ('call_ret_i_i_11', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [86]  (3.5 ns)
	'call' operation ('call_ret_10_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [90]  (3.5 ns)

 <State 8>: 8.06ns
The critical path consists of the following:
	'call' operation ('call_ret_11_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [94]  (3.5 ns)
	'call' operation ('call_ret_12_i_i', float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335) to 'lut_div9_chunk' [98]  (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', float_div3.cpp:33->float_div3.cpp:1304) ('new_mant.V', float_div3.cpp:1335) [104]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
