// Seed: 211443139
macromodule module_0 #(
    parameter id_1 = 32'd87
);
  defparam id_1 = 1;
  assign module_1.id_10 = 0;
  wire id_2;
  reg id_3;
  logic [7:0][1  &  1 'd0 !=  1] id_4 = 1;
  always id_3 <= 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output wor id_2,
    input logic id_3,
    output wor id_4,
    input supply0 id_5,
    input uwire id_6
);
  for (genvar id_8 = ~id_6; id_5 == 1; id_8 = 1)
  id_9 :
  assert property (@(posedge id_3 or {1{1}} || id_9, negedge id_8) id_8)
  else begin : LABEL_0$display
    ;
    id_8 <= 1 - 1;
  end
  wand id_10, id_11;
  module_0 modCall_1 ();
  assign id_2  = 1;
  assign id_11 = 1'b0;
  wire id_12;
  wire id_13;
  assign id_11 = 1'b0 - id_1;
  wire id_14;
  wire id_15;
  wor  id_16 = 1;
endmodule
