# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Adder_Cin_VHDL_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/Adder_Cin_VHDL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:59 on Mar 12,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/Adder_Cin_VHDL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity Adder_Cin_VHDL
# -- Compiling architecture behavior of Adder_Cin_VHDL
# End time: 02:46:59 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/simulation/modelsim/Adder_Cin_VHDL.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:59 on Mar 12,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/simulation/modelsim/Adder_Cin_VHDL.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder_Cin_VHDL_vhd_tst
# -- Compiling architecture Adder_Cin_VHDL_arch of Adder_Cin_VHDL_vhd_tst
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/simulation/modelsim/Adder_Cin_VHDL.vht(36): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/simulation/modelsim/Adder_Cin_VHDL.vht(40): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/simulation/modelsim/Adder_Cin_VHDL.vht(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/simulation/modelsim/Adder_Cin_VHDL.vht(48): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/simulation/modelsim/Adder_Cin_VHDL.vht(52): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/simulation/modelsim/Adder_Cin_VHDL.vht(56): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/simulation/modelsim/Adder_Cin_VHDL.vht(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Adder_Cin/Adder_Cin_VHDL/simulation/modelsim/Adder_Cin_VHDL.vht(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 02:46:59 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  Adder_Cin_VHDL_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" Adder_Cin_VHDL_vhd_tst 
# Start time: 02:46:59 on Mar 12,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder_cin_vhdl_vhd_tst(adder_cin_vhdl_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.adder_cin_vhdl(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
restart
run
restart
run
run
run
run
run
run
run
run
run
run
run
restart
run
# End time: 02:51:31 on Mar 12,2024, Elapsed time: 0:04:32
# Errors: 0, Warnings: 0
