Analysis & Synthesis report for EndeavourSoc
Wed May  1 14:54:52 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge|phase
 12. State Machine - |EndeavourSoc|VexRiscv:vexRiscv_1|MmuPlugin_shared_state_1
 13. State Machine - |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|stat
 14. State Machine - |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pstate
 15. State Machine - |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|cfg_period
 16. State Machine - |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_sel
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Added for RAM Pass-Through Logic
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 26. Source assignments for VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 27. Source assignments for VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 28. Source assignments for VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 29. Source assignments for VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 30. Source assignments for VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 31. Source assignments for VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 32. Source assignments for VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 33. Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1|altsyncram_g4d1:auto_generated
 34. Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2|altsyncram_g4d1:auto_generated
 35. Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3|altsyncram_g4d1:auto_generated
 36. Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4|altsyncram_g4d1:auto_generated
 37. Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5|altsyncram_g4d1:auto_generated
 38. Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6|altsyncram_g4d1:auto_generated
 39. Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7|altsyncram_g4d1:auto_generated
 40. Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8|altsyncram_g4d1:auto_generated
 41. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 42. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 43. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 44. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 45. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i
 46. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i
 47. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i
 48. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i
 49. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 50. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 51. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 52. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 53. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i
 54. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i
 55. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i
 56. Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i
 57. Source assignments for VexRiscv:vexRiscv_1
 58. Source assignments for VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache
 59. Source assignments for Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component|altsyncram_0sk1:auto_generated
 60. Source assignments for VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated
 61. Source assignments for VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated
 62. Source assignments for UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0|altsyncram_6dg1:auto_generated
 63. Source assignments for VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated
 64. Source assignments for VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated
 65. Source assignments for VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_mcd1:auto_generated
 66. Source assignments for VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated
 67. Source assignments for VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated
 68. Source assignments for VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated
 69. Source assignments for VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated
 70. Source assignments for UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0|altsyncram_8dg1:auto_generated
 71. Source assignments for AudioController:audio_ctrl|altsyncram:fifo_rtl_0|altsyncram_sfg1:auto_generated
 72. Parameter Settings for User Entity Instance: BoardController:board_ctrl
 73. Parameter Settings for User Entity Instance: BoardController:board_ctrl|PLL:pll|altpll:altpll_component
 74. Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst
 75. Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 76. Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 77. Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 78. Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 79. Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst
 80. Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 81. Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 82. Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 83. Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 84. Parameter Settings for User Entity Instance: UartController:uart_ctrl
 85. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl
 86. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio
 87. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control
 88. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1
 89. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2
 90. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3
 91. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4
 92. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5
 93. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6
 94. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7
 95. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8
 96. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen
 97. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd
 98. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe
 99. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe
100. Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend
101. Parameter Settings for User Entity Instance: AudioController:audio_ctrl
102. Parameter Settings for User Entity Instance: AudioController:audio_ctrl|I2C:i2c
103. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl
104. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst
105. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
106. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
107. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
108. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
109. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i
110. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i
111. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i
112. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i
113. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst
114. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
115. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
116. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
117. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
118. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i
119. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i
120. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i
121. Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i
122. Parameter Settings for User Entity Instance: Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram
123. Parameter Settings for User Entity Instance: Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component
124. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0
125. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0
126. Parameter Settings for Inferred Entity Instance: UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0
127. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0
128. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1
129. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0
130. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0
131. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0
132. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0
133. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0
134. Parameter Settings for Inferred Entity Instance: UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0
135. Parameter Settings for Inferred Entity Instance: AudioController:audio_ctrl|altsyncram:fifo_rtl_0
136. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|lpm_mult:Mult3
137. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|lpm_mult:Mult1
138. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|lpm_mult:Mult0
139. Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|lpm_mult:Mult2
140. altpll Parameter Settings by Entity Instance
141. altsyncram Parameter Settings by Entity Instance
142. lpm_mult Parameter Settings by Entity Instance
143. Port Connectivity Checks: "Apb3Router:apb3Router_1"
144. Port Connectivity Checks: "Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo"
145. Port Connectivity Checks: "Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamArbiter:cmdArbiter"
146. Port Connectivity Checks: "Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"
147. Port Connectivity Checks: "Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo"
148. Port Connectivity Checks: "Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamArbiter_1:cmdArbiter"
149. Port Connectivity Checks: "Axi4SharedArbiter_1:internalRam_io_axi_arbiter"
150. Port Connectivity Checks: "Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo"
151. Port Connectivity Checks: "Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamArbiter_2:cmdArbiter"
152. Port Connectivity Checks: "Axi4SharedArbiter:ram_ctrl_axi_arbiter"
153. Port Connectivity Checks: "Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave"
154. Port Connectivity Checks: "Axi4SharedDecoder:dbus_axi_decoder"
155. Port Connectivity Checks: "Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|Axi4ReadOnlyErrorSlave:errorSlave"
156. Port Connectivity Checks: "Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1"
157. Port Connectivity Checks: "VexRiscv:vexRiscv_1|DataCache:dataCache_1"
158. Port Connectivity Checks: "VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"
159. Port Connectivity Checks: "VexRiscv:vexRiscv_1"
160. Port Connectivity Checks: "AudioController:audio_ctrl|I2C:i2c"
161. Port Connectivity Checks: "SdcardController:sdcard_ctrl|sdio_top:impl"
162. Port Connectivity Checks: "VideoController:video_ctrl|TMDS_encoder:encode_G"
163. Port Connectivity Checks: "VideoController:video_ctrl|TMDS_encoder:encode_R"
164. Post-Synthesis Netlist Statistics for Top Partition
165. Elapsed Time Per Partition
166. Analysis & Synthesis Messages
167. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May  1 14:54:51 2024       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; EndeavourSoc                                ;
; Top-level Entity Name              ; EndeavourSoc                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 8,214                                       ;
;     Total combinational functions  ; 6,852                                       ;
;     Dedicated logic registers      ; 4,180                                       ;
; Total registers                    ; 4228                                        ;
; Total pins                         ; 79                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 242,176                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50SAE144C8G     ;                    ;
; Top-level entity name                                            ; EndeavourSoc       ; EndeavourSoc       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 6                  ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; ../verilog/board_controller.sv               ; yes             ; User SystemVerilog HDL File            ; /home/petya/endeavour/rtl/verilog/board_controller.sv                                 ;         ;
; ../verilog/audio_controller.sv               ; yes             ; User SystemVerilog HDL File            ; /home/petya/endeavour/rtl/verilog/audio_controller.sv                                 ;         ;
; ../verilog/ddr_sdram_ctrl.v                  ; yes             ; User Verilog HDL File                  ; /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v                                    ;         ;
; ../../../sdspi/rtl/sdrxframe.sv              ; yes             ; User SystemVerilog HDL File            ; /home/petya/sdspi/rtl/sdrxframe.sv                                                    ;         ;
; ../../../sdspi/rtl/sdtxframe.sv              ; yes             ; User SystemVerilog HDL File            ; /home/petya/sdspi/rtl/sdtxframe.sv                                                    ;         ;
; ../../../sdspi/rtl/sdwb.v                    ; yes             ; User Verilog HDL File                  ; /home/petya/sdspi/rtl/sdwb.v                                                          ;         ;
; ../../../sdspi/rtl/sdio_top.v                ; yes             ; User Verilog HDL File                  ; /home/petya/sdspi/rtl/sdio_top.v                                                      ;         ;
; ../../../sdspi/rtl/sdio.v                    ; yes             ; User Verilog HDL File                  ; /home/petya/sdspi/rtl/sdio.v                                                          ;         ;
; ../../../sdspi/rtl/sdfrontend.v              ; yes             ; User Verilog HDL File                  ; /home/petya/sdspi/rtl/sdfrontend.v                                                    ;         ;
; ../../../sdspi/rtl/sdcmd.v                   ; yes             ; User Verilog HDL File                  ; /home/petya/sdspi/rtl/sdcmd.v                                                         ;         ;
; ../../../sdspi/rtl/sdckgen.v                 ; yes             ; User Verilog HDL File                  ; /home/petya/sdspi/rtl/sdckgen.v                                                       ;         ;
; ../spinal/EndeavourSoc.v                     ; yes             ; User Verilog HDL File                  ; /home/petya/endeavour/rtl/spinal/EndeavourSoc.v                                       ;         ;
; ../verilog/video_controller.sv               ; yes             ; User SystemVerilog HDL File            ; /home/petya/endeavour/rtl/verilog/video_controller.sv                                 ;         ;
; ../verilog/uart_controller.sv                ; yes             ; User SystemVerilog HDL File            ; /home/petya/endeavour/rtl/verilog/uart_controller.sv                                  ;         ;
; ../verilog/sdcard_controller.sv              ; yes             ; User SystemVerilog HDL File            ; /home/petya/endeavour/rtl/verilog/sdcard_controller.sv                                ;         ;
; ../verilog/internal_ram.sv                   ; yes             ; User SystemVerilog HDL File            ; /home/petya/endeavour/rtl/verilog/internal_ram.sv                                     ;         ;
; PLL.v                                        ; yes             ; User Wizard-Generated File             ; /home/petya/endeavour/rtl/board_rev2/PLL.v                                            ;         ;
; OnChipRAM.v                                  ; yes             ; User Wizard-Generated File             ; /home/petya/endeavour/rtl/board_rev2/OnChipRAM.v                                      ;         ;
; DDR_IO8.v                                    ; yes             ; User Wizard-Generated File             ; /home/petya/endeavour/rtl/board_rev2/DDR_IO8.v                                        ; DDR_IO8 ;
; DDR_IO8/altera_gpio_lite.sv                  ; yes             ; User SystemVerilog HDL File            ; /home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv                      ; DDR_IO8 ;
; DDR_O4.v                                     ; yes             ; User Wizard-Generated File             ; /home/petya/endeavour/rtl/board_rev2/DDR_O4.v                                         ; DDR_O4  ;
; DDR_O4/altera_gpio_lite.sv                   ; yes             ; User SystemVerilog HDL File            ; /home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv                       ; DDR_O4  ;
; altpll.tdf                                   ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal211.inc                               ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/PLL_altpll.v                              ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v                                  ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                   ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                   ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_g4d1.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/altsyncram_g4d1.tdf                           ;         ;
; db/altsyncram_0sk1.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/altsyncram_0sk1.tdf                           ;         ;
; /home/petya/endeavour/software/bios/bios.hex ; yes             ; Auto-Found Memory Initialization File  ; /home/petya/endeavour/software/bios/bios.hex                                          ;         ;
; db/altsyncram_1ad1.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/altsyncram_1ad1.tdf                           ;         ;
; db/altsyncram_6dg1.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/altsyncram_6dg1.tdf                           ;         ;
; db/altsyncram_47g1.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/altsyncram_47g1.tdf                           ;         ;
; db/altsyncram_mcd1.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/altsyncram_mcd1.tdf                           ;         ;
; db/altsyncram_s9d1.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/altsyncram_s9d1.tdf                           ;         ;
; db/altsyncram_8dg1.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/altsyncram_8dg1.tdf                           ;         ;
; db/altsyncram_sfg1.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/altsyncram_sfg1.tdf                           ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                 ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                 ; yes             ; Megafunction                           ; /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_tns.tdf                              ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/mult_tns.tdf                                  ;         ;
; db/mult_tgs.tdf                              ; yes             ; Auto-Generated Megafunction            ; /home/petya/endeavour/rtl/board_rev2/db/mult_tgs.tdf                                  ;         ;
+----------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,214                                                                                                 ;
;                                             ;                                                                                                       ;
; Total combinational functions               ; 6852                                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                                       ;
;     -- 4 input functions                    ; 3711                                                                                                  ;
;     -- 3 input functions                    ; 1849                                                                                                  ;
;     -- <=2 input functions                  ; 1292                                                                                                  ;
;                                             ;                                                                                                       ;
; Logic elements by mode                      ;                                                                                                       ;
;     -- normal mode                          ; 5873                                                                                                  ;
;     -- arithmetic mode                      ; 979                                                                                                   ;
;                                             ;                                                                                                       ;
; Total registers                             ; 4228                                                                                                  ;
;     -- Dedicated logic registers            ; 4180                                                                                                  ;
;     -- I/O registers                        ; 96                                                                                                    ;
;                                             ;                                                                                                       ;
; I/O pins                                    ; 79                                                                                                    ;
; Total memory bits                           ; 242176                                                                                                ;
;                                             ;                                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 8                                                                                                     ;
;                                             ;                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                     ;
;     -- PLLs                                 ; 1                                                                                                     ;
;                                             ;                                                                                                       ;
; Maximum fan-out node                        ; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4457                                                                                                  ;
; Total fan-out                               ; 42073                                                                                                 ;
; Average fan-out                             ; 3.64                                                                                                  ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                              ; Entity Name            ; Library Name ;
+--------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |EndeavourSoc                                                      ; 6852 (102)          ; 4180 (223)                ; 242176      ; 0          ; 8            ; 0       ; 4         ; 79   ; 0            ; 0          ; |EndeavourSoc                                                                                                                                    ; EndeavourSoc           ; work         ;
;    |Apb3Decoder:io_apb_decoder|                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Apb3Decoder:io_apb_decoder                                                                                                         ; Apb3Decoder            ; work         ;
;    |Apb3Router:apb3Router_1|                                       ; 79 (79)             ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Apb3Router:apb3Router_1                                                                                                            ; Apb3Router             ; work         ;
;    |AudioController:audio_ctrl|                                    ; 199 (139)           ; 142 (117)                 ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|AudioController:audio_ctrl                                                                                                         ; AudioController        ; work         ;
;       |I2C:i2c|                                                    ; 60 (60)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|AudioController:audio_ctrl|I2C:i2c                                                                                                 ; I2C                    ; work         ;
;       |altsyncram:fifo_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|AudioController:audio_ctrl|altsyncram:fifo_rtl_0                                                                                   ; altsyncram             ; work         ;
;          |altsyncram_sfg1:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|AudioController:audio_ctrl|altsyncram:fifo_rtl_0|altsyncram_sfg1:auto_generated                                                    ; altsyncram_sfg1        ; work         ;
;    |Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|                     ; 70 (55)             ; 15 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1                                                                                          ; Axi4ReadOnlyDecoder    ; work         ;
;       |Axi4ReadOnlyErrorSlave:errorSlave|                          ; 15 (15)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|Axi4ReadOnlyErrorSlave:errorSlave                                                        ; Axi4ReadOnlyErrorSlave ; work         ;
;    |Axi4SharedArbiter:ram_ctrl_axi_arbiter|                        ; 34 (13)             ; 11 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter                                                                                             ; Axi4SharedArbiter      ; work         ;
;       |StreamArbiter_2:cmdArbiter|                                 ; 10 (10)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamArbiter_2:cmdArbiter                                                                  ; StreamArbiter_2        ; work         ;
;       |StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo| ; 11 (0)              ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo                                  ; StreamFifoLowLatency_2 ; work         ;
;          |StreamFifo_2:fifo|                                       ; 11 (11)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo                ; StreamFifo_2           ; work         ;
;    |Axi4SharedArbiter_1:internalRam_io_axi_arbiter|                ; 35 (10)             ; 11 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter                                                                                     ; Axi4SharedArbiter_1    ; work         ;
;       |StreamArbiter_1:cmdArbiter|                                 ; 13 (13)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamArbiter_1:cmdArbiter                                                          ; StreamArbiter_1        ; work         ;
;       |StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo| ; 12 (0)              ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo                          ; StreamFifoLowLatency_2 ; work         ;
;          |StreamFifo_2:fifo|                                       ; 12 (12)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo        ; StreamFifo_2           ; work         ;
;    |Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|                  ; 17 (6)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter                                                                                       ; Axi4SharedArbiter_2    ; work         ;
;       |StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo| ; 11 (0)              ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo                            ; StreamFifoLowLatency_2 ; work         ;
;          |StreamFifo_2:fifo|                                       ; 11 (11)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo          ; StreamFifo_2           ; work         ;
;    |Axi4SharedDecoder:dbus_axi_decoder|                            ; 101 (81)            ; 22 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedDecoder:dbus_axi_decoder                                                                                                 ; Axi4SharedDecoder      ; work         ;
;       |Axi4SharedErrorSlave:errorSlave|                            ; 20 (20)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave                                                                 ; Axi4SharedErrorSlave   ; work         ;
;    |Axi4SharedOnChipRam:internalRam|                               ; 63 (62)             ; 27 (27)                   ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam                                                                                                    ; Axi4SharedOnChipRam    ; work         ;
;       |Ram_1wrs:ram|                                               ; 1 (1)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram                                                                                       ; Ram_1wrs               ; work         ;
;          |OnChipRAM:internal_ram|                                  ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram                                                                ; OnChipRAM              ; work         ;
;             |altsyncram:altsyncram_component|                      ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component                                ; altsyncram             ; work         ;
;                |altsyncram_0sk1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component|altsyncram_0sk1:auto_generated ; altsyncram_0sk1        ; work         ;
;    |Axi4SharedToApb3Bridge:apbBridge|                              ; 30 (30)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge                                                                                                   ; Axi4SharedToApb3Bridge ; work         ;
;    |BoardController:board_ctrl|                                    ; 99 (99)             ; 69 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|BoardController:board_ctrl                                                                                                         ; BoardController        ; work         ;
;       |PLL:pll|                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|BoardController:board_ctrl|PLL:pll                                                                                                 ; PLL                    ; work         ;
;          |altpll:altpll_component|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|BoardController:board_ctrl|PLL:pll|altpll:altpll_component                                                                         ; altpll                 ; work         ;
;             |PLL_altpll:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                                               ; PLL_altpll             ; work         ;
;    |SdcardController:sdcard_ctrl|                                  ; 2111 (38)           ; 1157 (1)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl                                                                                                       ; SdcardController       ; work         ;
;       |sdio_top:impl|                                              ; 2073 (0)            ; 1156 (0)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl                                                                                         ; sdio_top               ; work         ;
;          |sdfrontend:u_sdfrontend|                                 ; 26 (26)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend                                                                 ; sdfrontend             ; work         ;
;          |sdio:u_sdio|                                             ; 2047 (2)            ; 1141 (1)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio                                                                             ; sdio                   ; work         ;
;             |sdckgen:u_clkgen|                                     ; 87 (87)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen                                                            ; sdckgen                ; work         ;
;             |sdcmd:u_sdcmd|                                        ; 384 (384)           ; 226 (226)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd                                                               ; sdcmd                  ; work         ;
;             |sdrxframe:u_rxframe|                                  ; 411 (411)           ; 258 (258)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe                                                         ; sdrxframe              ; work         ;
;             |sdtxframe:u_txframe|                                  ; 702 (702)           ; 325 (325)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe                                                         ; sdtxframe              ; work         ;
;             |sdwb:u_control|                                       ; 461 (461)           ; 301 (301)                 ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control                                                              ; sdwb                   ; work         ;
;                |altsyncram:fifo_a[0][15]__3|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_a[0][23]__2|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_a[0][31]__1|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_a[0][7]__4|                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4                                   ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4|altsyncram_g4d1:auto_generated    ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_b[0][15]__7|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_b[0][23]__6|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_b[0][31]__5|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_b[0][7]__8|                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8                                   ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8|altsyncram_g4d1:auto_generated    ; altsyncram_g4d1        ; work         ;
;    |UartController:uart_ctrl|                                      ; 244 (244)           ; 125 (125)                 ; 17408       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|UartController:uart_ctrl                                                                                                           ; UartController         ; work         ;
;       |altsyncram:fifo_rx_rtl_0|                                   ; 0 (0)               ; 0 (0)                     ; 9216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0                                                                                  ; altsyncram             ; work         ;
;          |altsyncram_8dg1:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 9216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0|altsyncram_8dg1:auto_generated                                                   ; altsyncram_8dg1        ; work         ;
;       |altsyncram:fifo_tx_rtl_0|                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0                                                                                  ; altsyncram             ; work         ;
;          |altsyncram_6dg1:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0|altsyncram_6dg1:auto_generated                                                   ; altsyncram_6dg1        ; work         ;
;    |VexRiscv:vexRiscv_1|                                           ; 3090 (2553)         ; 1981 (1661)               ; 73216       ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1                                                                                                                ; VexRiscv               ; work         ;
;       |DataCache:dataCache_1|                                      ; 443 (443)           ; 183 (183)                 ; 35584       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1                                                                                          ; DataCache              ; work         ;
;          |altsyncram:ways_0_data_symbol0_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0                                                     ; altsyncram             ; work         ;
;             |altsyncram_s9d1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated                      ; altsyncram_s9d1        ; work         ;
;          |altsyncram:ways_0_data_symbol1_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0                                                     ; altsyncram             ; work         ;
;             |altsyncram_s9d1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated                      ; altsyncram_s9d1        ; work         ;
;          |altsyncram:ways_0_data_symbol2_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0                                                     ; altsyncram             ; work         ;
;             |altsyncram_s9d1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated                      ; altsyncram_s9d1        ; work         ;
;          |altsyncram:ways_0_data_symbol3_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0                                                     ; altsyncram             ; work         ;
;             |altsyncram_s9d1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated                      ; altsyncram_s9d1        ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 2816        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                                                             ; altsyncram             ; work         ;
;             |altsyncram_1ad1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 2816        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated                              ; altsyncram_1ad1        ; work         ;
;       |InstructionCache:IBusCachedPlugin_cache|                    ; 94 (94)             ; 137 (137)                 ; 35584       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache                                                                        ; InstructionCache       ; work         ;
;          |altsyncram:banks_0_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0                                               ; altsyncram             ; work         ;
;             |altsyncram_mcd1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_mcd1:auto_generated                ; altsyncram_mcd1        ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 2816        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0                                           ; altsyncram             ; work         ;
;             |altsyncram_1ad1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 2816        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated            ; altsyncram_1ad1        ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0                                                                         ; altsyncram             ; work         ;
;          |altsyncram_47g1:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated                                          ; altsyncram_47g1        ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_1|                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1                                                                         ; altsyncram             ; work         ;
;          |altsyncram_47g1:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated                                          ; altsyncram_47g1        ; work         ;
;       |lpm_mult:Mult0|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult0                                                                                                 ; lpm_mult               ; work         ;
;          |mult_tgs:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult0|mult_tgs:auto_generated                                                                         ; mult_tgs               ; work         ;
;       |lpm_mult:Mult1|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult1                                                                                                 ; lpm_mult               ; work         ;
;          |mult_tgs:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult1|mult_tgs:auto_generated                                                                         ; mult_tgs               ; work         ;
;       |lpm_mult:Mult2|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult2                                                                                                 ; lpm_mult               ; work         ;
;          |mult_tgs:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult2|mult_tgs:auto_generated                                                                         ; mult_tgs               ; work         ;
;       |lpm_mult:Mult3|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult3                                                                                                 ; lpm_mult               ; work         ;
;          |mult_tns:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult3|mult_tns:auto_generated                                                                         ; mult_tns               ; work         ;
;    |VideoController:video_ctrl|                                    ; 309 (118)           ; 125 (83)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl                                                                                                         ; VideoController        ; work         ;
;       |DDR_O4:out_m|                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m                                                                                            ; DDR_O4                 ; DDR_O4       ;
;          |altera_gpio_lite:ddr_o4_inst|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst                                                               ; altera_gpio_lite       ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;       |DDR_O4:out_p|                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p                                                                                            ; DDR_O4                 ; DDR_O4       ;
;          |altera_gpio_lite:ddr_o4_inst|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst                                                               ; altera_gpio_lite       ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;       |TMDS_encoder:encode_B|                                      ; 69 (69)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|TMDS_encoder:encode_B                                                                                   ; TMDS_encoder           ; work         ;
;       |TMDS_encoder:encode_G|                                      ; 65 (65)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|TMDS_encoder:encode_G                                                                                   ; TMDS_encoder           ; work         ;
;       |TMDS_encoder:encode_R|                                      ; 57 (57)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|TMDS_encoder:encode_R                                                                                   ; TMDS_encoder           ; work         ;
;    |ddr_sdram_ctrl:ram_ctrl|                                       ; 259 (259)           ; 226 (178)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl                                                                                                            ; ddr_sdram_ctrl         ; work         ;
;       |DDR_IO8:io_h|                                               ; 0 (0)               ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h                                                                                               ; DDR_IO8                ; DDR_IO8      ;
;          |altera_gpio_lite:ddr_io8_inst|                           ; 0 (0)               ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst                                                                 ; altera_gpio_lite       ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;       |DDR_IO8:io_l|                                               ; 0 (0)               ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l                                                                                               ; DDR_IO8                ; DDR_IO8      ;
;          |altera_gpio_lite:ddr_io8_inst|                           ; 0 (0)               ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst                                                                 ; altera_gpio_lite       ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
+--------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; AudioController:audio_ctrl|altsyncram:fifo_rtl_0|altsyncram_sfg1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 1024         ; 12           ; 1024         ; 12           ; 12288  ; None                         ;
; Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component|altsyncram_0sk1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; ../../software/bios/bios.hex ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                         ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                         ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                         ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4|altsyncram_g4d1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                         ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                         ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                         ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                         ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8|altsyncram_g4d1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                         ;
; UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0|altsyncram_8dg1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 1024         ; 9            ; 1024         ; 9            ; 9216   ; None                         ;
; UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0|altsyncram_6dg1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                         ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                         ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                         ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                         ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                         ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816   ; None                         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816   ; None                         ;
; VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name     ; Version ; Release Date ; License Type ; Entity Instance                                                                   ; IP Include File ;
+--------+------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL           ; 21.1    ; N/A          ; N/A          ; |EndeavourSoc|BoardController:board_ctrl|PLL:pll                                  ; PLL.v           ;
; Altera ; RAM: 1-PORT      ; 21.1    ; N/A          ; N/A          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram ; OnChipRAM.v     ;
; Altera ; altera_gpio_lite ; 21.1    ; N/A          ; N/A          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h                                ; DDR_IO8.v       ;
; Altera ; altera_gpio_lite ; 21.1    ; N/A          ; N/A          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l                                ; DDR_IO8.v       ;
; Altera ; altera_gpio_lite ; 21.1    ; N/A          ; N/A          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m                             ; DDR_O4.v        ;
; Altera ; altera_gpio_lite ; 21.1    ; N/A          ; N/A          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p                             ; DDR_O4.v        ;
+--------+------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge|phase                                                                                   ;
+--------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+
; Name                                 ; phase.Axi4ToApb3BridgePhase_SETUP ; phase.Axi4ToApb3BridgePhase_RESPONSE ; phase.Axi4ToApb3BridgePhase_ACCESS_1 ;
+--------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+
; phase.Axi4ToApb3BridgePhase_SETUP    ; 0                                 ; 0                                    ; 0                                    ;
; phase.Axi4ToApb3BridgePhase_ACCESS_1 ; 1                                 ; 0                                    ; 1                                    ;
; phase.Axi4ToApb3BridgePhase_RESPONSE ; 1                                 ; 1                                    ; 0                                    ;
+--------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |EndeavourSoc|VexRiscv:vexRiscv_1|MmuPlugin_shared_state_1                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+
; Name                                                   ; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L0_CMD ; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_RSP ; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_CMD ; MmuPlugin_shared_state_1.MmuPlugin_shared_State_IDLE ; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L0_RSP ;
+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+
; MmuPlugin_shared_state_1.MmuPlugin_shared_State_IDLE   ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                    ; 0                                                      ;
; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_CMD ; 0                                                      ; 0                                                      ; 1                                                      ; 1                                                    ; 0                                                      ;
; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_RSP ; 0                                                      ; 1                                                      ; 0                                                      ; 1                                                    ; 0                                                      ;
; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L0_CMD ; 1                                                      ; 0                                                      ; 0                                                      ; 1                                                    ; 0                                                      ;
; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L0_RSP ; 0                                                      ; 0                                                      ; 0                                                      ; 1                                                    ; 1                                                      ;
+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|stat                                                                                                                 ;
+---------------+------------+------------+-----------+-----------+------------+------------+------------+-----------+--------------+---------------+-----------+------------+
; Name          ; stat.RWAIT ; stat.RRESP ; stat.READ ; stat.RPRE ; stat.WWAIT ; stat.WRESP ; stat.WRITE ; stat.WPRE ; stat.REFRESH ; stat.CLEARDLL ; stat.IDLE ; stat.RESET ;
+---------------+------------+------------+-----------+-----------+------------+------------+------------+-----------+--------------+---------------+-----------+------------+
; stat.RESET    ; 0          ; 0          ; 0         ; 0         ; 0          ; 0          ; 0          ; 0         ; 0            ; 0             ; 0         ; 0          ;
; stat.IDLE     ; 0          ; 0          ; 0         ; 0         ; 0          ; 0          ; 0          ; 0         ; 0            ; 0             ; 1         ; 1          ;
; stat.CLEARDLL ; 0          ; 0          ; 0         ; 0         ; 0          ; 0          ; 0          ; 0         ; 0            ; 1             ; 0         ; 1          ;
; stat.REFRESH  ; 0          ; 0          ; 0         ; 0         ; 0          ; 0          ; 0          ; 0         ; 1            ; 0             ; 0         ; 1          ;
; stat.WPRE     ; 0          ; 0          ; 0         ; 0         ; 0          ; 0          ; 0          ; 1         ; 0            ; 0             ; 0         ; 1          ;
; stat.WRITE    ; 0          ; 0          ; 0         ; 0         ; 0          ; 0          ; 1          ; 0         ; 0            ; 0             ; 0         ; 1          ;
; stat.WRESP    ; 0          ; 0          ; 0         ; 0         ; 0          ; 1          ; 0          ; 0         ; 0            ; 0             ; 0         ; 1          ;
; stat.WWAIT    ; 0          ; 0          ; 0         ; 0         ; 1          ; 0          ; 0          ; 0         ; 0            ; 0             ; 0         ; 1          ;
; stat.RPRE     ; 0          ; 0          ; 0         ; 1         ; 0          ; 0          ; 0          ; 0         ; 0            ; 0             ; 0         ; 1          ;
; stat.READ     ; 0          ; 0          ; 1         ; 0         ; 0          ; 0          ; 0          ; 0         ; 0            ; 0             ; 0         ; 1          ;
; stat.RRESP    ; 0          ; 1          ; 0         ; 0         ; 0          ; 0          ; 0          ; 0         ; 0            ; 0             ; 0         ; 1          ;
; stat.RWAIT    ; 1          ; 0          ; 0         ; 0         ; 0          ; 0          ; 0          ; 0         ; 0            ; 0             ; 0         ; 1          ;
+---------------+------------+------------+-----------+-----------+------------+------------+------------+-----------+--------------+---------------+-----------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pstate ;
+---------------+---------------+--------------+---------------+--------------------------------------------------+
; Name          ; pstate.P_LAST ; pstate.P_CRC ; pstate.P_DATA ; pstate.P_IDLE                                    ;
+---------------+---------------+--------------+---------------+--------------------------------------------------+
; pstate.P_IDLE ; 0             ; 0            ; 0             ; 0                                                ;
; pstate.P_DATA ; 0             ; 0            ; 1             ; 1                                                ;
; pstate.P_CRC  ; 0             ; 1            ; 0             ; 1                                                ;
; pstate.P_LAST ; 1             ; 0            ; 0             ; 1                                                ;
+---------------+---------------+--------------+---------------+--------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|cfg_period ;
+-----------------+---------------+-----------------+-----------------------------------------------------------------+
; Name            ; cfg_period.00 ; cfg_period.P_4D ; cfg_period.P_2D                                                 ;
+-----------------+---------------+-----------------+-----------------------------------------------------------------+
; cfg_period.00   ; 0             ; 0               ; 0                                                               ;
; cfg_period.P_2D ; 1             ; 0               ; 1                                                               ;
; cfg_period.P_4D ; 1             ; 1               ; 0                                                               ;
+-----------------+---------------+-----------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_sel ;
+------------+------------+------------+----------------------------------------------------------------------+
; Name       ; pre_sel.00 ; pre_sel.10 ; pre_sel.01                                                           ;
+------------+------------+------------+----------------------------------------------------------------------+
; pre_sel.00 ; 0          ; 0          ; 0                                                                    ;
; pre_sel.01 ; 1          ; 0          ; 1                                                                    ;
; pre_sel.10 ; 1          ; 1          ; 0                                                                    ;
+------------+------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[25]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[26]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[12]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[13]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[14]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[15]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[17]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[19]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[20]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[21]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[22]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[24]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[31]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[30]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[28]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[5]   ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[6]   ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[7]   ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[8]   ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[9]   ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[10]  ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2] ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1] ; yes                                                              ; yes                                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 30                                           ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; VexRiscv:vexRiscv_1|CsrPlugin_mip_MEIP                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|CsrPlugin_mip_MTIP                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|IBusCachedPlugin_s1_tightlyCoupledHit                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|IBusCachedPlugin_s2_tightlyCoupledHit                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageA_wayInvalidate[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_wayInvalidate[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|loader_killReg                                                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_rx_data[4..7]                                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_sample_shift[0]                                                         ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_ds                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_dscmd                                                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_sample_shift[1,2]                                                       ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|last_strb                                                                ; Lost fanout                                                                                              ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_transaction_size[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_transaction_burst[1]                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_transaction_burst[0]                                                                              ; Stuck at VCC due to stuck port data_in                                                                   ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_len[3..7]                                                                                         ; Stuck at GND due to stuck port data_in                                                                   ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_transaction_size[1]                                                                               ; Stuck at VCC due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|CsrPlugin_interrupt_code[2,3]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|CsrPlugin_interrupt_code[0,1]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|CsrPlugin_interrupt_targetPrivilege[0,1]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|IBusCachedPlugin_fetchPc_pcReg[0,1]                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_len[0..2]                                                                                         ; Lost fanout                                                                                              ;
; VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0,1]                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|decode_to_execute_PC[0,1]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|memory_to_writeBack_MUL_HH[33]                                                                                                  ; Lost fanout                                                                                              ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[33]                                                                                                    ; Lost fanout                                                                                              ;
; VexRiscv:vexRiscv_1|memory_to_writeBack_MUL_HH[32]                                                                                                  ; Lost fanout                                                                                              ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[32]                                                                                                    ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_fill[4]                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|s2_fill[1]                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[11]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[10]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[9]                                                   ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]          ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[8]                                                   ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]          ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[7]                                                   ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]          ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[6]                                                   ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]          ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[5]                                                   ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]          ;
; VexRiscv:vexRiscv_1|decode_to_execute_IS_RS2_SIGNED                                                                                                 ; Merged with VexRiscv:vexRiscv_1|decode_to_execute_IS_RS1_SIGNED                                          ;
; VexRiscv:vexRiscv_1|decode_to_execute_INSTRUCTION[12]                                                                                               ; Merged with VexRiscv:vexRiscv_1|decode_to_execute_IS_RS1_SIGNED                                          ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageA_request_isLrsc                                                                                     ; Merged with VexRiscv:vexRiscv_1|execute_to_memory_MEMORY_LRSC                                            ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_request_isLrsc                                                                                     ; Merged with VexRiscv:vexRiscv_1|memory_to_writeBack_MEMORY_LRSC                                          ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageA_request_amoCtrl_alu[0]                                                                             ; Merged with VexRiscv:vexRiscv_1|execute_to_memory_INSTRUCTION[29]                                        ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_request_amoCtrl_alu[0]                                                                             ; Merged with VexRiscv:vexRiscv_1|memory_to_writeBack_INSTRUCTION[29]                                      ;
; VexRiscv:vexRiscv_1|CsrPlugin_mstatus_MPP[0]                                                                                                        ; Merged with VexRiscv:vexRiscv_1|CsrPlugin_mstatus_MPP[1]                                                 ;
; ddr_sdram_ctrl:ram_ctrl|burst_len[1,2]                                                                                                              ; Merged with ddr_sdram_ctrl:ram_ctrl|burst_len[0]                                                         ;
; ddr_sdram_ctrl:ram_ctrl|burst_len[4,6]                                                                                                              ; Merged with ddr_sdram_ctrl:ram_ctrl|burst_len[3]                                                         ;
; ddr_sdram_ctrl:ram_ctrl|burst_len[7]                                                                                                                ; Merged with ddr_sdram_ctrl:ram_ctrl|burst_len[5]                                                         ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.ck_sreg[1]                                                         ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.ck_psreg[1] ;
; VideoController:video_ctrl|red[0]                                                                                                                   ; Merged with VideoController:video_ctrl|red[1]                                                            ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|s2_data[0..7]                                                            ; Lost fanout                                                                                              ;
; ddr_sdram_ctrl:ram_ctrl|burst_len[5]                                                                                                                ; Merged with ddr_sdram_ctrl:ram_ctrl|burst_len[3]                                                         ;
; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_rData_last                                                                                    ; Stuck at VCC due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|loader_waysAllocator[0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                   ;
; ddr_sdram_ctrl:ram_ctrl|burst_len[3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_width[1]                                                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_s2mPipe_rData_last                                                                            ; Stuck at VCC due to stuck port data_in                                                                   ;
; toplevel_vexRiscv_1_dBus_cmd_rData_last                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                   ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_rData_last                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                   ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_rData_last                                                                                             ; Stuck at VCC due to stuck port data_in                                                                   ;
; _zz_2                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|cfg_width[1]                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[0..16,18,20,22,24,26..30]                                     ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[31]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[17,21,23]                                                     ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[25]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[61]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[63]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[32,34,36,38,40,42..48,50,52,54,56,58..60]                     ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[62]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[49]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[57]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[53]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[55]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[33,35,37,39]                                                  ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[41]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[19]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[31]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[93]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[95]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[64,66,68,70,72,74..76,78,80,82,84,86,88,90,92]                ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[94]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[77]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[91]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[65,67,69]                                                     ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[73]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[41,51]                                                        ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[62]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[55]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[57]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[25]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[31]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[96,98,100,102,104,106..108,110,112,114,116,118,120,122,124]   ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[126]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[99,101]                                                       ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[105]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[73]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[94]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[81,85]                                                        ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[89]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[79]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[83]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[57,62]                                                        ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[63]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[128,130,132,134,136,138..140,142,144,146,148,150,152,154,156] ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[158]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[131,133]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[137]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[125]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[127]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[97,105]                                                       ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[126]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[113]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[117]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[111]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[115]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[91]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[95]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[71,83,89]                                                     ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[94]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[157]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[159]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[129,137]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[158]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[145]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[149]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[143]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[147]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[123]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[127]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[115,117,121]                                                  ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[126]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[87]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[95]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[164]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[160]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[166,168]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[162]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[165,169]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[163]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[171,172,174,178,180]                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[170]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[184,186,188,190]                                              ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[182]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[155]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[159]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[149,153]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[158]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[119]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[127]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[162]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[160]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[163,170,176,182]                                              ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[161]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[179]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[175]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[181]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[177]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[191]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[189]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[196]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[192]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[198,200]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[194]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[197,201]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[195]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[203,204,206,210,212]                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[202]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[222]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[214]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[218,220]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[216]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[151]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[159]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[147]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[158]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[109]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[127]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[103]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[126]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[161,177,185]                                                  ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[160]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[189]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[187]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[194]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[192]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[195,202,208,214,216]                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[193]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[211]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[207]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[213]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[209]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[223]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[221]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[228]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[224]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[230,232]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[226]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[229,233]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[227]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[235,236,238,242,244]                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[234]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[254]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[246]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[250,252]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[248]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[141]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[159]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[135]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[158]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[175]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[160]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[187]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[183]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[193,209,217]                                                  ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[192]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[221]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[219]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[226]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[224]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[227,234,248]                                                  ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[225]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[246]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[240]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[245]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[241]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[94]                                                           ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[95]    ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[167]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[160]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[183]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[173]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[207]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[192]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[219]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[215]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[225,240,249]                                                  ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[224]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[255]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[251]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[199]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[192]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[215]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[205]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[239,241]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[224]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[253]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[247]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[231,243]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[224]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[247,251]                                                      ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[237]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[126]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[127]   ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_isPaging                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_allowExecute                                                         ; Stuck at VCC due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_exception                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_refilling                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|rnxt_strb                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|rnxt_data[0..7]                                                          ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|MmuPlugin_shared_portSortedOh[1]                                                                                                ; Stuck at VCC due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|MmuPlugin_shared_portSortedOh[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_exception                                                                                             ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[0..9]                                                                                ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[0..9]                                                                                ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_allowExecute                                                                                          ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_superPage                                                                                             ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_exception                                                                                             ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[0..9]                                                                                ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[0..9]                                                                                ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_allowExecute                                                                                          ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_superPage                                                                                             ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_exception                                                                                             ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[0..9]                                                                                ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[0..9]                                                                                ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_allowExecute                                                                                          ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_superPage                                                                                             ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_exception                                                                                             ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[0..9]                                                                                ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[0..9]                                                                                ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_allowExecute                                                                                          ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_superPage                                                                                             ; Stuck at GND due to stuck port clock_enable                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_entryToReplace_value[0,1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                   ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[31]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[30]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[29]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[28]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[27]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[26]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[25]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[24]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[23]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[22]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[21]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[20]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[19]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[18]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[17]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[16]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[15]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[14]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[13]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]         ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[12]                                                  ; Merged with VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]         ;
; VexRiscv:vexRiscv_1|decode_to_execute_IS_RS1_SIGNED                                                                                                 ; Merged with VexRiscv:vexRiscv_1|decode_to_execute_ALU_BITWISE_CTRL[1]                                    ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_valid                                                                                                 ; Merged with VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_valid                                          ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_valid                                                                                                 ; Merged with VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_valid                                          ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_valid                                                                                                 ; Merged with VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_valid                                          ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[158]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[159]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[173]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[160]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[205]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[192]   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[237]                                                          ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[224]   ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_rData_address[0,1]                                                                                     ; Lost fanout                                                                                              ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_rData_address[0,1]                                                                                             ; Lost fanout                                                                                              ;
; toplevel_vexRiscv_1_dBus_cmd_rData_address[0,1]                                                                                                     ; Lost fanout                                                                                              ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_transaction_addr[0,1]                                                                             ; Lost fanout                                                                                              ;
; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_rData_address[0,1]                                                                            ; Lost fanout                                                                                              ;
; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_s2mPipe_rData_address[0,1]                                                                    ; Lost fanout                                                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_valid                                                                                                 ; Lost fanout                                                                                              ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[0,1]                                                                        ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[31,63,95,127,159,160,192,224]                                 ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.pck_sreg[0,1]                                                      ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_sreg[15..19]                                                        ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[0]                                                               ; Stuck at VCC due to stuck port data_in                                                                   ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|tx_sreg[0]                                                                     ; Stuck at VCC due to stuck port data_in                                                                   ;
; Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamArbiter:cmdArbiter|maskLocked_0                                                                  ; Stuck at VCC due to stuck port data_in                                                                   ;
; Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamArbiter:cmdArbiter|locked                                                                        ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|s2_fill[0]                                                               ; Merged with SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|s2_valid          ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|cfg_period.00                                                            ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|cfg_period.P_2D                                                          ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|cfg_period.P_4D                                                          ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_sel.00                                                                    ; Lost fanout                                                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_shared_state_1~5                                                                                                      ; Lost fanout                                                                                              ;
; VexRiscv:vexRiscv_1|MmuPlugin_shared_state_1~6                                                                                                      ; Lost fanout                                                                                              ;
; ddr_sdram_ctrl:ram_ctrl|stat~11                                                                                                                     ; Lost fanout                                                                                              ;
; ddr_sdram_ctrl:ram_ctrl|stat~12                                                                                                                     ; Lost fanout                                                                                              ;
; ddr_sdram_ctrl:ram_ctrl|stat~13                                                                                                                     ; Lost fanout                                                                                              ;
; ddr_sdram_ctrl:ram_ctrl|stat~14                                                                                                                     ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pstate~5                                                                 ; Lost fanout                                                                                              ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pstate~6                                                                 ; Lost fanout                                                                                              ;
; ddr_sdram_ctrl:ram_ctrl|ddr_out_valid_buf                                                                                                           ; Merged with ddr_sdram_ctrl:ram_ctrl|stat.WRESP                                                           ;
; Total Number of Removed Registers = 596                                                                                                             ;                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                        ;
+---------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; VexRiscv:vexRiscv_1|MmuPlugin_shared_portSortedOh[0]                                        ; Stuck at GND              ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[9],                            ;
;                                                                                             ; due to stuck port data_in ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[8],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[7],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[6],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[5],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[4],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[3],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[2],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[1],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_0[0],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[9],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[8],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[7],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[6],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[5],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[4],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[3],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[2],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[1],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_virtualAddress_1[0],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[9],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[8],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[7],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[6],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[5],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[4],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[3],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[2],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[1],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_0[0],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[9],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[8],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[7],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[6],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[5],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[4],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[3],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[2],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[1],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_physicalAddress_1[0],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_allowExecute,                                   ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_3_superPage,                                      ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[9],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[8],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[7],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[6],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[5],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[4],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[3],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[2],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[1],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_0[0],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[9],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[8],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[7],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[6],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[5],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[4],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[3],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[2],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[1],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_virtualAddress_1[0],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[9],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[8],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[7],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[6],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[5],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[4],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[3],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[2],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[1],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_0[0],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[9],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[8],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[7],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[6],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[5],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[4],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[3],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[2],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[1],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_physicalAddress_1[0],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_allowExecute,                                   ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_0_superPage,                                      ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[9],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[8],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[7],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[6],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[5],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[4],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[3],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[2],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[1],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_0[0],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[9],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[8],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[7],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[6],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[5],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[4],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[3],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[2],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[1],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_virtualAddress_1[0],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[9],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[8],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[7],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[6],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[5],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[4],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[3],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[2],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[1],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_0[0],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[9],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[8],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[7],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[6],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[5],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[4],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[3],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[2],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[1],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_physicalAddress_1[0],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_allowExecute,                                   ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_1_superPage,                                      ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[9],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[8],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[7],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[6],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[5],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[4],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[3],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[2],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[1],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_0[0],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[9],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[8],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[7],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[6],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[5],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[4],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[3],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[2],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[1],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_virtualAddress_1[0],                            ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[9],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[8],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[7],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[6],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[5],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[4],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[3],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[2],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[1],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_0[0],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[9],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[8],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[7],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[6],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[5],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[4],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[3],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[2],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[1],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_physicalAddress_1[0],                           ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_allowExecute,                                   ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|MmuPlugin_ports_0_cache_2_superPage                                       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_width[1]            ; Stuck at GND              ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|cfg_width[1],      ;
;                                                                                             ; due to stuck port data_in ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[159],   ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[127],   ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[95],    ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[63],    ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[31],    ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[160],   ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[192],   ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8d_reg[224],   ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_sreg[16],     ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_sreg[15]      ;
; VexRiscv:vexRiscv_1|CsrPlugin_mip_MEIP                                                      ; Stuck at GND              ; VexRiscv:vexRiscv_1|CsrPlugin_interrupt_code[3],                                              ;
;                                                                                             ; due to stuck port data_in ; VexRiscv:vexRiscv_1|CsrPlugin_interrupt_code[2],                                              ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|CsrPlugin_interrupt_code[1],                                              ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|CsrPlugin_interrupt_code[0],                                              ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|CsrPlugin_interrupt_targetPrivilege[1],                                   ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|CsrPlugin_interrupt_targetPrivilege[0]                                    ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_transaction_burst[1]                      ; Stuck at GND              ; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_rData_address[0],                                ;
;                                                                                             ; due to stuck port data_in ; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_rData_address[0],                                        ;
;                                                                                             ;                           ; toplevel_vexRiscv_1_dBus_cmd_rData_address[0],                                                ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_s2mPipe_rData_address[0]                ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_fill[4]     ; Stuck at GND              ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|s2_fill[1],        ;
;                                                                                             ; due to stuck port data_in ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_sreg[19],     ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_sreg[18],     ;
;                                                                                             ;                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_sreg[17]      ;
; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_rData_last                            ; Stuck at VCC              ; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_s2mPipe_rData_last,                     ;
;                                                                                             ; due to stuck port data_in ; toplevel_vexRiscv_1_dBus_cmd_rData_last,                                                      ;
;                                                                                             ;                           ; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_rData_last, _zz_2                                        ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_len[7]                                    ; Stuck at GND              ; Axi4SharedOnChipRam:internalRam|unburstify_buffer_len[2],                                     ;
;                                                                                             ; due to stuck port data_in ; Axi4SharedOnChipRam:internalRam|unburstify_buffer_len[1],                                     ;
;                                                                                             ;                           ; Axi4SharedOnChipRam:internalRam|unburstify_buffer_len[0]                                      ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_rData_address[1]                               ; Lost Fanouts              ; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_rData_address[1],                                        ;
;                                                                                             ;                           ; toplevel_vexRiscv_1_dBus_cmd_rData_address[1],                                                ;
;                                                                                             ;                           ; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_s2mPipe_rData_address[1]                ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_sample_shift[0] ; Stuck at GND              ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.pck_sreg[1], ;
;                                                                                             ; due to stuck port data_in ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.pck_sreg[0]  ;
; VexRiscv:vexRiscv_1|IBusCachedPlugin_fetchPc_pcReg[1]                                       ; Stuck at GND              ; VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[1],          ;
;                                                                                             ; due to stuck port data_in ; VexRiscv:vexRiscv_1|decode_to_execute_PC[1]                                                   ;
; VexRiscv:vexRiscv_1|IBusCachedPlugin_fetchPc_pcReg[0]                                       ; Stuck at GND              ; VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0],          ;
;                                                                                             ; due to stuck port data_in ; VexRiscv:vexRiscv_1|decode_to_execute_PC[0]                                                   ;
; VexRiscv:vexRiscv_1|memory_to_writeBack_MUL_HH[33]                                          ; Lost Fanouts              ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[33]                                              ;
; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_rData_address[0]                      ; Lost Fanouts              ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[0]                    ;
; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_rData_address[1]                      ; Lost Fanouts              ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[1]                    ;
; VexRiscv:vexRiscv_1|memory_to_writeBack_MUL_HH[32]                                          ; Lost Fanouts              ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[32]                                              ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_transaction_size[0]                       ; Stuck at GND              ; Axi4SharedOnChipRam:internalRam|unburstify_buffer_transaction_addr[0]                         ;
;                                                                                             ; due to stuck port data_in ;                                                                                               ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageA_wayInvalidate[0]                           ; Stuck at GND              ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_wayInvalidate[0]                             ;
;                                                                                             ; due to stuck port data_in ;                                                                                               ;
+---------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4180  ;
; Number of registers using Synchronous Clear  ; 477   ;
; Number of registers using Synchronous Load   ; 608   ;
; Number of registers using Asynchronous Clear ; 343   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3046  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; ddr_sdram_ctrl:ram_ctrl|ddr_cs_n                                                                                        ; 3       ;
; ddr_sdram_ctrl:ram_ctrl|ddr_ras_n                                                                                       ; 5       ;
; ddr_sdram_ctrl:ram_ctrl|ddr_cas_n                                                                                       ; 4       ;
; ddr_sdram_ctrl:ram_ctrl|ddr_we_n                                                                                        ; 5       ;
; ddr_sdram_ctrl:ram_ctrl|ddr_a[10]                                                                                       ; 2       ;
; BoardController:board_ctrl|reset                                                                                        ; 725     ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_rValidN                                                                    ; 191     ;
; Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0     ; 4       ;
; _zz_when_Stream_l1020_3                                                                                                 ; 3       ;
; Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1     ; 3       ;
; Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamArbiter_2:cmdArbiter|maskLocked_1                                          ; 5       ;
; ddr_sdram_ctrl:ram_ctrl|ref_idle[0]                                                                                     ; 4       ;
; Axi4SharedArbiter:ram_ctrl_axi_arbiter|ram_ctrl_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0               ; 11      ;
; Axi4SharedArbiter:ram_ctrl_axi_arbiter|ram_ctrl_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1               ; 4       ;
; BoardController:board_ctrl|reset_counter[16]                                                                            ; 3       ;
; BoardController:board_ctrl|reset_counter[8]                                                                             ; 2       ;
; BoardController:board_ctrl|reset_counter[9]                                                                             ; 2       ;
; BoardController:board_ctrl|reset_counter[10]                                                                            ; 2       ;
; BoardController:board_ctrl|reset_counter[12]                                                                            ; 2       ;
; BoardController:board_ctrl|reset_counter[13]                                                                            ; 2       ;
; BoardController:board_ctrl|reset_counter[14]                                                                            ; 2       ;
; _zz_when_Stream_l1020_2                                                                                                 ; 4       ;
; Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamArbiter_1:cmdArbiter|maskLocked_1                                  ; 4       ;
; Axi4SharedArbiter_1:internalRam_io_axi_arbiter|internalRam_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1 ; 4       ;
; Axi4SharedArbiter_1:internalRam_io_axi_arbiter|internalRam_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0 ; 8       ;
; Axi4SharedDecoder:dbus_axi_decoder|_zz_cmdAllowedStart                                                                  ; 3       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_ckspeed[5]                                      ; 6       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_ckspeed[4]                                      ; 6       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_ckspeed[6]                                      ; 6       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_ckspeed[7]                                      ; 10      ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_ckspeed[3]                                      ; 5       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_ckspeed[2]                                      ; 7       ;
; AudioController:audio_ctrl|I2C:i2c|sda                                                                                  ; 4       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_data[24]                                  ; 3       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_data[25]                                  ; 3       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_data[26]                                  ; 3       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_data[27]                                  ; 3       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_soft_reset                                      ; 71      ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|lgblk[3]                                          ; 15      ;
; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_rValidN                                                           ; 77      ;
; VexRiscv:vexRiscv_1|IBusCachedPlugin_fetchPc_pcReg[30]                                                                  ; 3       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen|o_ckstb                                         ; 18      ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[31]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[28]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen|o_hlfck                                         ; 3       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[31]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[28]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[29]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[29]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[30]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[30]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_sample_shift[4]                             ; 5       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_sample_shift[3]                             ; 6       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|lgblk[0]                                          ; 33      ;
; VexRiscv:vexRiscv_1|CsrPlugin_mstatus_MPP[1]                                                                            ; 4       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_flusher_start                                                          ; 11      ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushPending                                     ; 11      ;
; VexRiscv:vexRiscv_1|CsrPlugin_mtvec_base[28]                                                                            ; 1       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[27]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[27]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[24]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[24]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[25]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[25]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[26]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[26]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[1]                              ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[2]                              ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[3]                              ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[4]                              ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[5]                              ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[6]                              ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[7]                              ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[8]                              ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[9]                              ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[10]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[11]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[12]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[13]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[14]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[15]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[16]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[17]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[18]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[19]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[20]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[25]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[21]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[22]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[23]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[24]                             ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|wait_for_busy                                        ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[23]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[23]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[20]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[20]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[21]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[21]                                 ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[22]                                  ; 2       ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[22]                                 ; 2       ;
; Total number of inverted registers = 144*                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                               ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register Name                                                                            ; RAM Name                                                                      ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[0]                    ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[1]                    ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[2]                    ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[3]                    ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[4]                    ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[5]                    ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[6]                    ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[7]                    ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[8]                    ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[9]                    ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[10]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[11]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[12]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[13]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[14]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[15]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[16]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[17]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[18]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[19]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[20]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[21]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[22]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[23]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[24]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[25]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[26]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[27]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[28]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[29]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[30]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[31]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[32]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[33]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[34]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[35]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0_bypass[36]                   ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[0]  ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[1]  ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[2]  ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[3]  ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[4]  ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[5]  ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[6]  ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[7]  ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[8]  ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[9]  ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[10] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[11] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[12] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[13] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[14] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[15] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[16] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[17] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[18] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[19] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[20] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[21] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[22] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[23] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[24] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[25] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[26] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[27] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[28] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[29] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[30] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[31] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[32] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[33] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[34] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[35] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0_bypass[36] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[0]                                          ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[1]                                          ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[2]                                          ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[3]                                          ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[4]                                          ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[5]                                          ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[6]                                          ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[7]                                          ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[8]                                          ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[9]                                          ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[10]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[11]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[12]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[13]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[14]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[15]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[16]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[17]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[18]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[19]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[20]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[21]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[22]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[23]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[24]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[25]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[26]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[27]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[28]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[29]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[30]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[31]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
; AudioController:audio_ctrl|fifo_rtl_0_bypass[32]                                         ; AudioController:audio_ctrl|fifo_rtl_0                                         ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                            ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; Register Name                                                                        ; Megafunction                                                              ; Type ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|tagsReadCmd_payload_regNextWhen[0..6]      ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0               ; RAM  ;
; UartController:uart_ctrl|tx_outv[0..7]                                               ; UartController:uart_ctrl|fifo_tx_rtl_0                                    ; RAM  ;
; VexRiscv:vexRiscv_1|_zz_RegFilePlugin_regFile_port0[0..31]                           ; VexRiscv:vexRiscv_1|RegFilePlugin_regFile_rtl_0                           ; RAM  ;
; VexRiscv:vexRiscv_1|_zz_RegFilePlugin_regFile_port1[0..31]                           ; VexRiscv:vexRiscv_1|RegFilePlugin_regFile_rtl_1                           ; RAM  ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|_zz_banks_0_port1[0..31] ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0 ; RAM  ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|_zz_ways_0_datasymbol_read[0..7]           ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0       ; RAM  ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_1[0..7]         ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0       ; RAM  ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_2[0..7]         ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0       ; RAM  ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_3[0..7]         ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0       ; RAM  ;
; UartController:uart_ctrl|rx_outv[0..8]                                               ; UartController:uart_ctrl|fifo_rx_rtl_0                                    ; RAM  ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|cfg_width[0]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |EndeavourSoc|BoardController:board_ctrl|leds_normalized[2]                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|unburstify_buffer_beat[3]                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|unburstify_buffer_transaction_addr[6]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|execute_to_memory_SHIFT_RIGHT[8]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|MmuPlugin_satp_ppn[0]                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|MmuPlugin_status_sum                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|ref_idle[1]                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|ref_real[0]                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|tx_mem_addr[2]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen|counter[8]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge|readedData[22]                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |EndeavourSoc|AudioController:audio_ctrl|divisor[0]                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |EndeavourSoc|Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave|remaining[7]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |EndeavourSoc|Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave|remaining[0]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|tx_ina[0]                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|tx_outa[9]                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|divisor[8]                                                                      ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|decode_to_execute_SRC2[27]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|decode_to_execute_SRC2[0]                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|decode_to_execute_SRC2[2]                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|decode_to_execute_SRC1[0]                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|decode_to_execute_SRC1[26]                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|memory_DivPlugin_div_counter_value[0]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|cmd_type[1]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_ddr                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|mem_addr[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|o_ercode                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|memory_DivPlugin_rs1[4]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|crc_fill[0]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_fill[1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|GEN_RAIL_CRC[0].pedge_crc[9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|GEN_RAIL_CRC[0].nedge_crc[4]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|o_resp[4]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|rx_ina[8]                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|rx_outa[0]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_strb_a[1]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_strb_b[3]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_data[29]                       ;
; 3:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_sreg[13]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|write_data[2]                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |EndeavourSoc|BoardController:board_ctrl|reset_counter[4]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[1]                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|r_timeout[1]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_wb_data[5]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|write_state[14]                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|dBus_rsp_regNext_payload_data[9]                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_stop_bit                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cmd_type[1]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|execute_to_memory_SHIFT_RIGHT[4]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|execute_to_memory_MEMORY_STORE_DATA_RF[30]                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|ref_cnt[3]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_count[3]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_count[1]                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge|readedData[21]                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|AudioController:audio_ctrl|ina[5]                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |EndeavourSoc|AudioController:audio_ctrl|I2C:i2c|bit_counter[3]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|Axi4ReadOnlyErrorSlave:errorSlave|remaining[2]                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_sreg[12]                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|read_bit_num[2]                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|read_bit_num[0]                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|s2_data[10]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|s2_data[12]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8w_reg[28]                ;
; 4:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_8w_reg[92]                ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|mem_strb[1]                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|mem_data[20]                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|mem_data[25]                  ;
; 4:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|GEN_RAIL_CRC[3].pedge_crc[8]  ;
; 4:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|GEN_RAIL_CRC[1].nedge_crc[15] ;
; 4:1                ; 39 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_data_a[4]                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|fif_rdaddr[0]                      ;
; 4:1                ; 39 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_data_b[25]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_arg[6]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|fif_wraddr[0]                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_flusher_counter[3]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|AudioController:audio_ctrl|counter[6]                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|AudioController:audio_ctrl|I2C:i2c|data[5]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|load_crc                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|memory_DivPlugin_accumulator[18]                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|resp_count[2]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|resp_count[4]                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_counts[2]                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_data[28]                       ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_data[26]                       ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_data[17]                       ;
; 9:1                ; 13 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_data[10]                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|execute_to_memory_SHIFT_RIGHT[2]                                                     ;
; 5:1                ; 45 bits   ; 135 LEs       ; 90 LEs               ; 45 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|tx_sreg[13]                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|srcount[3]                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_ckspeed[1]                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_sreg[3]                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|s2_data[8]                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|s2_data[14]                   ;
; 6:1                ; 31 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_amo_resultReg[24]                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_cmd[2]                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|o_arg[30]                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|write_bit_num[2]                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|GEN_R1B.r_busy_counter[9]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|lgblk[2]                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|rail_count[1]                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge|readedData[13]                                                          ;
; 7:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|VexRiscv:vexRiscv_1|IBusCachedPlugin_fetchPc_pcReg[27]                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_4w_reg[9]                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_4w_reg[40]                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_2w_reg[26]                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_1w_reg[0]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|GEN_R1B.r_busy_counter[7]          ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|rail_count[8]                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge|readedData[12]                                                          ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge|readedData[5]                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|read_state[1]                                                                   ;
; 7:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |EndeavourSoc|UartController:uart_ctrl|read_state[2]                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|GEN_R1B.r_busy_counter[8]          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|AudioController:audio_ctrl|I2C:i2c|data[6]                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|AudioController:audio_ctrl|I2C:i2c|data[1]                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|col_addr[1]                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|col_addr[4]                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge|readedData[0]                                                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen|counter[5]                       ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; Yes        ; |EndeavourSoc|AudioController:audio_ctrl|state[0]                                                                      ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|ddr_a[13]                                                                        ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|ddr_a[4]                                                                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|ddr_a[3]                                                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|cnt[7]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_sample_shift[3]              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |EndeavourSoc|BoardController:board_ctrl|reset_counter[16]                                                             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[14]              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_data[25]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen|o_ckstb                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_ckspeed[7]                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|lgblk[0]                           ;
; 7:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[19]                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg[2]                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[0]                   ;
; 12:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[23]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|_zz_decode_RS2[10]                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|Mux34                                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|_zz_CsrPlugin_csrMapping_writeDataSignal[29]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|Mux65                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|AudioController:audio_ctrl|outa                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |EndeavourSoc|AudioController:audio_ctrl|I2C:i2c|data                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|ShiftLeft0                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|ShiftLeft0                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_sel                            ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|ShiftLeft1                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|ShiftLeft1                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|_zz_decode_RS2[14]                                                                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|DBusCachedPlugin_mmuBus_rsp_physicalAddress[25]                                      ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|DBusCachedPlugin_mmuBus_rsp_physicalAddress[19]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|execute_BranchPlugin_branch_src2[13]                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|execute_BranchPlugin_branch_src2[4]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|_zz_memory_DivPlugin_div_result_3                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.sample_pck              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|HazardSimplePlugin_writeBackWrites_payload_data[7]                                   ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|Selector9                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|writeBack_DBusCachedPlugin_rspFormated[2]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen|nxt_counter[9]                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|decode_RS2[0]                                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|_zz_decode_RS2_1[2]                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|decode_RS1[25]                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|HazardSimplePlugin_writeBackWrites_payload_data[15]                                  ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|IBusCachedPlugin_iBusRsp_stages_0_input_payload[7]                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|HazardSimplePlugin_writeBackWrites_payload_data[9]                                   ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|HazardSimplePlugin_writeBackWrites_payload_data[25]                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|HazardSimplePlugin_writeBackWrites_payload_data[4]                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|HazardSimplePlugin_writeBackWrites_payload_data[30]                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|Selector131                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pstate                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |EndeavourSoc|VexRiscv:vexRiscv_1|Selector129                                                                          ;
; 20:1               ; 8 bits    ; 104 LEs       ; 56 LEs               ; 48 LEs                 ; No         ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|stat                                                                             ;
; 21:1               ; 2 bits    ; 28 LEs        ; 10 LEs               ; 18 LEs                 ; No         ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|stat                                                                             ;
; 22:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|stat                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                          ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                          ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                          ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                          ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                          ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                          ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                          ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                          ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1|altsyncram_g4d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2|altsyncram_g4d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3|altsyncram_g4d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4|altsyncram_g4d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5|altsyncram_g4d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6|altsyncram_g4d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7|altsyncram_g4d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8|altsyncram_g4d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                              ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1                                                         ;
+------------------------------+-------+------+------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                   ;
+------------------------------+-------+------+------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
+------------------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache ;
+-------------------+-------+------+-------------------------------------------------+
; Assignment        ; Value ; From ; To                                              ;
+-------------------+-------+------+-------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[31]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[30]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[29]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[28]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[27]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[26]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[25]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[24]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[23]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[22]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[21]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[20]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[19]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[18]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[17]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[16]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[15]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[14]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[13]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[12]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[11]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[10]                          ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[9]                           ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[8]                           ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[7]                           ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[6]                           ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[5]                           ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[2]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[1]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[0]                         ;
+-------------------+-------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component|altsyncram_0sk1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0|altsyncram_6dg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_mcd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0|altsyncram_8dg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for AudioController:audio_ctrl|altsyncram:fifo_rtl_0|altsyncram_sfg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BoardController:board_ctrl ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; CLK_FREQ       ; 96000000 ; Signed Integer                              ;
; TMDS_FREQ_1    ; 25175000 ; Signed Integer                              ;
; TMDS_FREQ_2    ; 65000000 ; Signed Integer                              ;
; TMDS_FREQ_3    ; 74250000 ; Signed Integer                              ;
; RESET_DELAY    ; 96000    ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BoardController:board_ctrl|PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                            ;
+-------------------------------+-----------------------+-------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                         ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                                         ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                         ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                         ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                         ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                         ;
; INCLK0_INPUT_FREQUENCY        ; 10000                 ; Signed Integer                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                         ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                         ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                         ;
; LOCK_HIGH                     ; 1                     ; Untyped                                         ;
; LOCK_LOW                      ; 1                     ; Untyped                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                         ;
; SKIP_VCO                      ; OFF                   ; Untyped                                         ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                         ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                         ;
; BANDWIDTH                     ; 0                     ; Untyped                                         ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                         ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                         ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                         ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                         ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                         ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                         ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                         ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                         ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                         ;
; CLK3_MULTIPLY_BY              ; 12                    ; Signed Integer                                  ;
; CLK2_MULTIPLY_BY              ; 12                    ; Signed Integer                                  ;
; CLK1_MULTIPLY_BY              ; 24                    ; Signed Integer                                  ;
; CLK0_MULTIPLY_BY              ; 24                    ; Signed Integer                                  ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                         ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                         ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                         ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                         ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                         ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                         ;
; CLK3_DIVIDE_BY                ; 5                     ; Signed Integer                                  ;
; CLK2_DIVIDE_BY                ; 25                    ; Signed Integer                                  ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer                                  ;
; CLK0_DIVIDE_BY                ; 25                    ; Signed Integer                                  ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                         ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                         ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                         ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                         ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                         ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                         ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                         ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                         ;
; CLK1_PHASE_SHIFT              ; 2604                  ; Untyped                                         ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                         ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                         ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                         ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                         ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                         ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                         ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                         ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                         ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                         ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                         ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                         ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                         ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                         ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                                  ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                                  ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                                  ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                         ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                         ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                         ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                         ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                         ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                         ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                         ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                         ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                         ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                         ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                         ;
; VCO_MIN                       ; 0                     ; Untyped                                         ;
; VCO_MAX                       ; 0                     ; Untyped                                         ;
; VCO_CENTER                    ; 0                     ; Untyped                                         ;
; PFD_MIN                       ; 0                     ; Untyped                                         ;
; PFD_MAX                       ; 0                     ; Untyped                                         ;
; M_INITIAL                     ; 0                     ; Untyped                                         ;
; M                             ; 0                     ; Untyped                                         ;
; N                             ; 1                     ; Untyped                                         ;
; M2                            ; 1                     ; Untyped                                         ;
; N2                            ; 1                     ; Untyped                                         ;
; SS                            ; 1                     ; Untyped                                         ;
; C0_HIGH                       ; 0                     ; Untyped                                         ;
; C1_HIGH                       ; 0                     ; Untyped                                         ;
; C2_HIGH                       ; 0                     ; Untyped                                         ;
; C3_HIGH                       ; 0                     ; Untyped                                         ;
; C4_HIGH                       ; 0                     ; Untyped                                         ;
; C5_HIGH                       ; 0                     ; Untyped                                         ;
; C6_HIGH                       ; 0                     ; Untyped                                         ;
; C7_HIGH                       ; 0                     ; Untyped                                         ;
; C8_HIGH                       ; 0                     ; Untyped                                         ;
; C9_HIGH                       ; 0                     ; Untyped                                         ;
; C0_LOW                        ; 0                     ; Untyped                                         ;
; C1_LOW                        ; 0                     ; Untyped                                         ;
; C2_LOW                        ; 0                     ; Untyped                                         ;
; C3_LOW                        ; 0                     ; Untyped                                         ;
; C4_LOW                        ; 0                     ; Untyped                                         ;
; C5_LOW                        ; 0                     ; Untyped                                         ;
; C6_LOW                        ; 0                     ; Untyped                                         ;
; C7_LOW                        ; 0                     ; Untyped                                         ;
; C8_LOW                        ; 0                     ; Untyped                                         ;
; C9_LOW                        ; 0                     ; Untyped                                         ;
; C0_INITIAL                    ; 0                     ; Untyped                                         ;
; C1_INITIAL                    ; 0                     ; Untyped                                         ;
; C2_INITIAL                    ; 0                     ; Untyped                                         ;
; C3_INITIAL                    ; 0                     ; Untyped                                         ;
; C4_INITIAL                    ; 0                     ; Untyped                                         ;
; C5_INITIAL                    ; 0                     ; Untyped                                         ;
; C6_INITIAL                    ; 0                     ; Untyped                                         ;
; C7_INITIAL                    ; 0                     ; Untyped                                         ;
; C8_INITIAL                    ; 0                     ; Untyped                                         ;
; C9_INITIAL                    ; 0                     ; Untyped                                         ;
; C0_MODE                       ; BYPASS                ; Untyped                                         ;
; C1_MODE                       ; BYPASS                ; Untyped                                         ;
; C2_MODE                       ; BYPASS                ; Untyped                                         ;
; C3_MODE                       ; BYPASS                ; Untyped                                         ;
; C4_MODE                       ; BYPASS                ; Untyped                                         ;
; C5_MODE                       ; BYPASS                ; Untyped                                         ;
; C6_MODE                       ; BYPASS                ; Untyped                                         ;
; C7_MODE                       ; BYPASS                ; Untyped                                         ;
; C8_MODE                       ; BYPASS                ; Untyped                                         ;
; C9_MODE                       ; BYPASS                ; Untyped                                         ;
; C0_PH                         ; 0                     ; Untyped                                         ;
; C1_PH                         ; 0                     ; Untyped                                         ;
; C2_PH                         ; 0                     ; Untyped                                         ;
; C3_PH                         ; 0                     ; Untyped                                         ;
; C4_PH                         ; 0                     ; Untyped                                         ;
; C5_PH                         ; 0                     ; Untyped                                         ;
; C6_PH                         ; 0                     ; Untyped                                         ;
; C7_PH                         ; 0                     ; Untyped                                         ;
; C8_PH                         ; 0                     ; Untyped                                         ;
; C9_PH                         ; 0                     ; Untyped                                         ;
; L0_HIGH                       ; 1                     ; Untyped                                         ;
; L1_HIGH                       ; 1                     ; Untyped                                         ;
; G0_HIGH                       ; 1                     ; Untyped                                         ;
; G1_HIGH                       ; 1                     ; Untyped                                         ;
; G2_HIGH                       ; 1                     ; Untyped                                         ;
; G3_HIGH                       ; 1                     ; Untyped                                         ;
; E0_HIGH                       ; 1                     ; Untyped                                         ;
; E1_HIGH                       ; 1                     ; Untyped                                         ;
; E2_HIGH                       ; 1                     ; Untyped                                         ;
; E3_HIGH                       ; 1                     ; Untyped                                         ;
; L0_LOW                        ; 1                     ; Untyped                                         ;
; L1_LOW                        ; 1                     ; Untyped                                         ;
; G0_LOW                        ; 1                     ; Untyped                                         ;
; G1_LOW                        ; 1                     ; Untyped                                         ;
; G2_LOW                        ; 1                     ; Untyped                                         ;
; G3_LOW                        ; 1                     ; Untyped                                         ;
; E0_LOW                        ; 1                     ; Untyped                                         ;
; E1_LOW                        ; 1                     ; Untyped                                         ;
; E2_LOW                        ; 1                     ; Untyped                                         ;
; E3_LOW                        ; 1                     ; Untyped                                         ;
; L0_INITIAL                    ; 1                     ; Untyped                                         ;
; L1_INITIAL                    ; 1                     ; Untyped                                         ;
; G0_INITIAL                    ; 1                     ; Untyped                                         ;
; G1_INITIAL                    ; 1                     ; Untyped                                         ;
; G2_INITIAL                    ; 1                     ; Untyped                                         ;
; G3_INITIAL                    ; 1                     ; Untyped                                         ;
; E0_INITIAL                    ; 1                     ; Untyped                                         ;
; E1_INITIAL                    ; 1                     ; Untyped                                         ;
; E2_INITIAL                    ; 1                     ; Untyped                                         ;
; E3_INITIAL                    ; 1                     ; Untyped                                         ;
; L0_MODE                       ; BYPASS                ; Untyped                                         ;
; L1_MODE                       ; BYPASS                ; Untyped                                         ;
; G0_MODE                       ; BYPASS                ; Untyped                                         ;
; G1_MODE                       ; BYPASS                ; Untyped                                         ;
; G2_MODE                       ; BYPASS                ; Untyped                                         ;
; G3_MODE                       ; BYPASS                ; Untyped                                         ;
; E0_MODE                       ; BYPASS                ; Untyped                                         ;
; E1_MODE                       ; BYPASS                ; Untyped                                         ;
; E2_MODE                       ; BYPASS                ; Untyped                                         ;
; E3_MODE                       ; BYPASS                ; Untyped                                         ;
; L0_PH                         ; 0                     ; Untyped                                         ;
; L1_PH                         ; 0                     ; Untyped                                         ;
; G0_PH                         ; 0                     ; Untyped                                         ;
; G1_PH                         ; 0                     ; Untyped                                         ;
; G2_PH                         ; 0                     ; Untyped                                         ;
; G3_PH                         ; 0                     ; Untyped                                         ;
; E0_PH                         ; 0                     ; Untyped                                         ;
; E1_PH                         ; 0                     ; Untyped                                         ;
; E2_PH                         ; 0                     ; Untyped                                         ;
; E3_PH                         ; 0                     ; Untyped                                         ;
; M_PH                          ; 0                     ; Untyped                                         ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                         ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                         ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                         ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                         ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                         ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                         ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                         ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                         ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                         ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                         ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                         ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                         ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                         ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                         ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                         ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                         ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                         ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                         ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                         ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                         ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                         ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                         ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                         ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                         ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                         ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                         ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                         ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                         ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                         ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                         ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                         ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                         ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                         ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                         ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                         ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                         ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                         ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                         ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                         ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                         ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                         ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                         ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                         ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                         ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                         ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                         ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                                         ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                         ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                         ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                         ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                         ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                         ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                         ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                         ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                         ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                         ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                         ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                         ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                         ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                         ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                         ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                         ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                         ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                         ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                         ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                         ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                         ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                         ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                  ;
+-------------------------------+-----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst ;
+------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                    ;
+------------------------------------------+--------------+---------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                  ;
; BUFFER_TYPE                              ; single-ended ; String                                                  ;
; REGISTER_MODE                            ; ddr          ; String                                                  ;
; SIZE                                     ; 4            ; Signed Integer                                          ;
; ASYNC_MODE                               ; none         ; String                                                  ;
; SYNC_MODE                                ; none         ; String                                                  ;
; BUS_HOLD                                 ; false        ; String                                                  ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                  ;
; INVERT_OUTPUT                            ; false        ; String                                                  ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                  ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                  ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                  ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                  ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                  ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                  ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                  ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                  ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                  ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                  ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                  ;
; ENABLE_OE_PORT                           ; false        ; String                                                  ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                  ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                  ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                  ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                  ;
+------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                         ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                       ;
; ASYNC_MODE                               ; none         ; String                                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                       ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                       ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                         ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                       ;
; ASYNC_MODE                               ; none         ; String                                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                       ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                       ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                         ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                       ;
; ASYNC_MODE                               ; none         ; String                                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                       ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                       ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                         ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                       ;
; ASYNC_MODE                               ; none         ; String                                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                       ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                       ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst ;
+------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                    ;
+------------------------------------------+--------------+---------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                  ;
; BUFFER_TYPE                              ; single-ended ; String                                                  ;
; REGISTER_MODE                            ; ddr          ; String                                                  ;
; SIZE                                     ; 4            ; Signed Integer                                          ;
; ASYNC_MODE                               ; none         ; String                                                  ;
; SYNC_MODE                                ; none         ; String                                                  ;
; BUS_HOLD                                 ; false        ; String                                                  ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                  ;
; INVERT_OUTPUT                            ; false        ; String                                                  ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                  ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                  ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                  ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                  ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                  ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                  ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                  ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                  ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                  ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                  ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                  ;
; ENABLE_OE_PORT                           ; false        ; String                                                  ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                  ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                  ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                  ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                  ;
+------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                         ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                       ;
; ASYNC_MODE                               ; none         ; String                                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                       ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                       ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                         ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                       ;
; ASYNC_MODE                               ; none         ; String                                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                       ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                       ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                         ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                       ;
; ASYNC_MODE                               ; none         ; String                                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                       ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                       ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                         ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                       ;
; ASYNC_MODE                               ; none         ; String                                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                       ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                       ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartController:uart_ctrl ;
+------------------+------------------+---------------------------------+
; Parameter Name   ; Value            ; Type                            ;
+------------------+------------------+---------------------------------+
; OVERRIDE_DIVISOR ; 0000000000000000 ; Unsigned Binary                 ;
; FIFO_SIZE        ; 1024             ; Signed Integer                  ;
+------------------+------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl ;
+-----------------+-------+---------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                          ;
+-----------------+-------+---------------------------------------------------------------+
; LGFIFO          ; 9     ; Signed Integer                                                ;
; NUMIO           ; 4     ; Signed Integer                                                ;
; MW              ; 32    ; Signed Integer                                                ;
; OPT_EMMC        ; 0     ; Signed Integer                                                ;
; OPT_SERDES      ; 0     ; Signed Integer                                                ;
; OPT_DDR         ; 0     ; Signed Integer                                                ;
; OPT_DS          ; 0     ; Unsigned Binary                                               ;
; OPT_CARD_DETECT ; 0     ; Signed Integer                                                ;
; OPT_1P8V        ; 0     ; Signed Integer                                                ;
; LGTIMEOUT       ; 23    ; Signed Integer                                                ;
+-----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; LGFIFO          ; 9     ; Signed Integer                                                            ;
; NUMIO           ; 4     ; Signed Integer                                                            ;
; MW              ; 32    ; Signed Integer                                                            ;
; OPT_SERDES      ; 0     ; Unsigned Binary                                                           ;
; OPT_DDR         ; 0     ; Unsigned Binary                                                           ;
; OPT_DS          ; 0     ; Unsigned Binary                                                           ;
; OPT_1P8V        ; 0     ; Unsigned Binary                                                           ;
; OPT_EMMC        ; 0     ; Unsigned Binary                                                           ;
; OPT_CARD_DETECT ; 0     ; Unsigned Binary                                                           ;
; LGTIMEOUT       ; 23    ; Signed Integer                                                            ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control ;
+-----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------+
; LGFIFO          ; 9     ; Signed Integer                                                                           ;
; NUMIO           ; 4     ; Signed Integer                                                                           ;
; MW              ; 32    ; Signed Integer                                                                           ;
; OPT_SERDES      ; 0     ; Unsigned Binary                                                                          ;
; OPT_DS          ; 0     ; Unsigned Binary                                                                          ;
; OPT_DDR         ; 0     ; Unsigned Binary                                                                          ;
; OPT_CARD_DETECT ; 0     ; Unsigned Binary                                                                          ;
; OPT_EMMC        ; 0     ; Unsigned Binary                                                                          ;
; LGFIFOW         ; 7     ; Signed Integer                                                                           ;
; OPT_DMA         ; 0     ; Unsigned Binary                                                                          ;
; OPT_1P8V        ; 0     ; Unsigned Binary                                                                          ;
; OPT_R1B         ; 1     ; Unsigned Binary                                                                          ;
; LGCARDBUSY      ; 12    ; Signed Integer                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g4d1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g4d1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g4d1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                           ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                           ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_g4d1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g4d1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g4d1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g4d1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                           ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                           ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_g4d1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; LGMAXDIV       ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; OPT_DS         ; 0     ; Unsigned Binary                                                                          ;
; OPT_EMMC       ; 0     ; Unsigned Binary                                                                          ;
; LGTIMEOUT      ; 26    ; Signed Integer                                                                           ;
; LGLEN          ; 7     ; Signed Integer                                                                           ;
; MW             ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe ;
+----------------+------------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                ;
+----------------+------------------+-------------------------------------------------------------------------------------+
; NCRC           ; 16               ; Signed Integer                                                                      ;
; OPT_SERDES     ; 0                ; Unsigned Binary                                                                     ;
; CRC_POLYNOMIAL ; 0001000000100001 ; Unsigned Binary                                                                     ;
+----------------+------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe ;
+-------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------+
; LGLEN             ; 9     ; Signed Integer                                                                              ;
; NUMIO             ; 4     ; Signed Integer                                                                              ;
; MW                ; 32    ; Signed Integer                                                                              ;
; LGLENW            ; 7     ; Signed Integer                                                                              ;
; OPT_LITTLE_ENDIAN ; 0     ; Unsigned Binary                                                                             ;
; OPT_DS            ; 0     ; Unsigned Binary                                                                             ;
; OPT_LOWPOWER      ; 0     ; Unsigned Binary                                                                             ;
; LGTIMEOUT         ; 23    ; Signed Integer                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; OPT_SERDES     ; 0     ; Unsigned Binary                                                                        ;
; OPT_DDR        ; 0     ; Unsigned Binary                                                                        ;
; OPT_DS         ; 0     ; Unsigned Binary                                                                        ;
; NUMIO          ; 4     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:audio_ctrl ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; I2C_ADDR       ; 1100000 ; Unsigned Binary                              ;
; FIFO_SIZE      ; 1024    ; Signed Integer                               ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:audio_ctrl|I2C:i2c ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; CLK_FREQ       ; 96000000 ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl ;
+----------------+------------+----------------------------------------+
; Parameter Name ; Value      ; Type                                   ;
+----------------+------------+----------------------------------------+
; BA_BITS        ; 2          ; Signed Integer                         ;
; ROW_BITS       ; 14         ; Signed Integer                         ;
; COL_BITS       ; 10         ; Signed Integer                         ;
; DQ_LEVEL       ; 2          ; Signed Integer                         ;
; tREFC          ; 1001011000 ; Unsigned Binary                        ;
; tW2I           ; 00000010   ; Unsigned Binary                        ;
; tR2I           ; 00000010   ; Unsigned Binary                        ;
+----------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst ;
+------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                  ;
+------------------------------------------+--------------+-------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                ;
; BUFFER_TYPE                              ; single-ended ; String                                                ;
; REGISTER_MODE                            ; ddr          ; String                                                ;
; SIZE                                     ; 8            ; Signed Integer                                        ;
; ASYNC_MODE                               ; none         ; String                                                ;
; SYNC_MODE                                ; none         ; String                                                ;
; BUS_HOLD                                 ; false        ; String                                                ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                ;
; INVERT_OUTPUT                            ; false        ; String                                                ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                ;
; ENABLE_OE_PORT                           ; true         ; String                                                ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                ;
+------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst ;
+------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                  ;
+------------------------------------------+--------------+-------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                ;
; BUFFER_TYPE                              ; single-ended ; String                                                ;
; REGISTER_MODE                            ; ddr          ; String                                                ;
; SIZE                                     ; 8            ; Signed Integer                                        ;
; ASYNC_MODE                               ; none         ; String                                                ;
; SYNC_MODE                                ; none         ; String                                                ;
; BUS_HOLD                                 ; false        ; String                                                ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                ;
; INVERT_OUTPUT                            ; false        ; String                                                ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                ;
; ENABLE_OE_PORT                           ; true         ; String                                                ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                ;
+------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                       ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; bidir        ; String                                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                     ;
; INVERT_INPUT_CLOCK                       ; true         ; String                                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                     ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; wordCount      ; 4096     ; Signed Integer                                                ;
; wordWidth      ; 32       ; Signed Integer                                                ;
; readUnderWrite ; dontCare ; String                                                        ;
; duringWrite    ; dontCare ; String                                                        ;
; technology     ; auto     ; String                                                        ;
; maskWidth      ; 4        ; Signed Integer                                                ;
; maskEnable     ; 1        ; Unsigned Binary                                               ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                                         ;
+------------------------------------+------------------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                                      ;
; WIDTH_A                            ; 32                           ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 12                           ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 4096                         ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                                      ;
; WIDTH_B                            ; 1                            ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                                      ;
; INIT_FILE                          ; ../../software/bios/bios.hex ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; MAX 10                       ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0sk1              ; Untyped                                                                      ;
+------------------------------------+------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 22                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 22                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_1ad1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 22                   ; Untyped                                                                       ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 22                   ; Untyped                                                                       ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_1ad1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 8                    ; Untyped                                ;
; WIDTHAD_B                          ; 10                   ; Untyped                                ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_6dg1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Untyped                                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 32                   ; Untyped                                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_47g1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Untyped                                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 32                   ; Untyped                                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_47g1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_mcd1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 9                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 9                    ; Untyped                                ;
; WIDTHAD_B                          ; 10                   ; Untyped                                ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_8dg1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AudioController:audio_ctrl|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 12                   ; Untyped                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 12                   ; Untyped                               ;
; WIDTHAD_B                          ; 10                   ; Untyped                               ;
; NUMWORDS_B                         ; 1024                 ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_sfg1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|lpm_mult:Mult3 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 16       ; Untyped                 ;
; LPM_WIDTHB                                     ; 16       ; Untyped                 ;
; LPM_WIDTHP                                     ; 32       ; Untyped                 ;
; LPM_WIDTHR                                     ; 32       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 17       ; Untyped                 ;
; LPM_WIDTHB                                     ; 17       ; Untyped                 ;
; LPM_WIDTHP                                     ; 34       ; Untyped                 ;
; LPM_WIDTHR                                     ; 34       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_tgs ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 17       ; Untyped                 ;
; LPM_WIDTHB                                     ; 17       ; Untyped                 ;
; LPM_WIDTHP                                     ; 34       ; Untyped                 ;
; LPM_WIDTHR                                     ; 34       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_tgs ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:vexRiscv_1|lpm_mult:Mult2 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 17       ; Untyped                 ;
; LPM_WIDTHB                                     ; 17       ; Untyped                 ;
; LPM_WIDTHP                                     ; 34       ; Untyped                 ;
; LPM_WIDTHR                                     ; 34       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_tgs ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                               ;
+-------------------------------+------------------------------------------------------------+
; Name                          ; Value                                                      ;
+-------------------------------+------------------------------------------------------------+
; Number of entity instances    ; 1                                                          ;
; Entity Instance               ; BoardController:board_ctrl|PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                     ;
;     -- PLL_TYPE               ; AUTO                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                          ;
+-------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 21                                                                                                  ;
; Entity Instance                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 22                                                                                                  ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 22                                                                                                  ;
;     -- NUMWORDS_B                         ; 128                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 22                                                                                                  ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 22                                                                                                  ;
;     -- NUMWORDS_B                         ; 128                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                            ;
; Entity Instance                           ; VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                            ;
; Entity Instance                           ; VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                            ;
; Entity Instance                           ; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 9                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 9                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                            ;
; Entity Instance                           ; AudioController:audio_ctrl|altsyncram:fifo_rtl_0                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 12                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 4                                  ;
; Entity Instance                       ; VexRiscv:vexRiscv_1|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                                 ;
;     -- LPM_WIDTHB                     ; 16                                 ;
;     -- LPM_WIDTHP                     ; 32                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; VexRiscv:vexRiscv_1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                                 ;
;     -- LPM_WIDTHB                     ; 17                                 ;
;     -- LPM_WIDTHP                     ; 34                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; VexRiscv:vexRiscv_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                 ;
;     -- LPM_WIDTHB                     ; 17                                 ;
;     -- LPM_WIDTHP                     ; 34                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; VexRiscv:vexRiscv_1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17                                 ;
;     -- LPM_WIDTHB                     ; 17                                 ;
;     -- LPM_WIDTHP                     ; 34                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Apb3Router:apb3Router_1"                                                                                 ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_outputs_0_PADDR[11..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_PSLVERROR    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_outputs_1_PADDR[11..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_PSLVERROR    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_outputs_2_PADDR[11..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_2_PSLVERROR    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_outputs_3_PADDR[11..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_3_PSLVERROR    ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; io_flush        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; io_occupancy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; io_availability ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamArbiter:cmdArbiter"                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; io_chosenOH ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"                                                                         ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_sharedInputs_0_arw_payload_id       ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_sharedInputs_0_arw_payload_burst[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_sharedInputs_0_arw_payload_burst[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_sharedInputs_0_b_payload_id         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedInputs_0_r_payload_id         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; io_flush        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; io_occupancy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
; io_availability ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamArbiter_1:cmdArbiter"                               ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_inputs_0_payload_write ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_chosen                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_chosenOH[0]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedArbiter_1:internalRam_io_axi_arbiter" ;
+----------------------------------------+-------+----------+----------------+
; Port                                   ; Type  ; Severity ; Details        ;
+----------------------------------------+-------+----------+----------------+
; io_readInputs_0_ar_payload_size[2]     ; Input ; Info     ; Stuck at GND   ;
; io_readInputs_0_ar_payload_size[1]     ; Input ; Info     ; Stuck at VCC   ;
; io_readInputs_0_ar_payload_size[0]     ; Input ; Info     ; Stuck at GND   ;
; io_sharedInputs_0_arw_payload_burst[1] ; Input ; Info     ; Stuck at GND   ;
; io_sharedInputs_0_arw_payload_burst[0] ; Input ; Info     ; Stuck at VCC   ;
+----------------------------------------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------+
; io_flush        ; Input  ; Info     ; Stuck at GND                                                                            ;
; io_occupancy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; io_availability ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamArbiter_2:cmdArbiter"                                       ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_inputs_0_payload_write ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_chosen                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_chosenOH[0]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedArbiter:ram_ctrl_axi_arbiter"       ;
+----------------------------------------+-------+----------+--------------+
; Port                                   ; Type  ; Severity ; Details      ;
+----------------------------------------+-------+----------+--------------+
; io_readInputs_0_ar_payload_size[2]     ; Input ; Info     ; Stuck at GND ;
; io_readInputs_0_ar_payload_size[1]     ; Input ; Info     ; Stuck at VCC ;
; io_readInputs_0_ar_payload_size[0]     ; Input ; Info     ; Stuck at GND ;
; io_sharedInputs_0_arw_payload_burst[1] ; Input ; Info     ; Stuck at GND ;
; io_sharedInputs_0_arw_payload_burst[0] ; Input ; Info     ; Stuck at VCC ;
+----------------------------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave"                                  ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_axi_r_payload_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4SharedDecoder:dbus_axi_decoder"                                                                                        ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_input_arw_payload_len[7..3]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_arw_payload_size[2]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_arw_payload_size[1]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_arw_payload_size[0]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_arw_payload_cache                  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_arw_payload_prot[2]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_arw_payload_prot[1]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_arw_payload_prot[0]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_b_ready                            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_b_payload_resp                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_input_r_ready                            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_r_payload_last                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_0_arw_payload_addr[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_0_arw_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_0_arw_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_1_arw_payload_addr[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_1_arw_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_1_arw_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_2_arw_payload_addr[31..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_2_arw_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_2_arw_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_2_b_payload_resp           ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_sharedOutputs_2_r_payload_resp           ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|Axi4ReadOnlyErrorSlave:errorSlave"                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_axi_r_payload_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1"                                                                          ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_input_ar_payload_len[2..0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_ar_payload_len[7..3]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_ar_payload_burst[1]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_ar_payload_burst[0]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_ar_payload_cache            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_ar_payload_prot[2..1]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_ar_payload_prot[0]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_r_ready                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_r_payload_last              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_ar_payload_addr[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_ar_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_ar_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_ar_payload_addr[31..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_ar_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_ar_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_r_payload_resp          ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:vexRiscv_1|DataCache:dataCache_1"                                                                     ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_memory_isWrite           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writeBack_isUser         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_keepMemRspData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writesPending            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"                                                ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_prefetch_pc[1..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_data[31..25]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_data[14..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_physicalAddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_decode_isUser         ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:vexRiscv_1"                                                                                     ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; timerInterrupt            ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalInterrupt         ; Input  ; Info     ; Stuck at GND                                                                        ;
; softwareInterrupt         ; Input  ; Info     ; Stuck at GND                                                                        ;
; dBus_cmd_payload_uncached ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBus_cmd_payload_size     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioController:audio_ctrl|I2C:i2c"                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hs   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; wr   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; addr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ac   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SdcardController:sdcard_ctrl|sdio_top:impl"                                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; i_card_detect ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; o_wb_stall    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; i_wb_sel      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; i_hsclk       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; i_ds          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; o_1p8v        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; o_int         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; o_debug       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "VideoController:video_ctrl|TMDS_encoder:encode_G" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; CD   ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "VideoController:video_ctrl|TMDS_encoder:encode_R" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; CD   ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 4180                        ;
;     CLR               ; 177                         ;
;     CLR SCLR          ; 8                           ;
;     ENA               ; 2252                        ;
;     ENA CLR           ; 158                         ;
;     ENA SCLR          ; 185                         ;
;     ENA SCLR SLD      ; 179                         ;
;     ENA SLD           ; 272                         ;
;     SCLR              ; 58                          ;
;     SCLR SLD          ; 47                          ;
;     SLD               ; 110                         ;
;     plain             ; 734                         ;
; cycloneiii_io_obuf    ; 39                          ;
; cycloneiii_lcell_comb ; 6861                        ;
;     arith             ; 979                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 591                         ;
;         3 data inputs ; 387                         ;
;     normal            ; 5882                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 168                         ;
;         2 data inputs ; 533                         ;
;         3 data inputs ; 1462                        ;
;         4 data inputs ; 3711                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 297                         ;
; fiftyfivenm_ddio_out  ; 24                          ;
; fiftyfivenm_io_ibuf   ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 12.50                       ;
; Average LUT depth     ; 4.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed May  1 14:54:28 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off endeavour -c EndeavourSoc
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/board_controller.sv
    Info (12023): Found entity 1: BoardController File: /home/petya/endeavour/rtl/verilog/board_controller.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file /home/petya/endeavour/rtl/verilog/audio_controller.sv
    Info (12023): Found entity 1: AudioController File: /home/petya/endeavour/rtl/verilog/audio_controller.sv Line: 1
    Info (12023): Found entity 2: I2C File: /home/petya/endeavour/rtl/verilog/audio_controller.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v
    Info (12023): Found entity 1: ddr_sdram_ctrl File: /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdrxframe.sv
    Info (12023): Found entity 1: sdrxframe File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdtxframe.sv
    Info (12023): Found entity 1: sdtxframe File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdwb.v
    Info (12023): Found entity 1: sdwb File: /home/petya/sdspi/rtl/sdwb.v Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdio_top.v
    Info (12023): Found entity 1: sdio_top File: /home/petya/sdspi/rtl/sdio_top.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdio.v
    Info (12023): Found entity 1: sdio File: /home/petya/sdspi/rtl/sdio.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdfrontend.v
    Info (12023): Found entity 1: sdfrontend File: /home/petya/sdspi/rtl/sdfrontend.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdcmd.v
    Info (12023): Found entity 1: sdcmd File: /home/petya/sdspi/rtl/sdcmd.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdckgen.v
    Info (12023): Found entity 1: sdckgen File: /home/petya/sdspi/rtl/sdckgen.v Line: 43
Warning (10890): Verilog HDL Attribute warning at EndeavourSoc.v(4091): overriding existing value for attribute "syn_keep" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
Warning (10890): Verilog HDL Attribute warning at EndeavourSoc.v(4113): overriding existing value for attribute "syn_keep" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
Warning (10890): Verilog HDL Attribute warning at EndeavourSoc.v(4234): overriding existing value for attribute "syn_keep" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../spinal/EndeavourSoc.v(10567) File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10567
Warning (10890): Verilog HDL Attribute warning at EndeavourSoc.v(11374): overriding existing value for attribute "syn_keep" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11374
Warning (10890): Verilog HDL Attribute warning at EndeavourSoc.v(11389): overriding existing value for attribute "syn_keep" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11389
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../spinal/EndeavourSoc.v(11438) File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11438
Info (12021): Found 20 design units, including 20 entities, in source file /home/petya/endeavour/rtl/spinal/EndeavourSoc.v
    Info (12023): Found entity 1: EndeavourSoc File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 7
    Info (12023): Found entity 2: Apb3Router File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1406
    Info (12023): Found entity 3: Apb3Decoder File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1517
    Info (12023): Found entity 4: Axi4SharedArbiter_2 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1568
    Info (12023): Found entity 5: Axi4SharedArbiter_1 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1832
    Info (12023): Found entity 6: Axi4SharedArbiter File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2136
    Info (12023): Found entity 7: Axi4SharedDecoder File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2432
    Info (12023): Found entity 8: Axi4ReadOnlyDecoder File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2800
    Info (12023): Found entity 9: Axi4SharedToApb3Bridge File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2983
    Info (12023): Found entity 10: Axi4SharedOnChipRam File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3209
    Info (12023): Found entity 11: VexRiscv File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3553
    Info (12023): Found entity 12: StreamArbiter File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 9870
    Info (12023): Found entity 13: StreamArbiter_1 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 9946
    Info (12023): Found entity 14: StreamFifoLowLatency_2 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10036
    Info (12023): Found entity 15: StreamArbiter_2 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10071
    Info (12023): Found entity 16: Axi4SharedErrorSlave File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10161
    Info (12023): Found entity 17: Axi4ReadOnlyErrorSlave File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10250
    Info (12023): Found entity 18: DataCache File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10309
    Info (12023): Found entity 19: InstructionCache File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11316
    Info (12023): Found entity 20: StreamFifo_2 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11635
Info (12021): Found 2 design units, including 2 entities, in source file /home/petya/endeavour/rtl/verilog/video_controller.sv
    Info (12023): Found entity 1: VideoController File: /home/petya/endeavour/rtl/verilog/video_controller.sv Line: 1
    Info (12023): Found entity 2: TMDS_encoder File: /home/petya/endeavour/rtl/verilog/video_controller.sv Line: 136
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/uart_controller.sv
    Info (12023): Found entity 1: UartController File: /home/petya/endeavour/rtl/verilog/uart_controller.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /home/petya/endeavour/rtl/verilog/sdcard_controller.sv
    Info (12023): Found entity 1: SdcardController File: /home/petya/endeavour/rtl/verilog/sdcard_controller.sv Line: 1
    Info (12023): Found entity 2: IOBUF File: /home/petya/endeavour/rtl/verilog/sdcard_controller.sv Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/internal_ram.sv
    Info (12023): Found entity 1: Ram_1wrs File: /home/petya/endeavour/rtl/verilog/internal_ram.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file PLL.v
    Info (12023): Found entity 1: PLL File: /home/petya/endeavour/rtl/board_rev2/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file OnChipRAM.v
    Info (12023): Found entity 1: OnChipRAM File: /home/petya/endeavour/rtl/board_rev2/OnChipRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file DDR_IO8.v
    Info (12023): Found entity 1: DDR_IO8 File: /home/petya/endeavour/rtl/board_rev2/DDR_IO8.v Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file DDR_IO8/altera_gpio_lite.sv
    Info (12023): Found entity 1: altgpio_one_bit File: /home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv Line: 16
    Info (12023): Found entity 2: altera_gpio_lite File: /home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv Line: 940
Info (12021): Found 1 design units, including 1 entities, in source file DDR_O4.v
    Info (12023): Found entity 1: DDR_O4 File: /home/petya/endeavour/rtl/board_rev2/DDR_O4.v Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file DDR_O4/altera_gpio_lite.sv
    Info (12023): Found entity 1: altgpio_one_bit File: /home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv Line: 16
    Info (12023): Found entity 2: altera_gpio_lite File: /home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv Line: 940
Info (12127): Elaborating entity "EndeavourSoc" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(353): object "dbus_axi_b_payload_resp" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 353
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(358): object "dbus_axi_r_payload_last" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 358
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(398): object "toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_payload_uncached" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 398
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(444): object "toplevel_axi4ReadOnlyDecoder_1_io_outputs_0_ar_validPipe_payload_cache" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 444
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(445): object "toplevel_axi4ReadOnlyDecoder_1_io_outputs_0_ar_validPipe_payload_prot" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 445
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(453): object "toplevel_axi4ReadOnlyDecoder_1_io_outputs_1_ar_validPipe_payload_cache" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 453
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(454): object "toplevel_axi4ReadOnlyDecoder_1_io_outputs_1_ar_validPipe_payload_prot" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 454
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(462): object "toplevel_dbus_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_cache" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 462
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(463): object "toplevel_dbus_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_prot" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 463
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(472): object "toplevel_dbus_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_cache" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 472
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(473): object "toplevel_dbus_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_prot" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 473
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(482): object "toplevel_dbus_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_cache" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 482
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(483): object "toplevel_dbus_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_prot" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 483
Info (12128): Elaborating entity "BoardController" for hierarchy "BoardController:board_ctrl" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 518
Info (12128): Elaborating entity "PLL" for hierarchy "BoardController:board_ctrl|PLL:pll" File: /home/petya/endeavour/rtl/verilog/board_controller.sv Line: 119
Info (12128): Elaborating entity "altpll" for hierarchy "BoardController:board_ctrl|PLL:pll|altpll:altpll_component" File: /home/petya/endeavour/rtl/board_rev2/PLL.v Line: 103
Info (12130): Elaborated megafunction instantiation "BoardController:board_ctrl|PLL:pll|altpll:altpll_component" File: /home/petya/endeavour/rtl/board_rev2/PLL.v Line: 103
Info (12133): Instantiated megafunction "BoardController:board_ctrl|PLL:pll|altpll:altpll_component" with the following parameter: File: /home/petya/endeavour/rtl/board_rev2/PLL.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "24"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "24"
    Info (12134): Parameter "clk1_phase_shift" = "2604"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "12"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated" File: /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VideoController" for hierarchy "VideoController:video_ctrl" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 533
Info (12128): Elaborating entity "TMDS_encoder" for hierarchy "VideoController:video_ctrl|TMDS_encoder:encode_R" File: /home/petya/endeavour/rtl/verilog/video_controller.sv Line: 88
Info (12128): Elaborating entity "DDR_O4" for hierarchy "VideoController:video_ctrl|DDR_O4:out_p" File: /home/petya/endeavour/rtl/verilog/video_controller.sv Line: 118
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst" File: /home/petya/endeavour/rtl/board_rev2/DDR_O4.v Line: 63
Info (12128): Elaborating entity "altgpio_one_bit" for hierarchy "VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" File: /home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv Line: 1115
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object "nsleep_in" assigned a value but never read File: /home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv Line: 82
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object "oe_outclocken_wire" assigned a value but never read File: /home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv Line: 334
Info (12128): Elaborating entity "UartController" for hierarchy "UartController:uart_ctrl" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 546
Info (12128): Elaborating entity "SdcardController" for hierarchy "SdcardController:sdcard_ctrl" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 560
Info (12128): Elaborating entity "sdio_top" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl" File: /home/petya/endeavour/rtl/verilog/sdcard_controller.sv Line: 58
Info (12128): Elaborating entity "sdio" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio" File: /home/petya/sdspi/rtl/sdio_top.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at sdio.v(340): object "unused" assigned a value but never read File: /home/petya/sdspi/rtl/sdio.v Line: 340
Info (12128): Elaborating entity "sdwb" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control" File: /home/petya/sdspi/rtl/sdio.v Line: 238
Warning (10036): Verilog HDL or VHDL warning at sdwb.v(1015): object "unused_card_detect" assigned a value but never read File: /home/petya/sdspi/rtl/sdwb.v Line: 1015
Warning (10036): Verilog HDL or VHDL warning at sdwb.v(1341): object "unused" assigned a value but never read File: /home/petya/sdspi/rtl/sdwb.v Line: 1341
Warning (10230): Verilog HDL assignment warning at sdwb.v(441): truncated value with size 32 to match size of target (12) File: /home/petya/sdspi/rtl/sdwb.v Line: 441
Warning (10230): Verilog HDL assignment warning at sdwb.v(450): truncated value with size 32 to match size of target (12) File: /home/petya/sdspi/rtl/sdwb.v Line: 450
Warning (10230): Verilog HDL assignment warning at sdwb.v(452): truncated value with size 32 to match size of target (12) File: /home/petya/sdspi/rtl/sdwb.v Line: 452
Warning (10230): Verilog HDL assignment warning at sdwb.v(691): truncated value with size 32 to match size of target (4) File: /home/petya/sdspi/rtl/sdwb.v Line: 691
Warning (10230): Verilog HDL assignment warning at sdwb.v(696): truncated value with size 32 to match size of target (10) File: /home/petya/sdspi/rtl/sdwb.v Line: 696
Warning (10230): Verilog HDL assignment warning at sdwb.v(921): truncated value with size 32 to match size of target (4) File: /home/petya/sdspi/rtl/sdwb.v Line: 921
Warning (10230): Verilog HDL assignment warning at sdwb.v(1080): truncated value with size 32 to match size of target (7) File: /home/petya/sdspi/rtl/sdwb.v Line: 1080
Warning (10230): Verilog HDL assignment warning at sdwb.v(1097): truncated value with size 32 to match size of target (7) File: /home/petya/sdspi/rtl/sdwb.v Line: 1097
Warning (10230): Verilog HDL assignment warning at sdwb.v(1121): truncated value with size 32 to match size of target (7) File: /home/petya/sdspi/rtl/sdwb.v Line: 1121
Warning (10230): Verilog HDL assignment warning at sdwb.v(1131): truncated value with size 32 to match size of target (16) File: /home/petya/sdspi/rtl/sdwb.v Line: 1131
Info (12128): Elaborating entity "altsyncram" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1"
Info (12130): Elaborated megafunction instantiation "SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1"
Info (12133): Instantiated megafunction "SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g4d1.tdf
    Info (12023): Found entity 1: altsyncram_g4d1 File: /home/petya/endeavour/rtl/board_rev2/db/altsyncram_g4d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g4d1" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1|altsyncram_g4d1:auto_generated" File: /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sdckgen" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen" File: /home/petya/sdspi/rtl/sdio.v Line: 253
Warning (10230): Verilog HDL assignment warning at sdckgen.v(84): truncated value with size 32 to match size of target (9) File: /home/petya/sdspi/rtl/sdckgen.v Line: 84
Warning (10230): Verilog HDL assignment warning at sdckgen.v(89): truncated value with size 32 to match size of target (3) File: /home/petya/sdspi/rtl/sdckgen.v Line: 89
Warning (10230): Verilog HDL assignment warning at sdckgen.v(101): truncated value with size 32 to match size of target (8) File: /home/petya/sdspi/rtl/sdckgen.v Line: 101
Warning (10230): Verilog HDL assignment warning at sdckgen.v(111): truncated value with size 32 to match size of target (8) File: /home/petya/sdspi/rtl/sdckgen.v Line: 111
Info (12128): Elaborating entity "sdcmd" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd" File: /home/petya/sdspi/rtl/sdio.v Line: 284
Warning (10036): Verilog HDL or VHDL warning at sdcmd.v(511): object "unused_emmc" assigned a value but never read File: /home/petya/sdspi/rtl/sdcmd.v Line: 511
Warning (10036): Verilog HDL or VHDL warning at sdcmd.v(675): object "unused" assigned a value but never read File: /home/petya/sdspi/rtl/sdcmd.v Line: 675
Warning (10230): Verilog HDL assignment warning at sdcmd.v(165): truncated value with size 32 to match size of target (6) File: /home/petya/sdspi/rtl/sdcmd.v Line: 165
Warning (10230): Verilog HDL assignment warning at sdcmd.v(169): truncated value with size 32 to match size of target (6) File: /home/petya/sdspi/rtl/sdcmd.v Line: 169
Warning (10230): Verilog HDL assignment warning at sdcmd.v(249): truncated value with size 32 to match size of target (8) File: /home/petya/sdspi/rtl/sdcmd.v Line: 249
Warning (10230): Verilog HDL assignment warning at sdcmd.v(257): truncated value with size 32 to match size of target (8) File: /home/petya/sdspi/rtl/sdcmd.v Line: 257
Warning (10230): Verilog HDL assignment warning at sdcmd.v(394): truncated value with size 32 to match size of target (7) File: /home/petya/sdspi/rtl/sdcmd.v Line: 394
Warning (10230): Verilog HDL assignment warning at sdcmd.v(527): truncated value with size 32 to match size of target (26) File: /home/petya/sdspi/rtl/sdcmd.v Line: 527
Warning (10230): Verilog HDL assignment warning at sdcmd.v(533): truncated value with size 32 to match size of target (26) File: /home/petya/sdspi/rtl/sdcmd.v Line: 533
Warning (10230): Verilog HDL assignment warning at sdcmd.v(540): truncated value with size 32 to match size of target (26) File: /home/petya/sdspi/rtl/sdcmd.v Line: 540
Warning (10230): Verilog HDL assignment warning at sdcmd.v(544): truncated value with size 32 to match size of target (26) File: /home/petya/sdspi/rtl/sdcmd.v Line: 544
Info (12128): Elaborating entity "sdtxframe" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe" File: /home/petya/sdspi/rtl/sdio.v Line: 304
Warning (10036): Verilog HDL or VHDL warning at sdtxframe.sv(722): object "f_loaded_count" assigned a value but never read File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 722
Warning (10036): Verilog HDL or VHDL warning at sdtxframe.sv(725): object "fs_last" assigned a value but never read File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 725
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(226): truncated value with size 32 to match size of target (4) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 226
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(228): truncated value with size 32 to match size of target (4) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 228
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(231): truncated value with size 32 to match size of target (4) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 231
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(513): truncated value with size 32 to match size of target (5) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 513
Info (10264): Verilog HDL Case Statement information at sdtxframe.sv(504): all case item expressions in this case statement are onehot File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 504
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(579): truncated value with size 32 to match size of target (5) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 579
Info (10264): Verilog HDL Case Statement information at sdtxframe.sv(580): all case item expressions in this case statement are onehot File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 580
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(648): truncated value with size 32 to match size of target (5) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 648
Info (10264): Verilog HDL Case Statement information at sdtxframe.sv(651): all case item expressions in this case statement are onehot File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 651
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(742): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 742
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(743): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 743
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(744): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 744
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(750): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 750
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(751): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 751
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(752): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 752
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(758): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 758
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(759): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 759
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(760): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 760
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(783): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 783
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(784): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 784
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(785): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 785
Info (10264): Verilog HDL Case Statement information at sdtxframe.sv(782): all case item expressions in this case statement are onehot File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 782
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(789): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 789
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(790): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 790
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(791): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 791
Info (10264): Verilog HDL Case Statement information at sdtxframe.sv(788): all case item expressions in this case statement are onehot File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 788
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(795): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 795
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(796): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 796
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(797): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 797
Info (10264): Verilog HDL Case Statement information at sdtxframe.sv(794): all case item expressions in this case statement are onehot File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 794
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(811): truncated value with size 32 to match size of target (10) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 811
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(812): truncated value with size 32 to match size of target (11) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 812
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(815): truncated value with size 32 to match size of target (11) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 815
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(825): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 825
Info (10264): Verilog HDL Case Statement information at sdtxframe.sv(824): all case item expressions in this case statement are onehot File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 824
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(831): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 831
Info (10264): Verilog HDL Case Statement information at sdtxframe.sv(830): all case item expressions in this case statement are onehot File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 830
Warning (10230): Verilog HDL assignment warning at sdtxframe.sv(837): truncated value with size 32 to match size of target (15) File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 837
Info (10264): Verilog HDL Case Statement information at sdtxframe.sv(836): all case item expressions in this case statement are onehot File: /home/petya/sdspi/rtl/sdtxframe.sv Line: 836
Info (12128): Elaborating entity "sdrxframe" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe" File: /home/petya/sdspi/rtl/sdio.v Line: 330
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(166): truncated value with size 32 to match size of target (5) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 166
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(168): truncated value with size 32 to match size of target (5) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 168
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(170): truncated value with size 32 to match size of target (5) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 170
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(229): truncated value with size 20 to match size of target (16) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 229
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(231): truncated value with size 28 to match size of target (16) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 231
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(666): truncated value with size 32 to match size of target (3) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 666
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(402): truncated value with size 32 to match size of target (13) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 402
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(404): truncated value with size 32 to match size of target (13) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 404
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(405): truncated value with size 32 to match size of target (13) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 405
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(406): truncated value with size 32 to match size of target (13) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 406
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(418): truncated value with size 32 to match size of target (13) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 418
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(439): truncated value with size 32 to match size of target (13) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 439
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(652): truncated value with size 32 to match size of target (23) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 652
Warning (10230): Verilog HDL assignment warning at sdrxframe.sv(656): truncated value with size 32 to match size of target (23) File: /home/petya/sdspi/rtl/sdrxframe.sv Line: 656
Info (12128): Elaborating entity "sdfrontend" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend" File: /home/petya/sdspi/rtl/sdio_top.v Line: 209
Warning (10036): Verilog HDL or VHDL warning at sdfrontend.v(317): object "unused_no_serdes" assigned a value but never read File: /home/petya/sdspi/rtl/sdfrontend.v Line: 317
Warning (10036): Verilog HDL or VHDL warning at sdfrontend.v(1199): object "unused_ds" assigned a value but never read File: /home/petya/sdspi/rtl/sdfrontend.v Line: 1199
Warning (10230): Verilog HDL assignment warning at sdfrontend.v(189): truncated value with size 3 to match size of target (1) File: /home/petya/sdspi/rtl/sdfrontend.v Line: 189
Warning (10230): Verilog HDL assignment warning at sdfrontend.v(208): truncated value with size 3 to match size of target (1) File: /home/petya/sdspi/rtl/sdfrontend.v Line: 208
Warning (10230): Verilog HDL assignment warning at sdfrontend.v(225): truncated value with size 3 to match size of target (1) File: /home/petya/sdspi/rtl/sdfrontend.v Line: 225
Info (12128): Elaborating entity "IOBUF" for hierarchy "SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|IOBUF:u_cmdbuf" File: /home/petya/sdspi/rtl/sdfrontend.v Line: 1215
Info (12128): Elaborating entity "AudioController" for hierarchy "AudioController:audio_ctrl" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 574
Info (12128): Elaborating entity "I2C" for hierarchy "AudioController:audio_ctrl|I2C:i2c" File: /home/petya/endeavour/rtl/verilog/audio_controller.sv Line: 62
Warning (10230): Verilog HDL assignment warning at audio_controller.sv(146): truncated value with size 32 to match size of target (6) File: /home/petya/endeavour/rtl/verilog/audio_controller.sv Line: 146
Info (12128): Elaborating entity "ddr_sdram_ctrl" for hierarchy "ddr_sdram_ctrl:ram_ctrl" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 616
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_ctrl.v(390): object "i_dqs_c" assigned a value but never read File: /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v Line: 390
Info (12128): Elaborating entity "DDR_IO8" for hierarchy "ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l" File: /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v Line: 350
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst" File: /home/petya/endeavour/rtl/board_rev2/DDR_IO8.v Line: 66
Info (12128): Elaborating entity "altgpio_one_bit" for hierarchy "ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" File: /home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv Line: 1115
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object "nsleep_in" assigned a value but never read File: /home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv Line: 82
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object "oe_outclocken_wire" assigned a value but never read File: /home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv Line: 334
Info (12128): Elaborating entity "VexRiscv" for hierarchy "VexRiscv:vexRiscv_1" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 643
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(3990): object "writeBack_FORMAL_PC_NEXT" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3990
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4164): object "decode_arbitration_isMoving" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4164
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4165): object "decode_arbitration_isFiring" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4165
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4175): object "execute_arbitration_isMoving" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4175
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4186): object "memory_arbitration_isMoving" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4186
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4187): object "memory_arbitration_isFiring" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4187
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4197): object "writeBack_arbitration_isMoving" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4197
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4199): object "lastStageInstruction" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4199
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4200): object "lastStagePc" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4200
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4201): object "lastStageIsValid" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4201
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4202): object "lastStageIsFiring" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4202
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4208): object "BranchPlugin_inDebugNoFetchFlag" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4208
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4213): object "CsrPlugin_csrMapping_hazardFree" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4213
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4215): object "CsrPlugin_inWfi" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4215
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4219): object "CsrPlugin_exceptionPendings_0" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4219
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4228): object "CsrPlugin_allowEbreakException" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4228
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4232): object "IBusCachedPlugin_incomingInstruction" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4232
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4236): object "BranchPlugin_decodePrediction_rsp_wasWrong" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4236
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4238): object "IBusCachedPlugin_pcValids_1" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4238
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4239): object "IBusCachedPlugin_pcValids_2" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4239
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4240): object "IBusCachedPlugin_pcValids_3" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4240
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4245): object "IBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4245
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4265): object "IBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4265
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4268): object "DBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4268
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4288): object "DBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4288
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4299): object "MmuPlugin_dBusAccess_cmd_payload_write" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4299
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4300): object "MmuPlugin_dBusAccess_cmd_payload_data" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4300
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4301): object "MmuPlugin_dBusAccess_cmd_payload_writeMask" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4301
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4454): object "CsrPlugin_mtval" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4454
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4487): object "CsrPlugin_lastStageWasWfi" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4487
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4502): object "CsrPlugin_trapCauseEbreakDebug" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4502
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4503): object "CsrPlugin_xtvec_mode" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4503
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4515): object "execute_CsrPlugin_illegalAccess" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4515
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4516): object "execute_CsrPlugin_illegalInstruction" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4516
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4522): object "execute_CsrPlugin_readEnable" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4522
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4544): object "IBusCachedPlugin_fetchPc_corrected" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4544
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4561): object "IBusCachedPlugin_iBusRsp_stages_0_output_payload" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4561
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4760): object "MmuPlugin_ports_0_cacheLine_valid" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4760
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4763): object "MmuPlugin_ports_0_cacheLine_virtualAddress_0" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4763
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4764): object "MmuPlugin_ports_0_cacheLine_virtualAddress_1" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4764
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4776): object "MmuPlugin_ports_0_entryToReplace_willOverflow" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4776
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4832): object "MmuPlugin_ports_1_cacheLine_valid" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4832
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4835): object "MmuPlugin_ports_1_cacheLine_virtualAddress_0" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4835
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4836): object "MmuPlugin_ports_1_cacheLine_virtualAddress_1" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4836
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4848): object "MmuPlugin_ports_1_entryToReplace_willOverflow" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4848
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4871): object "MmuPlugin_shared_pteBuffer_V" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4871
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4872): object "MmuPlugin_shared_pteBuffer_R" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4872
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4873): object "MmuPlugin_shared_pteBuffer_W" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4873
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4874): object "MmuPlugin_shared_pteBuffer_X" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4874
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4875): object "MmuPlugin_shared_pteBuffer_U" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4875
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4876): object "MmuPlugin_shared_pteBuffer_G" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4876
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4877): object "MmuPlugin_shared_pteBuffer_A" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4877
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4878): object "MmuPlugin_shared_pteBuffer_D" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4878
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(4879): object "MmuPlugin_shared_pteBuffer_RSW" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4879
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5101): object "_zz_memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5101
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5102): object "_zz_memory_to_writeBack_ENV_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5102
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5103): object "_zz_execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5103
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5104): object "_zz_execute_to_memory_ENV_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5104
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5105): object "decode_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5105
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5106): object "_zz_decode_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5106
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5107): object "_zz_decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5107
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5108): object "_zz_decode_to_execute_ENV_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5108
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5109): object "_zz_execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5109
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5110): object "_zz_execute_to_memory_SHIFT_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5110
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5111): object "decode_SHIFT_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5111
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5112): object "_zz_decode_SHIFT_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5112
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5113): object "_zz_decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5113
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5114): object "_zz_decode_to_execute_SHIFT_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5114
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5115): object "_zz_decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5115
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5116): object "_zz_decode_to_execute_BRANCH_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5116
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5117): object "decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5117
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5118): object "_zz_decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5118
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5119): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5119
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5120): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5120
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5121): object "decode_ALU_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5121
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5122): object "_zz_decode_ALU_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5122
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5123): object "_zz_decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5123
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5124): object "_zz_decode_to_execute_ALU_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5124
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5125): object "decode_BRANCH_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5125
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5126): object "_zz_decode_BRANCH_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5126
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5127): object "memory_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5127
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5128): object "_zz_memory_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5128
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5129): object "execute_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5129
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5130): object "_zz_execute_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5130
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5131): object "writeBack_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5131
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5132): object "_zz_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5132
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5133): object "memory_SHIFT_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5133
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5134): object "_zz_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5134
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5135): object "execute_SHIFT_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5135
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5136): object "_zz_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5136
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5137): object "execute_BRANCH_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5137
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5138): object "_zz_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5138
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5139): object "decode_SRC2_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5139
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5140): object "_zz_decode_SRC2_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5140
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5141): object "decode_SRC1_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5141
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5142): object "_zz_decode_SRC1_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5142
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5143): object "execute_ALU_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5143
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5144): object "_zz_execute_ALU_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5144
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5145): object "execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5145
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5146): object "_zz_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5146
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5147): object "_zz_decode_ENV_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5147
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5148): object "_zz_decode_SHIFT_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5148
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5149): object "_zz_decode_BRANCH_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5149
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5150): object "_zz_decode_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5150
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5151): object "_zz_decode_ALU_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5151
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5152): object "_zz_decode_SRC2_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5152
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5153): object "_zz_decode_SRC1_CTRL_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5153
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5154): object "_zz_decode_SRC1_CTRL_2_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5154
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5155): object "_zz_decode_SRC2_CTRL_2_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5155
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5156): object "_zz_decode_ALU_CTRL_2_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5156
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5157): object "_zz_decode_ALU_BITWISE_CTRL_2_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5157
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5158): object "_zz_decode_BRANCH_CTRL_2_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5158
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5159): object "_zz_decode_SHIFT_CTRL_2_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5159
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5160): object "_zz_decode_ENV_CTRL_2_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5160
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5161): object "MmuPlugin_shared_state_1_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5161
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5162): object "decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5162
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5163): object "decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5163
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5164): object "decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5164
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5165): object "decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5165
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5166): object "execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5166
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5167): object "decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5167
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5168): object "execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5168
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(5169): object "memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5169
Warning (10230): Verilog HDL assignment warning at EndeavourSoc.v(5236): truncated value with size 32 to match size of target (27) File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5236
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(6900): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6900
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(6914): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6914
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(7380): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 7380
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(7394): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 7394
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(8609): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 8609
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(8629): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 8629
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(9216): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 9216
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(9484): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 9484
Info (12128): Elaborating entity "InstructionCache" for hierarchy "VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5508
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11386): object "lineLoader_wayToAllocate_willClear" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11386
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11388): object "lineLoader_wayToAllocate_willOverflow" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11388
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11417): object "decodeStage_mmuRsp_isIoAccess" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11417
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11419): object "decodeStage_mmuRsp_allowRead" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11419
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11420): object "decodeStage_mmuRsp_allowWrite" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11420
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11424): object "decodeStage_mmuRsp_bypassTranslation" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11424
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11425): object "decodeStage_mmuRsp_ways_0_sel" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11425
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11426): object "decodeStage_mmuRsp_ways_0_physical" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11426
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11427): object "decodeStage_mmuRsp_ways_1_sel" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11427
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11428): object "decodeStage_mmuRsp_ways_1_physical" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11428
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11429): object "decodeStage_mmuRsp_ways_2_sel" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11429
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11430): object "decodeStage_mmuRsp_ways_2_physical" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11430
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11431): object "decodeStage_mmuRsp_ways_3_sel" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11431
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11432): object "decodeStage_mmuRsp_ways_3_physical" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11432
Info (12128): Elaborating entity "DataCache" for hierarchy "VexRiscv:vexRiscv_1|DataCache:dataCache_1" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 5586
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10403): object "haltCpu" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10403
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10404): object "tagsReadCmd_valid" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10404
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10412): object "tagsWriteLastCmd_valid" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10412
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10413): object "tagsWriteLastCmd_payload_way" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10413
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10414): object "tagsWriteLastCmd_payload_address" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10414
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10415): object "tagsWriteLastCmd_payload_data_valid" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10415
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10416): object "tagsWriteLastCmd_payload_data_error" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10416
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10417): object "tagsWriteLastCmd_payload_data_address" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10417
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10470): object "stageB_request_totalyConsistent" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10470
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10478): object "stageB_mmuRsp_allowExecute" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10478
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10481): object "stageB_mmuRsp_bypassTranslation" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10481
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10482): object "stageB_mmuRsp_ways_0_sel" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10482
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10483): object "stageB_mmuRsp_ways_0_physical" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10483
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10484): object "stageB_mmuRsp_ways_1_sel" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10484
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10485): object "stageB_mmuRsp_ways_1_physical" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10485
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10486): object "stageB_mmuRsp_ways_2_sel" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10486
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10487): object "stageB_mmuRsp_ways_2_physical" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10487
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10488): object "stageB_mmuRsp_ways_3_sel" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10488
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10489): object "stageB_mmuRsp_ways_3_physical" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10489
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10491): object "stageB_tagsReadRsp_0_valid" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10491
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(10493): object "stageB_tagsReadRsp_0_address" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10493
Warning (10034): Output port "io_cpu_writesPending" at EndeavourSoc.v(10370) has no driver File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10370
Info (12128): Elaborating entity "Axi4SharedOnChipRam" for hierarchy "Axi4SharedOnChipRam:internalRam" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 670
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(3298): object "stage1_payload_fragment_addr" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3298
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(3300): object "stage1_payload_fragment_size" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3300
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(3301): object "stage1_payload_fragment_burst" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3301
Info (12128): Elaborating entity "Ram_1wrs" for hierarchy "Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3344
Info (12128): Elaborating entity "OnChipRAM" for hierarchy "Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram" File: /home/petya/endeavour/rtl/verilog/internal_ram.sv Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component" File: /home/petya/endeavour/rtl/board_rev2/OnChipRAM.v Line: 92
Info (12130): Elaborated megafunction instantiation "Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component" File: /home/petya/endeavour/rtl/board_rev2/OnChipRAM.v Line: 92
Info (12133): Instantiated megafunction "Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component" with the following parameter: File: /home/petya/endeavour/rtl/board_rev2/OnChipRAM.v Line: 92
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../software/bios/bios.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0sk1.tdf
    Info (12023): Found entity 1: altsyncram_0sk1 File: /home/petya/endeavour/rtl/board_rev2/db/altsyncram_0sk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0sk1" for hierarchy "Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component|altsyncram_0sk1:auto_generated" File: /home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Axi4SharedToApb3Bridge" for hierarchy "Axi4SharedToApb3Bridge:apbBridge" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 705
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(3029): object "phase_string" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3029
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(3046): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3046
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(3066): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3066
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(3086): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3086
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(3101): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3101
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(3116): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3116
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(3135): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3135
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(3161): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3161
Info (10264): Verilog HDL Case Statement information at EndeavourSoc.v(3191): all case item expressions in this case statement are onehot File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 3191
Info (12128): Elaborating entity "Axi4ReadOnlyDecoder" for hierarchy "Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 745
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(2856): object "pendingCmdCounter_willOverflow" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2856
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(2867): object "readRspIndex" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2867
Info (12128): Elaborating entity "Axi4ReadOnlyErrorSlave" for hierarchy "Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|Axi4ReadOnlyErrorSlave:errorSlave" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2884
Warning (10034): Output port "io_axi_r_payload_data" at EndeavourSoc.v(10260) has no driver File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10260
Info (12128): Elaborating entity "Axi4SharedDecoder" for hierarchy "Axi4SharedDecoder:dbus_axi_decoder" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 833
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(2554): object "pendingDataCounter_willOverflow" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2554
Info (12128): Elaborating entity "Axi4SharedErrorSlave" for hierarchy "Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2600
Warning (10034): Output port "io_axi_r_payload_data" at EndeavourSoc.v(10180) has no driver File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10180
Info (12128): Elaborating entity "Axi4SharedArbiter" for hierarchy "Axi4SharedArbiter:ram_ctrl_axi_arbiter" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 886
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(2247): object "cmdRouteFork_thrown_payload_addr" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2247
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(2248): object "cmdRouteFork_thrown_payload_len" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2248
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(2249): object "cmdRouteFork_thrown_payload_size" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2249
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(2250): object "cmdRouteFork_thrown_payload_burst" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2250
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(2251): object "cmdRouteFork_thrown_payload_write" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2251
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(2255): object "writeLogic_routeDataInput_ready" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2255
Info (12128): Elaborating entity "StreamArbiter_2" for hierarchy "Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamArbiter_2:cmdArbiter" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2292
Info (12128): Elaborating entity "StreamFifoLowLatency_2" for hierarchy "Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 2303
Info (12128): Elaborating entity "StreamFifo_2" for hierarchy "Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 10063
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11656): object "logic_ptr_wentUp" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11656
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11658): object "logic_push_onRam_write_valid" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11658
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11659): object "logic_push_onRam_write_payload_address" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11659
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(11662): object "logic_pop_addressGen_payload" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11662
Info (12128): Elaborating entity "Axi4SharedArbiter_1" for hierarchy "Axi4SharedArbiter_1:internalRam_io_axi_arbiter" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 944
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1948): object "cmdRouteFork_thrown_payload_addr" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1948
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1949): object "cmdRouteFork_thrown_payload_len" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1949
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1950): object "cmdRouteFork_thrown_payload_size" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1950
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1951): object "cmdRouteFork_thrown_payload_burst" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1951
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1952): object "cmdRouteFork_thrown_payload_write" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1952
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1956): object "writeLogic_routeDataInput_ready" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1956
Info (12128): Elaborating entity "StreamArbiter_1" for hierarchy "Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamArbiter_1:cmdArbiter" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1993
Info (12128): Elaborating entity "Axi4SharedArbiter_2" for hierarchy "Axi4SharedArbiter_2:apbBridge_io_axi_arbiter" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 994
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1668): object "cmdRouteFork_thrown_payload_addr" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1668
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1669): object "cmdRouteFork_thrown_payload_id" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1669
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1670): object "cmdRouteFork_thrown_payload_len" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1670
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1671): object "cmdRouteFork_thrown_payload_size" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1671
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1672): object "cmdRouteFork_thrown_payload_burst" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1672
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1673): object "cmdRouteFork_thrown_payload_write" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1673
Warning (10036): Verilog HDL or VHDL warning at EndeavourSoc.v(1677): object "writeLogic_routeDataInput_ready" assigned a value but never read File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1677
Info (12128): Elaborating entity "StreamArbiter" for hierarchy "Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamArbiter:cmdArbiter" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1705
Info (12128): Elaborating entity "Apb3Decoder" for hierarchy "Apb3Decoder:io_apb_decoder" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1012
Info (12128): Elaborating entity "Apb3Router" for hierarchy "Apb3Router:apb3Router_1" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1056
Warning (276020): Inferred RAM node "VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "AudioController:audio_ctrl|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartController:uart_ctrl|fifo_tx_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:vexRiscv_1|RegFilePlugin_regFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:vexRiscv_1|RegFilePlugin_regFile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:vexRiscv_1|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UartController:uart_ctrl|fifo_rx_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AudioController:audio_ctrl|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:vexRiscv_1|Mult3" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6322
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:vexRiscv_1|Mult1" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6320
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:vexRiscv_1|Mult0" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6319
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:vexRiscv_1|Mult2" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6321
Info (12130): Elaborated megafunction instantiation "VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ad1.tdf
    Info (12023): Found entity 1: altsyncram_1ad1 File: /home/petya/endeavour/rtl/board_rev2/db/altsyncram_1ad1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0"
Info (12133): Instantiated megafunction "UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dg1.tdf
    Info (12023): Found entity 1: altsyncram_6dg1 File: /home/petya/endeavour/rtl/board_rev2/db/altsyncram_6dg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf
    Info (12023): Found entity 1: altsyncram_47g1 File: /home/petya/endeavour/rtl/board_rev2/db/altsyncram_47g1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcd1.tdf
    Info (12023): Found entity 1: altsyncram_mcd1 File: /home/petya/endeavour/rtl/board_rev2/db/altsyncram_mcd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9d1.tdf
    Info (12023): Found entity 1: altsyncram_s9d1 File: /home/petya/endeavour/rtl/board_rev2/db/altsyncram_s9d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0"
Info (12133): Instantiated megafunction "UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8dg1.tdf
    Info (12023): Found entity 1: altsyncram_8dg1 File: /home/petya/endeavour/rtl/board_rev2/db/altsyncram_8dg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "AudioController:audio_ctrl|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "AudioController:audio_ctrl|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sfg1.tdf
    Info (12023): Found entity 1: altsyncram_sfg1 File: /home/petya/endeavour/rtl/board_rev2/db/altsyncram_sfg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:vexRiscv_1|lpm_mult:Mult3" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6322
Info (12133): Instantiated megafunction "VexRiscv:vexRiscv_1|lpm_mult:Mult3" with the following parameter: File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6322
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: /home/petya/endeavour/rtl/board_rev2/db/mult_tns.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscv:vexRiscv_1|lpm_mult:Mult1" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6320
Info (12133): Instantiated megafunction "VexRiscv:vexRiscv_1|lpm_mult:Mult1" with the following parameter: File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6320
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf
    Info (12023): Found entity 1: mult_tgs File: /home/petya/endeavour/rtl/board_rev2/db/mult_tgs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscv:vexRiscv_1|lpm_mult:Mult0" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6319
Info (12133): Instantiated megafunction "VexRiscv:vexRiscv_1|lpm_mult:Mult0" with the following parameter: File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6319
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "VexRiscv:vexRiscv_1|lpm_mult:Mult2" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6321
Info (12133): Instantiated megafunction "VexRiscv:vexRiscv_1|lpm_mult:Mult2" with the following parameter: File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 6321
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 1314
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 59 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[25]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[1]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[6]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[5]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[8]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[7]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[10]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[9]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[11]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[12]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[13]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[14]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[15]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[16]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[17]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[18]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[19]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[20]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[21]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[22]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[23]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[24]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[26]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[27]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[28]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[29]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[30]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[31]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[25]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[24]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[23]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[22]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[21]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[20]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[19]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[18]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[17]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[16]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[15]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[14]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[13]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[12]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[11]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[10]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[9]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[8]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[7]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[6]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[5]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[4]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[3]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[2]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[0]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[4]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[3]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|IBusCachedPlugin_predictionJumpInterface_payload[2]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4234
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[26]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[27]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[28]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[29]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[30]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS1[31]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4113
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[0]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[1]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[2]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[7]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[15]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[31]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[6]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[14]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[30]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[5]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[13]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[29]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[4]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[12]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[28]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[3]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[11]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[27]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[10]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[26]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[9]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[25]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[8]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[24]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[23]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[22]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[21]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[20]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[19]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[18]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[17]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
    Info (17048): Logic cell "VexRiscv:vexRiscv_1|execute_RS2[16]" File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 4091
Info (144001): Generated suppressed messages file /home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9055 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 26 bidirectional pins
    Info (21061): Implemented 8646 logic cells
    Info (21064): Implemented 297 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 306 warnings
    Info: Peak virtual memory: 567 megabytes
    Info: Processing ended: Wed May  1 14:54:52 2024
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.map.smsg.


